###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.188.128)
#  Generated on:      Fri Oct  6 01:32:46 2023
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin alu/\ALU_OUT_reg[0] /CK 
Endpoint:   alu/\ALU_OUT_reg[0] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[1][7] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.211
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.345
- Arrival Time                 10.224
= Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |              |             |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.122 | 
     | REF_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.026 |   0.026 |    0.148 | 
     | REF_CLK__L2_I0                       | A v -> Y ^   | CLKINVX16M  | 0.021 | 0.025 |   0.051 |    0.172 | 
     | refmux/U1                            | A ^ -> Y ^   | MX2X6M      | 0.116 | 0.186 |   0.237 |    0.358 | 
     | ref_clock__L1_I0                     | A ^ -> Y v   | CLKINVX16M  | 0.064 | 0.074 |   0.311 |    0.432 | 
     | ref_clock__L2_I0                     | A v -> Y v   | CLKBUFX24M  | 0.081 | 0.142 |   0.453 |    0.574 | 
     | ref_clock__L3_I0                     | A v -> Y ^   | CLKINVX40M  | 0.098 | 0.088 |   0.540 |    0.662 | 
     | ref_clock__L4_I1                     | A ^ -> Y v   | CLKINVX40M  | 0.107 | 0.102 |   0.642 |    0.764 | 
     | ref_clock__L5_I4                     | A v -> Y ^   | CLKINVX32M  | 0.058 | 0.071 |   0.713 |    0.835 | 
     | RegFile/\mem_reg[1][7]               | CK ^ -> Q v  | SDFFRHQX4M  | 0.172 | 0.361 |   1.074 |    1.195 | 
     | alu/div_36/FE_RC_7_0                 | B v -> Y ^   | NOR2X4M     | 0.154 | 0.153 |   1.226 |    1.348 | 
     | alu/div_36/FE_RC_22_0                | A ^ -> Y v   | NAND2X5M    | 0.094 | 0.093 |   1.319 |    1.441 | 
     | alu/div_36/FE_RC_25_0                | A v -> Y ^   | NOR2X8M     | 0.156 | 0.121 |   1.440 |    1.562 | 
     | alu/div_36/FE_RC_15_0                | A ^ -> Y ^   | AND2X2M     | 0.209 | 0.232 |   1.671 |    1.793 | 
     | alu/div_36/FE_RC_47_0                | A ^ -> Y ^   | AND2X2M     | 0.066 | 0.155 |   1.827 |    1.948 | 
     | alu/div_36/FE_RC_54_0                | AN ^ -> Y ^  | NOR2BX2M    | 0.206 | 0.185 |   2.012 |    2.134 | 
     | alu/div_36/FE_RC_119_0               | B ^ -> Y v   | CLKNAND2X2M | 0.128 | 0.129 |   2.141 |    2.263 | 
     | alu/div_36/FE_RC_52_0                | A v -> Y ^   | NAND2X2M    | 0.355 | 0.234 |   2.375 |    2.496 | 
     | alu/div_36/FE_RC_148_0               | A ^ -> Y v   | CLKNAND2X2M | 0.145 | 0.146 |   2.520 |    2.642 | 
     | alu/div_36/FE_RC_133_0               | B0 v -> Y ^  | OAI2B11X2M  | 0.341 | 0.123 |   2.644 |    2.766 | 
     | alu/div_36/FE_RC_112_0               | B ^ -> Y v   | NAND2X2M    | 0.100 | 0.107 |   2.751 |    2.872 | 
     | alu/div_36/FE_RC_111_0               | B0 v -> Y ^  | OAI2B1X2M   | 0.324 | 0.109 |   2.860 |    2.981 | 
     | alu/div_36/FE_RC_114_0               | A ^ -> Y ^   | XOR2X2M     | 0.252 | 0.160 |   3.020 |    3.142 | 
     | alu/div_36/FE_RC_109_0               | A ^ -> Y v   | MXI2X1M     | 0.201 | 0.168 |   3.188 |    3.310 | 
     | alu/div_36/FE_RC_245_0               | A v -> Y v   | CLKAND2X4M  | 0.120 | 0.214 |   3.401 |    3.523 | 
     | alu/div_36/FE_RC_244_0               | A v -> Y ^   | INVX2M      | 0.082 | 0.084 |   3.485 |    3.607 | 
     | alu/div_36/FE_RC_240_0               | B ^ -> Y v   | CLKNAND2X4M | 0.122 | 0.106 |   3.591 |    3.713 | 
     | alu/div_36/FE_RC_258_0               | C v -> Y ^   | NAND3X4M    | 0.150 | 0.131 |   3.722 |    3.844 | 
     | alu/div_36/FE_RC_266_0               | B ^ -> Y v   | NAND2X6M    | 0.168 | 0.124 |   3.846 |    3.968 | 
     | alu/div_36/FE_RC_299_0               | B v -> Y ^   | NOR2X4M     | 0.207 | 0.178 |   4.024 |    4.146 | 
     | alu/div_36/FE_RC_298_0               | A ^ -> Y v   | INVX2M      | 0.077 | 0.082 |   4.107 |    4.228 | 
     | alu/div_36/FE_RC_294_0               | B v -> Y ^   | NAND2X4M    | 0.075 | 0.073 |   4.180 |    4.302 | 
     | alu/div_36/FE_RC_293_0               | A ^ -> Y v   | NAND2X4M    | 0.105 | 0.064 |   4.244 |    4.366 | 
     | alu/div_36/FE_RC_335_0               | A v -> Y ^   | NAND2X4M    | 0.094 | 0.083 |   4.327 |    4.449 | 
     | alu/div_36/FE_RC_356_0               | A ^ -> Y v   | NAND2X4M    | 0.061 | 0.059 |   4.386 |    4.508 | 
     | alu/div_36/FE_RC_355_0               | A v -> Y ^   | NAND2X4M    | 0.091 | 0.062 |   4.449 |    4.571 | 
     | alu/div_36/FE_RC_354_0               | A ^ -> Y v   | NAND2X4M    | 0.117 | 0.096 |   4.545 |    4.667 | 
     | alu/div_36/FE_RC_413_0               | A v -> Y ^   | NAND2X2M    | 0.253 | 0.175 |   4.720 |    4.841 | 
     | alu/div_36/FE_RC_442_0               | A ^ -> Y v   | NAND2X2M    | 0.206 | 0.189 |   4.908 |    5.030 | 
     | alu/div_36/FE_RC_453_0               | B v -> Y v   | AND2X2M     | 0.095 | 0.241 |   5.150 |    5.272 | 
     | alu/div_36/FE_RC_452_0               | A v -> Y ^   | INVX2M      | 0.065 | 0.068 |   5.218 |    5.340 | 
     | alu/div_36/FE_RC_449_0               | B ^ -> Y v   | NAND3X2M    | 0.131 | 0.106 |   5.324 |    5.446 | 
     | alu/div_36/FE_RC_448_0               | A v -> Y ^   | NAND2X3M    | 0.092 | 0.092 |   5.416 |    5.538 | 
     | alu/div_36/FE_RC_475_0               | A ^ -> Y v   | NAND2X4M    | 0.089 | 0.066 |   5.482 |    5.604 | 
     | alu/div_36/FE_RC_469_0               | B v -> Y ^   | NAND2X2M    | 0.114 | 0.098 |   5.580 |    5.702 | 
     | alu/div_36/FE_RC_468_0               | A ^ -> Y v   | NAND2X4M    | 0.111 | 0.080 |   5.660 |    5.781 | 
     | alu/div_36/FE_RC_511_0               | B v -> Y ^   | NAND3X4M    | 0.228 | 0.168 |   5.828 |    5.950 | 
     | alu/div_36/FE_RC_563_0               | A ^ -> Y v   | NAND2X3M    | 0.185 | 0.153 |   5.981 |    6.103 | 
     | alu/div_36/FE_RC_562_0               | A v -> Y ^   | NOR2X4M     | 0.175 | 0.154 |   6.135 |    6.257 | 
     | alu/div_36/FE_RC_561_0               | A ^ -> Y v   | INVX2M      | 0.064 | 0.069 |   6.204 |    6.326 | 
     | alu/div_36/FE_RC_555_0               | B v -> Y ^   | CLKNAND2X4M | 0.071 | 0.054 |   6.257 |    6.379 | 
     | alu/div_36/FE_RC_554_0               | A ^ -> Y v   | NAND2X2M    | 0.082 | 0.060 |   6.317 |    6.439 | 
     | alu/div_36/FE_RC_553_0               | A v -> Y ^   | NAND2X2M    | 0.229 | 0.151 |   6.468 |    6.590 | 
     | alu/div_36/FE_RC_593_0               | C ^ -> Y v   | NAND3X4M    | 0.112 | 0.126 |   6.593 |    6.715 | 
     | alu/div_36/FE_RC_622_0               | C v -> Y ^   | NAND3X4M    | 0.188 | 0.150 |   6.743 |    6.865 | 
     | alu/div_36/FE_RC_637_0               | B ^ -> Y v   | NAND3BX4M   | 0.098 | 0.106 |   6.849 |    6.971 | 
     | alu/div_36/FE_RC_636_0               | A v -> Y ^   | NAND3X4M    | 0.099 | 0.078 |   6.927 |    7.049 | 
     | alu/div_36/U71                       | A ^ -> Y ^   | AND2X8M     | 0.185 | 0.201 |   7.128 |    7.250 | 
     | alu/div_36/U61                       | S0 ^ -> Y v  | MX2X2M      | 0.087 | 0.231 |   7.360 |    7.482 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX1M     | 0.185 | 0.505 |   7.864 |    7.986 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.273 |   8.138 |    8.260 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.097 | 0.246 |   8.384 |    8.506 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.105 | 0.255 |   8.639 |    8.761 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.096 | 0.247 |   8.886 |    9.007 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.089 | 0.237 |   9.122 |    9.244 | 
     | alu/div_36/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.119 | 0.269 |   9.391 |    9.513 | 
     | alu/U53                              | C0 v -> Y ^  | AOI222X4M   | 0.465 | 0.393 |   9.784 |    9.906 | 
     | alu/U91                              | A1 ^ -> Y v  | AOI31X2M    | 0.212 | 0.195 |   9.979 |   10.101 | 
     | alu/U90                              | B0 v -> Y v  | AO21X2M     | 0.074 | 0.245 |  10.223 |   10.345 | 
     | alu/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.074 | 0.000 |  10.224 |   10.345 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.122 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -0.096 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -0.071 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |    0.115 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |    0.189 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |    0.241 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |    0.397 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |    0.397 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.587 |    0.466 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |    0.586 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |    0.633 | 
     | alu/\ALU_OUT_reg[0] | CK ^          | SDFFRHQX1M  | 0.047 | 0.001 |   0.756 |    0.634 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\ALU_OUT_reg[15] /CK 
Endpoint:   alu/\ALU_OUT_reg[15] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.755
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.147
- Arrival Time                  8.380
= Slack Time                    1.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    1.767 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    1.793 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    1.817 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    2.003 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    2.077 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    2.219 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    2.307 | 
     | ref_clock__L4_I0          | A ^ -> Y v   | CLKINVX40M | 0.096 | 0.082 |   0.622 |    2.389 | 
     | ref_clock__L5_I1          | A v -> Y ^   | CLKINVX32M | 0.057 | 0.083 |   0.705 |    2.472 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    2.833 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^   | CLKBUFX2M  | 0.782 | 0.511 |   1.577 |    3.343 | 
     | alu/U69                   | A ^ -> Y v   | INVX2M     | 0.399 | 0.419 |   1.996 |    3.763 | 
     | alu/mult_35/U100          | B v -> Y ^   | NOR2X1M    | 0.227 | 0.224 |   2.220 |    3.986 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^  | ADDFX2M    | 0.113 | 0.513 |   2.733 |    4.500 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.292 |    5.059 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.850 |    5.617 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.412 |    6.178 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.974 |    6.740 | 
     | alu/mult_35/S4_2          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.562 |    7.328 | 
     | alu/mult_35/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.322 |   5.884 |    7.650 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.963 |    7.730 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   6.348 |    8.115 | 
     | alu/mult_35/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.275 |   6.623 |    8.389 | 
     | alu/mult_35/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.144 | 0.414 |   7.036 |    8.803 | 
     | alu/mult_35/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.378 | 0.279 |   7.315 |    9.082 | 
     | alu/mult_35/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.120 | 0.143 |   7.458 |    9.224 | 
     | alu/mult_35/FS_1/U3       | B0N v -> Y v | AOI21BX2M  | 0.065 | 0.184 |   7.642 |    9.408 | 
     | alu/mult_35/FS_1/U7       | B v -> Y v   | XNOR2X2M   | 0.116 | 0.169 |   7.811 |    9.577 | 
     | alu/U86                   | B0 v -> Y ^  | AOI221XLM  | 0.650 | 0.495 |   8.305 |   10.072 | 
     | alu/U85                   | A ^ -> Y v   | INVX2M     | 0.110 | 0.075 |   8.380 |   10.147 | 
     | alu/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.110 | 0.000 |   8.380 |   10.147 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -1.767 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -1.741 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -1.716 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -1.530 | 
     | ref_clock__L1_I0     | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -1.456 | 
     | ref_clock__L2_I1     | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -1.404 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -1.248 | 
     | clkGate              | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -1.248 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.587 |   -1.179 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -1.059 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.754 |   -1.012 | 
     | alu/\ALU_OUT_reg[15] | CK ^          | SDFFRQX2M   | 0.047 | 0.000 |   0.755 |   -1.012 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\ALU_OUT_reg[14] /CK 
Endpoint:   alu/\ALU_OUT_reg[14] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.755
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.149
- Arrival Time                  8.148
= Slack Time                    2.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.001 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    2.027 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    2.052 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    2.238 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    2.312 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    2.454 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    2.541 | 
     | ref_clock__L4_I0          | A ^ -> Y v   | CLKINVX40M | 0.096 | 0.082 |   0.622 |    2.623 | 
     | ref_clock__L5_I1          | A v -> Y ^   | CLKINVX32M | 0.057 | 0.083 |   0.705 |    2.706 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    3.067 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^   | CLKBUFX2M  | 0.782 | 0.511 |   1.577 |    3.578 | 
     | alu/U69                   | A ^ -> Y v   | INVX2M     | 0.399 | 0.419 |   1.996 |    3.997 | 
     | alu/mult_35/U100          | B v -> Y ^   | NOR2X1M    | 0.227 | 0.224 |   2.220 |    4.221 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^  | ADDFX2M    | 0.113 | 0.513 |   2.733 |    4.734 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.292 |    5.293 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.850 |    5.851 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.412 |    6.413 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.974 |    6.975 | 
     | alu/mult_35/S4_2          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.562 |    7.563 | 
     | alu/mult_35/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.322 |   5.884 |    7.885 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.963 |    7.964 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   6.348 |    8.349 | 
     | alu/mult_35/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.275 |   6.623 |    8.624 | 
     | alu/mult_35/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.144 | 0.414 |   7.036 |    9.037 | 
     | alu/mult_35/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.378 | 0.279 |   7.315 |    9.316 | 
     | alu/mult_35/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.177 | 0.279 |   7.594 |    9.595 | 
     | alu/U84                   | B0 v -> Y ^  | AOI221XLM  | 0.604 | 0.483 |   8.076 |   10.077 | 
     | alu/U83                   | A ^ -> Y v   | INVX2M     | 0.103 | 0.071 |   8.148 |   10.149 | 
     | alu/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.103 | 0.000 |   8.148 |   10.149 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.001 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -1.975 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -1.950 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -1.764 | 
     | ref_clock__L1_I0     | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -1.690 | 
     | ref_clock__L2_I1     | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -1.638 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -1.482 | 
     | clkGate              | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -1.482 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -1.414 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -1.294 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -1.247 | 
     | alu/\ALU_OUT_reg[14] | CK ^          | SDFFRQX2M   | 0.047 | 0.001 |   0.755 |   -1.246 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\ALU_OUT_reg[1] /CK 
Endpoint:   alu/\ALU_OUT_reg[1] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[1][7] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.412
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.144
- Arrival Time                  7.956
= Slack Time                    2.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |              | 0.000 |       |   0.000 |    2.188 | 
     | REF_CLK__L1_I0         | A ^ -> Y v  | CLKINVX40M   | 0.023 | 0.026 |   0.026 |    2.214 | 
     | REF_CLK__L2_I0         | A v -> Y ^  | CLKINVX16M   | 0.021 | 0.025 |   0.051 |    2.239 | 
     | refmux/U1              | A ^ -> Y ^  | MX2X6M       | 0.116 | 0.186 |   0.237 |    2.425 | 
     | ref_clock__L1_I0       | A ^ -> Y v  | CLKINVX16M   | 0.064 | 0.074 |   0.311 |    2.499 | 
     | ref_clock__L2_I0       | A v -> Y v  | CLKBUFX24M   | 0.081 | 0.142 |   0.453 |    2.641 | 
     | ref_clock__L3_I0       | A v -> Y ^  | CLKINVX40M   | 0.098 | 0.088 |   0.540 |    2.728 | 
     | ref_clock__L4_I1       | A ^ -> Y v  | CLKINVX40M   | 0.107 | 0.102 |   0.642 |    2.830 | 
     | ref_clock__L5_I4       | A v -> Y ^  | CLKINVX32M   | 0.058 | 0.071 |   0.713 |    2.901 | 
     | RegFile/\mem_reg[1][7] | CK ^ -> Q v | SDFFRHQX4M   | 0.172 | 0.361 |   1.074 |    3.262 | 
     | alu/div_36/FE_RC_7_0   | B v -> Y ^  | NOR2X4M      | 0.154 | 0.153 |   1.226 |    3.414 | 
     | alu/div_36/FE_RC_22_0  | A ^ -> Y v  | NAND2X5M     | 0.094 | 0.093 |   1.319 |    3.507 | 
     | alu/div_36/FE_RC_25_0  | A v -> Y ^  | NOR2X8M      | 0.156 | 0.121 |   1.440 |    3.628 | 
     | alu/div_36/FE_RC_15_0  | A ^ -> Y ^  | AND2X2M      | 0.209 | 0.232 |   1.671 |    3.859 | 
     | alu/div_36/FE_RC_47_0  | A ^ -> Y ^  | AND2X2M      | 0.066 | 0.155 |   1.827 |    4.015 | 
     | alu/div_36/FE_RC_54_0  | AN ^ -> Y ^ | NOR2BX2M     | 0.206 | 0.185 |   2.012 |    4.200 | 
     | alu/div_36/FE_RC_119_0 | B ^ -> Y v  | CLKNAND2X2M  | 0.128 | 0.129 |   2.141 |    4.329 | 
     | alu/div_36/FE_RC_52_0  | A v -> Y ^  | NAND2X2M     | 0.355 | 0.234 |   2.375 |    4.563 | 
     | alu/div_36/FE_RC_148_0 | A ^ -> Y v  | CLKNAND2X2M  | 0.145 | 0.146 |   2.520 |    4.708 | 
     | alu/div_36/FE_RC_133_0 | B0 v -> Y ^ | OAI2B11X2M   | 0.341 | 0.123 |   2.644 |    4.832 | 
     | alu/div_36/FE_RC_112_0 | B ^ -> Y v  | NAND2X2M     | 0.100 | 0.107 |   2.751 |    4.938 | 
     | alu/div_36/FE_RC_111_0 | B0 v -> Y ^ | OAI2B1X2M    | 0.324 | 0.109 |   2.860 |    5.048 | 
     | alu/div_36/FE_RC_114_0 | A ^ -> Y ^  | XOR2X2M      | 0.252 | 0.160 |   3.020 |    5.208 | 
     | alu/div_36/FE_RC_109_0 | A ^ -> Y v  | MXI2X1M      | 0.201 | 0.168 |   3.188 |    5.376 | 
     | alu/div_36/FE_RC_245_0 | A v -> Y v  | CLKAND2X4M   | 0.120 | 0.214 |   3.401 |    5.589 | 
     | alu/div_36/FE_RC_244_0 | A v -> Y ^  | INVX2M       | 0.082 | 0.084 |   3.485 |    5.673 | 
     | alu/div_36/FE_RC_240_0 | B ^ -> Y v  | CLKNAND2X4M  | 0.122 | 0.106 |   3.591 |    5.779 | 
     | alu/div_36/FE_RC_258_0 | C v -> Y ^  | NAND3X4M     | 0.150 | 0.131 |   3.722 |    5.910 | 
     | alu/div_36/FE_RC_266_0 | B ^ -> Y v  | NAND2X6M     | 0.168 | 0.124 |   3.846 |    6.034 | 
     | alu/div_36/FE_RC_299_0 | B v -> Y ^  | NOR2X4M      | 0.207 | 0.178 |   4.024 |    6.212 | 
     | alu/div_36/FE_RC_298_0 | A ^ -> Y v  | INVX2M       | 0.077 | 0.082 |   4.107 |    6.294 | 
     | alu/div_36/FE_RC_294_0 | B v -> Y ^  | NAND2X4M     | 0.075 | 0.073 |   4.180 |    6.368 | 
     | alu/div_36/FE_RC_293_0 | A ^ -> Y v  | NAND2X4M     | 0.105 | 0.064 |   4.244 |    6.432 | 
     | alu/div_36/FE_RC_335_0 | A v -> Y ^  | NAND2X4M     | 0.094 | 0.083 |   4.327 |    6.515 | 
     | alu/div_36/FE_RC_356_0 | A ^ -> Y v  | NAND2X4M     | 0.061 | 0.059 |   4.386 |    6.574 | 
     | alu/div_36/FE_RC_355_0 | A v -> Y ^  | NAND2X4M     | 0.091 | 0.062 |   4.449 |    6.637 | 
     | alu/div_36/FE_RC_354_0 | A ^ -> Y v  | NAND2X4M     | 0.117 | 0.096 |   4.545 |    6.733 | 
     | alu/div_36/FE_RC_413_0 | A v -> Y ^  | NAND2X2M     | 0.253 | 0.175 |   4.720 |    6.907 | 
     | alu/div_36/FE_RC_442_0 | A ^ -> Y v  | NAND2X2M     | 0.206 | 0.189 |   4.908 |    7.096 | 
     | alu/div_36/FE_RC_453_0 | B v -> Y v  | AND2X2M      | 0.095 | 0.241 |   5.150 |    7.338 | 
     | alu/div_36/FE_RC_452_0 | A v -> Y ^  | INVX2M       | 0.065 | 0.068 |   5.218 |    7.406 | 
     | alu/div_36/FE_RC_449_0 | B ^ -> Y v  | NAND3X2M     | 0.131 | 0.106 |   5.324 |    7.512 | 
     | alu/div_36/FE_RC_448_0 | A v -> Y ^  | NAND2X3M     | 0.092 | 0.092 |   5.416 |    7.604 | 
     | alu/div_36/FE_RC_475_0 | A ^ -> Y v  | NAND2X4M     | 0.089 | 0.066 |   5.482 |    7.670 | 
     | alu/div_36/FE_RC_469_0 | B v -> Y ^  | NAND2X2M     | 0.114 | 0.098 |   5.580 |    7.768 | 
     | alu/div_36/FE_RC_468_0 | A ^ -> Y v  | NAND2X4M     | 0.111 | 0.080 |   5.660 |    7.847 | 
     | alu/div_36/FE_RC_511_0 | B v -> Y ^  | NAND3X4M     | 0.228 | 0.168 |   5.828 |    8.016 | 
     | alu/div_36/FE_RC_575_0 | B ^ -> Y v  | CLKNAND2X16M | 0.188 | 0.150 |   5.978 |    8.166 | 
     | alu/div_36/FE_RC_532_0 | B v -> Y ^  | NAND2X2M     | 0.182 | 0.166 |   6.144 |    8.332 | 
     | alu/div_36/FE_RC_531_0 | C0 ^ -> Y v | OAI211X8M    | 0.109 | 0.119 |   6.263 |    8.451 | 
     | alu/div_36/FE_RC_554_0 | B v -> Y ^  | NAND2X2M     | 0.083 | 0.087 |   6.350 |    8.538 | 
     | alu/div_36/FE_RC_553_0 | A ^ -> Y v  | NAND2X2M     | 0.181 | 0.133 |   6.483 |    8.671 | 
     | alu/div_36/FE_RC_593_0 | C v -> Y ^  | NAND3X4M     | 0.119 | 0.130 |   6.613 |    8.801 | 
     | alu/div_36/FE_RC_622_0 | C ^ -> Y v  | NAND3X4M     | 0.183 | 0.157 |   6.770 |    8.958 | 
     | alu/div_36/FE_RC_637_0 | B v -> Y ^  | NAND3BX4M    | 0.105 | 0.114 |   6.884 |    9.072 | 
     | alu/div_36/FE_RC_636_0 | A ^ -> Y v  | NAND3X4M     | 0.087 | 0.079 |   6.963 |    9.151 | 
     | alu/div_36/U71         | A v -> Y v  | AND2X8M      | 0.104 | 0.193 |   7.155 |    9.343 | 
     | alu/U97                | A0 v -> Y ^ | AOI222X1M    | 0.557 | 0.309 |   7.464 |    9.652 | 
     | alu/U95                | A1 ^ -> Y v | AOI31X2M     | 0.194 | 0.171 |   7.635 |    9.823 | 
     | alu/U94                | B0 v -> Y v | AO21XLM      | 0.132 | 0.321 |   7.956 |   10.143 | 
     | alu/\ALU_OUT_reg[1]    | D v         | SDFFRQX1M    | 0.132 | 0.000 |   7.956 |   10.144 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.188 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -2.162 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -2.137 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -1.951 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -1.877 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -1.825 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -1.669 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -1.669 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.587 |   -1.600 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -1.481 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -1.433 | 
     | alu/\ALU_OUT_reg[1] | CK ^          | SDFFRQX1M   | 0.047 | 0.001 |   0.756 |   -1.432 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\ALU_OUT_reg[13] /CK 
Endpoint:   alu/\ALU_OUT_reg[13] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.755
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.148
- Arrival Time                  7.733
= Slack Time                    2.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.415 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    2.441 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    2.466 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    2.652 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    2.726 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    2.868 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    2.955 | 
     | ref_clock__L4_I0          | A ^ -> Y v   | CLKINVX40M | 0.096 | 0.082 |   0.622 |    3.038 | 
     | ref_clock__L5_I1          | A v -> Y ^   | CLKINVX32M | 0.057 | 0.083 |   0.705 |    3.120 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    3.481 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^   | CLKBUFX2M  | 0.782 | 0.511 |   1.577 |    3.992 | 
     | alu/U69                   | A ^ -> Y v   | INVX2M     | 0.399 | 0.419 |   1.996 |    4.411 | 
     | alu/mult_35/U100          | B v -> Y ^   | NOR2X1M    | 0.227 | 0.224 |   2.220 |    4.635 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^  | ADDFX2M    | 0.113 | 0.513 |   2.733 |    5.148 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.292 |    5.708 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.850 |    6.266 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.412 |    6.827 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.974 |    7.389 | 
     | alu/mult_35/S4_2          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.562 |    7.977 | 
     | alu/mult_35/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.322 |   5.884 |    8.299 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.963 |    8.378 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   6.348 |    8.763 | 
     | alu/mult_35/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.275 |   6.623 |    9.038 | 
     | alu/mult_35/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.144 | 0.414 |   7.036 |    9.451 | 
     | alu/mult_35/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.113 | 0.155 |   7.191 |    9.607 | 
     | alu/U82                   | B0 v -> Y ^  | AOI221XLM  | 0.600 | 0.465 |   7.657 |   10.072 | 
     | alu/U81                   | A ^ -> Y v   | INVX2M     | 0.106 | 0.076 |   7.733 |   10.148 | 
     | alu/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.106 | 0.000 |   7.733 |   10.148 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.415 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -2.389 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -2.365 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -2.179 | 
     | ref_clock__L1_I0     | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -2.105 | 
     | ref_clock__L2_I1     | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -2.053 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -1.896 | 
     | clkGate              | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -1.896 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -1.828 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -1.708 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -1.661 | 
     | alu/\ALU_OUT_reg[13] | CK ^          | SDFFRQX2M   | 0.047 | 0.001 |   0.755 |   -1.660 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\ALU_OUT_reg[12] /CK 
Endpoint:   alu/\ALU_OUT_reg[12] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.150
- Arrival Time                  7.369
= Slack Time                    2.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.781 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    2.807 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    2.832 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    3.018 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    3.092 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    3.234 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    3.321 | 
     | ref_clock__L4_I0          | A ^ -> Y v   | CLKINVX40M | 0.096 | 0.082 |   0.622 |    3.403 | 
     | ref_clock__L5_I1          | A v -> Y ^   | CLKINVX32M | 0.057 | 0.083 |   0.705 |    3.486 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^  | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    3.847 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^   | CLKBUFX2M  | 0.782 | 0.511 |   1.577 |    4.358 | 
     | alu/U69                   | A ^ -> Y v   | INVX2M     | 0.399 | 0.419 |   1.996 |    4.777 | 
     | alu/mult_35/U100          | B v -> Y ^   | NOR2X1M    | 0.227 | 0.224 |   2.220 |    5.001 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^  | ADDFX2M    | 0.113 | 0.513 |   2.733 |    5.514 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.559 |   3.292 |    6.073 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.850 |    6.631 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.561 |   4.412 |    7.193 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   4.974 |    7.755 | 
     | alu/mult_35/S4_2          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.588 |   5.562 |    8.342 | 
     | alu/mult_35/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.322 |   5.884 |    8.665 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   5.963 |    8.744 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.136 | 0.385 |   6.348 |    9.129 | 
     | alu/mult_35/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.275 |   6.623 |    9.403 | 
     | alu/mult_35/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.081 | 0.225 |   6.848 |    9.629 | 
     | alu/U80                   | B0 v -> Y ^  | AOI221XLM  | 0.581 | 0.447 |   7.295 |   10.076 | 
     | alu/U79                   | A ^ -> Y v   | INVX2M     | 0.103 | 0.074 |   7.369 |   10.150 | 
     | alu/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.103 | 0.000 |   7.369 |   10.150 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.781 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -2.755 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -2.730 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -2.544 | 
     | ref_clock__L1_I0     | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -2.470 | 
     | ref_clock__L2_I1     | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -2.418 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -2.262 | 
     | clkGate              | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -2.262 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -2.193 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -2.074 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -2.026 | 
     | alu/\ALU_OUT_reg[12] | CK ^          | SDFFRQX2M   | 0.047 | 0.002 |   0.756 |   -2.025 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\ALU_OUT_reg[11] /CK 
Endpoint:   alu/\ALU_OUT_reg[11] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.148
- Arrival Time                  7.046
= Slack Time                    3.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.103 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    3.129 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    3.153 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    3.339 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    3.413 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    3.555 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    3.643 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    3.725 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    3.808 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    4.169 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M  | 0.782 | 0.511 |   1.577 |    4.680 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M     | 0.399 | 0.419 |   1.996 |    5.099 | 
     | alu/mult_35/U100          | B v -> Y ^  | NOR2X1M    | 0.227 | 0.224 |   2.220 |    5.322 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^ | ADDFX2M    | 0.113 | 0.513 |   2.733 |    5.836 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.292 |    6.395 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.850 |    6.953 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   4.412 |    7.514 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.974 |    8.077 | 
     | alu/mult_35/S4_2          | B ^ -> S v  | ADDFX2M    | 0.153 | 0.588 |   5.562 |    8.664 | 
     | alu/mult_35/U11           | B v -> Y ^  | CLKXOR2X2M | 0.126 | 0.322 |   5.884 |    8.987 | 
     | alu/mult_35/FS_1/U2       | A ^ -> Y v  | NAND2X2M   | 0.076 | 0.079 |   5.963 |    9.066 | 
     | alu/mult_35/FS_1/U31      | A0 v -> Y v | OA21X1M    | 0.136 | 0.385 |   6.348 |    9.451 | 
     | alu/mult_35/FS_1/U15      | A v -> Y v  | XNOR2X1M   | 0.109 | 0.150 |   6.498 |    9.601 | 
     | alu/U78                   | B0 v -> Y ^ | AOI221XLM  | 0.609 | 0.470 |   6.968 |   10.070 | 
     | alu/U77                   | A ^ -> Y v  | INVX2M     | 0.109 | 0.078 |   7.046 |   10.148 | 
     | alu/\ALU_OUT_reg[11]      | D v         | SDFFRQX2M  | 0.109 | 0.000 |   7.046 |   10.148 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.103 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -3.077 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -3.052 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -2.866 | 
     | ref_clock__L1_I0     | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -2.792 | 
     | ref_clock__L2_I1     | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -2.740 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -2.584 | 
     | clkGate              | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -2.584 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -2.515 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -2.395 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -2.348 | 
     | alu/\ALU_OUT_reg[11] | CK ^          | SDFFRQX2M   | 0.047 | 0.002 |   0.756 |   -2.347 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\ALU_OUT_reg[2] /CK 
Endpoint:   alu/\ALU_OUT_reg[2] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[1][7] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.150
- Arrival Time                  6.947
= Slack Time                    3.203
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |              | 0.000 |       |   0.000 |    3.203 | 
     | REF_CLK__L1_I0         | A ^ -> Y v  | CLKINVX40M   | 0.023 | 0.026 |   0.026 |    3.229 | 
     | REF_CLK__L2_I0         | A v -> Y ^  | CLKINVX16M   | 0.021 | 0.025 |   0.051 |    3.254 | 
     | refmux/U1              | A ^ -> Y ^  | MX2X6M       | 0.116 | 0.186 |   0.237 |    3.440 | 
     | ref_clock__L1_I0       | A ^ -> Y v  | CLKINVX16M   | 0.064 | 0.074 |   0.311 |    3.514 | 
     | ref_clock__L2_I0       | A v -> Y v  | CLKBUFX24M   | 0.081 | 0.142 |   0.453 |    3.656 | 
     | ref_clock__L3_I0       | A v -> Y ^  | CLKINVX40M   | 0.098 | 0.088 |   0.540 |    3.743 | 
     | ref_clock__L4_I1       | A ^ -> Y v  | CLKINVX40M   | 0.107 | 0.102 |   0.642 |    3.845 | 
     | ref_clock__L5_I4       | A v -> Y ^  | CLKINVX32M   | 0.058 | 0.071 |   0.713 |    3.916 | 
     | RegFile/\mem_reg[1][7] | CK ^ -> Q v | SDFFRHQX4M   | 0.172 | 0.361 |   1.074 |    4.277 | 
     | alu/div_36/FE_RC_7_0   | B v -> Y ^  | NOR2X4M      | 0.154 | 0.153 |   1.226 |    4.429 | 
     | alu/div_36/FE_RC_22_0  | A ^ -> Y v  | NAND2X5M     | 0.094 | 0.093 |   1.319 |    4.522 | 
     | alu/div_36/FE_RC_25_0  | A v -> Y ^  | NOR2X8M      | 0.156 | 0.121 |   1.440 |    4.643 | 
     | alu/div_36/FE_RC_15_0  | A ^ -> Y ^  | AND2X2M      | 0.209 | 0.232 |   1.671 |    4.874 | 
     | alu/div_36/FE_RC_47_0  | A ^ -> Y ^  | AND2X2M      | 0.066 | 0.155 |   1.827 |    5.030 | 
     | alu/div_36/FE_RC_54_0  | AN ^ -> Y ^ | NOR2BX2M     | 0.206 | 0.185 |   2.012 |    5.215 | 
     | alu/div_36/FE_RC_119_0 | B ^ -> Y v  | CLKNAND2X2M  | 0.128 | 0.129 |   2.141 |    5.344 | 
     | alu/div_36/FE_RC_52_0  | A v -> Y ^  | NAND2X2M     | 0.355 | 0.234 |   2.375 |    5.578 | 
     | alu/div_36/FE_RC_148_0 | A ^ -> Y v  | CLKNAND2X2M  | 0.145 | 0.146 |   2.521 |    5.723 | 
     | alu/div_36/FE_RC_133_0 | B0 v -> Y ^ | OAI2B11X2M   | 0.341 | 0.123 |   2.644 |    5.847 | 
     | alu/div_36/FE_RC_112_0 | B ^ -> Y v  | NAND2X2M     | 0.100 | 0.107 |   2.751 |    5.954 | 
     | alu/div_36/FE_RC_111_0 | B0 v -> Y ^ | OAI2B1X2M    | 0.324 | 0.109 |   2.860 |    6.063 | 
     | alu/div_36/FE_RC_114_0 | A ^ -> Y ^  | XOR2X2M      | 0.252 | 0.160 |   3.020 |    6.223 | 
     | alu/div_36/FE_RC_109_0 | A ^ -> Y v  | MXI2X1M      | 0.201 | 0.168 |   3.188 |    6.391 | 
     | alu/div_36/FE_RC_245_0 | A v -> Y v  | CLKAND2X4M   | 0.120 | 0.214 |   3.402 |    6.604 | 
     | alu/div_36/FE_RC_244_0 | A v -> Y ^  | INVX2M       | 0.082 | 0.084 |   3.485 |    6.688 | 
     | alu/div_36/FE_RC_240_0 | B ^ -> Y v  | CLKNAND2X4M  | 0.122 | 0.106 |   3.591 |    6.794 | 
     | alu/div_36/FE_RC_258_0 | C v -> Y ^  | NAND3X4M     | 0.150 | 0.131 |   3.722 |    6.925 | 
     | alu/div_36/FE_RC_266_0 | B ^ -> Y v  | NAND2X6M     | 0.168 | 0.124 |   3.846 |    7.049 | 
     | alu/div_36/FE_RC_299_0 | B v -> Y ^  | NOR2X4M      | 0.207 | 0.178 |   4.024 |    7.227 | 
     | alu/div_36/FE_RC_298_0 | A ^ -> Y v  | INVX2M       | 0.077 | 0.082 |   4.107 |    7.310 | 
     | alu/div_36/FE_RC_294_0 | B v -> Y ^  | NAND2X4M     | 0.075 | 0.073 |   4.180 |    7.383 | 
     | alu/div_36/FE_RC_293_0 | A ^ -> Y v  | NAND2X4M     | 0.105 | 0.064 |   4.244 |    7.447 | 
     | alu/div_36/FE_RC_335_0 | A v -> Y ^  | NAND2X4M     | 0.094 | 0.083 |   4.327 |    7.530 | 
     | alu/div_36/FE_RC_356_0 | A ^ -> Y v  | NAND2X4M     | 0.061 | 0.059 |   4.387 |    7.589 | 
     | alu/div_36/FE_RC_355_0 | A v -> Y ^  | NAND2X4M     | 0.091 | 0.062 |   4.449 |    7.652 | 
     | alu/div_36/FE_RC_354_0 | A ^ -> Y v  | NAND2X4M     | 0.117 | 0.096 |   4.545 |    7.748 | 
     | alu/div_36/FE_RC_413_0 | A v -> Y ^  | NAND2X2M     | 0.253 | 0.175 |   4.720 |    7.922 | 
     | alu/div_36/FE_RC_442_0 | A ^ -> Y v  | NAND2X2M     | 0.206 | 0.189 |   4.909 |    8.111 | 
     | alu/div_36/FE_RC_453_0 | B v -> Y v  | AND2X2M      | 0.095 | 0.241 |   5.150 |    8.353 | 
     | alu/div_36/FE_RC_452_0 | A v -> Y ^  | INVX2M       | 0.065 | 0.068 |   5.218 |    8.421 | 
     | alu/div_36/FE_RC_449_0 | B ^ -> Y v  | NAND3X2M     | 0.131 | 0.106 |   5.324 |    8.527 | 
     | alu/div_36/FE_RC_448_0 | A v -> Y ^  | NAND2X3M     | 0.092 | 0.092 |   5.416 |    8.619 | 
     | alu/div_36/FE_RC_475_0 | A ^ -> Y v  | NAND2X4M     | 0.089 | 0.066 |   5.482 |    8.685 | 
     | alu/div_36/FE_RC_469_0 | B v -> Y ^  | NAND2X2M     | 0.114 | 0.098 |   5.580 |    8.783 | 
     | alu/div_36/FE_RC_468_0 | A ^ -> Y v  | NAND2X4M     | 0.111 | 0.080 |   5.660 |    8.863 | 
     | alu/div_36/FE_RC_511_0 | B v -> Y ^  | NAND3X4M     | 0.228 | 0.168 |   5.828 |    9.031 | 
     | alu/div_36/FE_RC_575_0 | B ^ -> Y v  | CLKNAND2X16M | 0.188 | 0.150 |   5.978 |    9.181 | 
     | alu/U54                | C0 v -> Y ^ | AOI222X1M    | 0.591 | 0.495 |   6.474 |    9.677 | 
     | alu/U99                | A1 ^ -> Y v | AOI31X2M     | 0.199 | 0.184 |   6.658 |    9.861 | 
     | alu/U98                | B0 v -> Y v | AO21XLM      | 0.099 | 0.289 |   6.947 |   10.150 | 
     | alu/\ALU_OUT_reg[2]    | D v         | SDFFRQX1M    | 0.099 | 0.000 |   6.947 |   10.150 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.203 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -3.177 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -3.152 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -2.966 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -2.892 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -2.840 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -2.684 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -2.684 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -2.615 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -2.496 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -2.448 | 
     | alu/\ALU_OUT_reg[2] | CK ^          | SDFFRQX1M   | 0.047 | 0.001 |   0.756 |   -2.447 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\ALU_OUT_reg[10] /CK 
Endpoint:   alu/\ALU_OUT_reg[10] /D   (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.147
- Arrival Time                  6.928
= Slack Time                    3.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.219 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    3.245 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    3.270 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    3.456 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    3.530 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    3.672 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    3.760 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    3.842 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    3.924 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    4.285 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M  | 0.782 | 0.511 |   1.577 |    4.796 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M     | 0.399 | 0.419 |   1.996 |    5.216 | 
     | alu/mult_35/U99           | B v -> Y ^  | NOR2X1M    | 0.237 | 0.231 |   2.228 |    5.447 | 
     | alu/mult_35/S2_2_3        | A ^ -> CO ^ | ADDFX2M    | 0.115 | 0.516 |   2.743 |    5.963 | 
     | alu/mult_35/S2_3_3        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.303 |    6.522 | 
     | alu/mult_35/S2_4_3        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.861 |    7.080 | 
     | alu/mult_35/S2_5_3        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   4.419 |    7.638 | 
     | alu/mult_35/S2_6_3        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   4.978 |    8.197 | 
     | alu/mult_35/S4_3          | B ^ -> S v  | ADDFX2M    | 0.157 | 0.593 |   5.570 |    8.790 | 
     | alu/mult_35/U13           | B v -> Y v  | CLKXOR2X2M | 0.119 | 0.271 |   5.841 |    9.061 | 
     | alu/mult_35/FS_1/U33      | B v -> Y ^  | NOR2X1M    | 0.170 | 0.147 |   5.988 |    9.207 | 
     | alu/mult_35/FS_1/U18      | AN ^ -> Y ^ | NAND2BX1M  | 0.112 | 0.158 |   6.146 |    9.365 | 
     | alu/mult_35/FS_1/U17      | A ^ -> Y v  | CLKXOR2X2M | 0.093 | 0.218 |   6.364 |    9.583 | 
     | alu/U76                   | B0 v -> Y ^ | AOI221XLM  | 0.637 | 0.481 |   6.845 |   10.064 | 
     | alu/U75                   | A ^ -> Y v  | INVX2M     | 0.115 | 0.083 |   6.928 |   10.147 | 
     | alu/\ALU_OUT_reg[10]      | D v         | SDFFRQX2M  | 0.115 | 0.000 |   6.928 |   10.147 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                      |               |             |       |       |  Time   |   Time   | 
     |----------------------+---------------+-------------+-------+-------+---------+----------| 
     |                      | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.219 | 
     | REF_CLK__L1_I0       | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -3.193 | 
     | REF_CLK__L2_I0       | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -3.169 | 
     | refmux/U1            | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -2.983 | 
     | ref_clock__L1_I0     | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -2.909 | 
     | ref_clock__L2_I1     | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -2.857 | 
     | clkGate/u0           | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -2.700 | 
     | clkGate              | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -2.700 | 
     | gated_clk__L1_I0     | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -2.632 | 
     | gated_clk__L2_I0     | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -2.512 | 
     | gated_clk__L3_I0     | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -2.465 | 
     | alu/\ALU_OUT_reg[10] | CK ^          | SDFFRQX2M   | 0.047 | 0.002 |   0.756 |   -2.463 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\ALU_OUT_reg[9] /CK 
Endpoint:   alu/\ALU_OUT_reg[9] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.149
- Arrival Time                  6.537
= Slack Time                    3.612
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.612 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    3.638 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    3.663 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    3.849 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    3.923 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    4.065 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    4.153 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    4.235 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    4.317 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    4.678 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M  | 0.782 | 0.511 |   1.577 |    5.189 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M     | 0.399 | 0.419 |   1.996 |    5.609 | 
     | alu/mult_35/U100          | B v -> Y ^  | NOR2X1M    | 0.227 | 0.224 |   2.220 |    5.832 | 
     | alu/mult_35/S2_2_2        | A ^ -> CO ^ | ADDFX2M    | 0.113 | 0.513 |   2.733 |    6.345 | 
     | alu/mult_35/S2_3_2        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.292 |    6.905 | 
     | alu/mult_35/S2_4_2        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.850 |    7.463 | 
     | alu/mult_35/S2_5_2        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   4.412 |    8.024 | 
     | alu/mult_35/S2_6_2        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.974 |    8.586 | 
     | alu/mult_35/S4_2          | B ^ -> S v  | ADDFX2M    | 0.153 | 0.588 |   5.562 |    9.174 | 
     | alu/mult_35/U11           | B v -> Y v  | CLKXOR2X2M | 0.142 | 0.288 |   5.849 |    9.462 | 
     | alu/mult_35/FS_1/U5       | A v -> Y v  | XNOR2X2M   | 0.107 | 0.143 |   5.992 |    9.605 | 
     | alu/U74                   | B0 v -> Y ^ | AOI221XLM  | 0.614 | 0.472 |   6.464 |   10.077 | 
     | alu/U73                   | A ^ -> Y v  | INVX2M     | 0.105 | 0.073 |   6.537 |   10.149 | 
     | alu/\ALU_OUT_reg[9]       | D v         | SDFFRQX2M  | 0.105 | 0.000 |   6.537 |   10.149 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.612 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -3.586 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -3.562 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -3.376 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -3.302 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -3.250 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -3.093 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -3.093 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -3.025 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -2.905 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -2.858 | 
     | alu/\ALU_OUT_reg[9] | CK ^          | SDFFRQX2M   | 0.047 | 0.002 |   0.756 |   -2.856 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\ALU_OUT_reg[8] /CK 
Endpoint:   alu/\ALU_OUT_reg[8] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.139
- Arrival Time                  6.449
= Slack Time                    3.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.690 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    3.716 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    3.741 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    3.927 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    4.001 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    4.143 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    4.230 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    4.313 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    4.395 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    4.756 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M  | 0.782 | 0.511 |   1.577 |    5.267 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M     | 0.399 | 0.419 |   1.996 |    5.686 | 
     | alu/mult_35/U101          | B v -> Y ^  | NOR2X1M    | 0.205 | 0.206 |   2.202 |    5.893 | 
     | alu/mult_35/S2_2_1        | A ^ -> CO ^ | ADDFX2M    | 0.112 | 0.509 |   2.711 |    6.401 | 
     | alu/mult_35/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.555 |   3.266 |    6.956 | 
     | alu/mult_35/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   3.828 |    7.518 | 
     | alu/mult_35/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   4.386 |    8.077 | 
     | alu/mult_35/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.564 |   4.951 |    8.641 | 
     | alu/mult_35/S4_1          | B ^ -> S v  | ADDFX2M    | 0.161 | 0.599 |   5.550 |    9.240 | 
     | alu/mult_35/U23           | A v -> Y ^  | INVX2M     | 0.076 | 0.083 |   5.633 |    9.323 | 
     | alu/mult_35/U22           | B ^ -> Y v  | XNOR2X2M   | 0.110 | 0.097 |   5.730 |    9.420 | 
     | alu/mult_35/FS_1/U4       | A v -> Y ^  | INVX2M     | 0.067 | 0.072 |   5.802 |    9.492 | 
     | alu/mult_35/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.033 | 0.040 |   5.842 |    9.532 | 
     | alu/U88                   | C0 v -> Y ^ | AOI222X1M  | 0.590 | 0.457 |   6.299 |    9.990 | 
     | alu/U87                   | A0 ^ -> Y v | OAI211X2M  | 0.155 | 0.149 |   6.449 |   10.139 | 
     | alu/\ALU_OUT_reg[8]       | D v         | SDFFRQX1M  | 0.155 | 0.000 |   6.449 |   10.139 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.690 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -3.664 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -3.639 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -3.453 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -3.379 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -3.328 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -3.171 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -3.171 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -3.103 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -2.983 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -2.936 | 
     | alu/\ALU_OUT_reg[8] | CK ^          | SDFFRQX1M   | 0.047 | 0.002 |   0.756 |   -2.934 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\ALU_OUT_reg[7] /CK 
Endpoint:   alu/\ALU_OUT_reg[7] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.755
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.149
- Arrival Time                  6.356
= Slack Time                    3.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.793 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    3.819 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    3.844 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    4.030 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    4.104 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    4.246 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    4.333 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    4.415 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    4.498 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.076 | 0.361 |   1.066 |    4.859 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A ^ -> Y ^  | CLKBUFX2M  | 0.782 | 0.511 |   1.577 |    5.370 | 
     | alu/U69                   | A ^ -> Y v  | INVX2M     | 0.399 | 0.419 |   1.996 |    5.789 | 
     | alu/mult_35/U102          | B v -> Y ^  | NOR2X1M    | 0.219 | 0.217 |   2.213 |    6.006 | 
     | alu/mult_35/S1_2_0        | A ^ -> CO ^ | ADDFX2M    | 0.123 | 0.521 |   2.733 |    6.526 | 
     | alu/mult_35/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.558 |   3.291 |    7.084 | 
     | alu/mult_35/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.851 |    7.644 | 
     | alu/mult_35/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   4.412 |    8.205 | 
     | alu/mult_35/S1_6_0        | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.560 |   4.971 |    8.764 | 
     | alu/mult_35/S4_0          | B ^ -> S v  | ADDFX2M    | 0.150 | 0.583 |   5.554 |    9.347 | 
     | alu/mult_35/FS_1/U14      | A v -> Y v  | BUFX2M     | 0.052 | 0.158 |   5.712 |    9.505 | 
     | alu/U120                  | B0 v -> Y ^ | AOI22X1M   | 0.270 | 0.210 |   5.922 |    9.715 | 
     | alu/U119                  | A1 ^ -> Y v | AOI31X2M   | 0.197 | 0.142 |   6.064 |    9.857 | 
     | alu/U118                  | B0 v -> Y v | AO21XLM    | 0.102 | 0.292 |   6.356 |   10.149 | 
     | alu/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M  | 0.102 | 0.000 |   6.356 |   10.149 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.793 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -3.767 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -3.742 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -3.556 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -3.482 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -3.430 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -3.274 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -3.274 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -3.205 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -3.086 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -3.038 | 
     | alu/\ALU_OUT_reg[7] | CK ^          | SDFFRQX2M   | 0.047 | 0.000 |   0.755 |   -3.038 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\ALU_OUT_reg[3] /CK 
Endpoint:   alu/\ALU_OUT_reg[3] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[1][7] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.149
- Arrival Time                  5.987
= Slack Time                    4.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |             |       |       |  Time   |   Time   | 
     |------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.163 | 
     | REF_CLK__L1_I0         | A ^ -> Y v  | CLKINVX40M  | 0.023 | 0.026 |   0.026 |    4.189 | 
     | REF_CLK__L2_I0         | A v -> Y ^  | CLKINVX16M  | 0.021 | 0.025 |   0.051 |    4.213 | 
     | refmux/U1              | A ^ -> Y ^  | MX2X6M      | 0.116 | 0.186 |   0.237 |    4.399 | 
     | ref_clock__L1_I0       | A ^ -> Y v  | CLKINVX16M  | 0.064 | 0.074 |   0.311 |    4.473 | 
     | ref_clock__L2_I0       | A v -> Y v  | CLKBUFX24M  | 0.081 | 0.142 |   0.453 |    4.615 | 
     | ref_clock__L3_I0       | A v -> Y ^  | CLKINVX40M  | 0.098 | 0.088 |   0.540 |    4.703 | 
     | ref_clock__L4_I1       | A ^ -> Y v  | CLKINVX40M  | 0.107 | 0.102 |   0.642 |    4.805 | 
     | ref_clock__L5_I4       | A v -> Y ^  | CLKINVX32M  | 0.058 | 0.071 |   0.713 |    4.876 | 
     | RegFile/\mem_reg[1][7] | CK ^ -> Q v | SDFFRHQX4M  | 0.172 | 0.361 |   1.074 |    5.236 | 
     | alu/div_36/FE_RC_7_0   | B v -> Y ^  | NOR2X4M     | 0.154 | 0.153 |   1.226 |    5.389 | 
     | alu/div_36/FE_RC_22_0  | A ^ -> Y v  | NAND2X5M    | 0.094 | 0.093 |   1.319 |    5.482 | 
     | alu/div_36/FE_RC_25_0  | A v -> Y ^  | NOR2X8M     | 0.156 | 0.121 |   1.440 |    5.603 | 
     | alu/div_36/FE_RC_15_0  | A ^ -> Y ^  | AND2X2M     | 0.209 | 0.232 |   1.671 |    5.834 | 
     | alu/div_36/FE_RC_47_0  | A ^ -> Y ^  | AND2X2M     | 0.066 | 0.155 |   1.827 |    5.989 | 
     | alu/div_36/FE_RC_54_0  | AN ^ -> Y ^ | NOR2BX2M    | 0.206 | 0.185 |   2.012 |    6.175 | 
     | alu/div_36/FE_RC_119_0 | B ^ -> Y v  | CLKNAND2X2M | 0.128 | 0.129 |   2.141 |    6.304 | 
     | alu/div_36/FE_RC_52_0  | A v -> Y ^  | NAND2X2M    | 0.355 | 0.234 |   2.375 |    6.537 | 
     | alu/div_36/FE_RC_148_0 | A ^ -> Y v  | CLKNAND2X2M | 0.145 | 0.146 |   2.520 |    6.683 | 
     | alu/div_36/FE_RC_133_0 | B0 v -> Y ^ | OAI2B11X2M  | 0.341 | 0.123 |   2.644 |    6.807 | 
     | alu/div_36/FE_RC_112_0 | B ^ -> Y v  | NAND2X2M    | 0.100 | 0.107 |   2.751 |    6.913 | 
     | alu/div_36/FE_RC_111_0 | B0 v -> Y ^ | OAI2B1X2M   | 0.324 | 0.109 |   2.860 |    7.022 | 
     | alu/div_36/FE_RC_114_0 | A ^ -> Y ^  | XOR2X2M     | 0.252 | 0.160 |   3.020 |    7.183 | 
     | alu/div_36/FE_RC_109_0 | A ^ -> Y v  | MXI2X1M     | 0.201 | 0.168 |   3.188 |    7.351 | 
     | alu/div_36/FE_RC_245_0 | A v -> Y v  | CLKAND2X4M  | 0.120 | 0.214 |   3.401 |    7.564 | 
     | alu/div_36/FE_RC_244_0 | A v -> Y ^  | INVX2M      | 0.082 | 0.084 |   3.485 |    7.648 | 
     | alu/div_36/FE_RC_240_0 | B ^ -> Y v  | CLKNAND2X4M | 0.122 | 0.106 |   3.591 |    7.754 | 
     | alu/div_36/FE_RC_258_0 | C v -> Y ^  | NAND3X4M    | 0.150 | 0.131 |   3.722 |    7.885 | 
     | alu/div_36/FE_RC_266_0 | B ^ -> Y v  | NAND2X6M    | 0.168 | 0.124 |   3.846 |    8.009 | 
     | alu/div_36/FE_RC_317_0 | B v -> Y v  | AND2X2M     | 0.101 | 0.234 |   4.080 |    8.242 | 
     | alu/div_36/FE_RC_322_0 | A1 v -> Y ^ | OAI21X2M    | 0.415 | 0.295 |   4.375 |    8.537 | 
     | alu/div_36/FE_RC_355_0 | B ^ -> Y v  | NAND2X4M    | 0.101 | 0.101 |   4.476 |    8.638 | 
     | alu/div_36/FE_RC_354_0 | A v -> Y ^  | NAND2X4M    | 0.158 | 0.118 |   4.594 |    8.757 | 
     | alu/div_36/FE_RC_413_0 | A ^ -> Y v  | NAND2X2M    | 0.205 | 0.164 |   4.758 |    8.921 | 
     | alu/div_36/FE_RC_442_0 | A v -> Y ^  | NAND2X2M    | 0.255 | 0.201 |   4.959 |    9.122 | 
     | alu/div_36/FE_RC_467_0 | A ^ -> Y v  | INVX3M      | 0.127 | 0.134 |   5.093 |    9.256 | 
     | alu/U55                | C0 v -> Y ^ | AOI222X1M   | 0.493 | 0.427 |   5.520 |    9.683 | 
     | alu/U103               | A1 ^ -> Y v | AOI31X2M    | 0.198 | 0.173 |   5.693 |    9.856 | 
     | alu/U102               | B0 v -> Y v | AO21XLM     | 0.104 | 0.294 |   5.987 |   10.149 | 
     | alu/\ALU_OUT_reg[3]    | D v         | SDFFRQX2M   | 0.104 | 0.000 |   5.987 |   10.149 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.163 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -4.137 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -4.112 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -3.926 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -3.852 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -3.800 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -3.644 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -3.644 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.587 |   -3.575 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -3.455 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.754 |   -3.408 | 
     | alu/\ALU_OUT_reg[3] | CK ^          | SDFFRQX2M   | 0.047 | 0.001 |   0.756 |   -3.407 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/\ALU_OUT_reg[6] /CK 
Endpoint:   alu/\ALU_OUT_reg[6] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.755
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.147
- Arrival Time                  5.901
= Slack Time                    4.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.246 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.272 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    4.297 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    4.483 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    4.557 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    4.699 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    4.786 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    4.868 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    4.951 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q v | SDFFRQX2M  | 0.073 | 0.432 |   1.137 |    5.383 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A v -> Y v  | CLKBUFX2M  | 0.798 | 0.558 |   1.695 |    5.941 | 
     | alu/U69                   | A v -> Y ^  | INVX2M     | 0.682 | 0.613 |   2.309 |    6.554 | 
     | alu/mult_35/U102          | B ^ -> Y v  | NOR2X1M    | 0.176 | 0.155 |   2.463 |    6.709 | 
     | alu/mult_35/S1_2_0        | A v -> CO v | ADDFX2M    | 0.131 | 0.484 |   2.948 |    7.193 | 
     | alu/mult_35/S1_3_0        | B v -> CO v | ADDFX2M    | 0.125 | 0.507 |   3.455 |    7.701 | 
     | alu/mult_35/S1_4_0        | B v -> CO v | ADDFX2M    | 0.128 | 0.509 |   3.964 |    8.209 | 
     | alu/mult_35/S1_5_0        | B v -> CO v | ADDFX2M    | 0.128 | 0.510 |   4.474 |    8.719 | 
     | alu/mult_35/S1_6_0        | B v -> S v  | ADDFX2M    | 0.137 | 0.530 |   5.004 |    9.250 | 
     | alu/mult_35/FS_1/U13      | A v -> Y v  | BUFX2M     | 0.054 | 0.157 |   5.160 |    9.406 | 
     | alu/U58                   | A0 v -> Y ^ | AOI222X1M  | 0.504 | 0.266 |   5.426 |    9.672 | 
     | alu/U115                  | A1 ^ -> Y v | AOI31X2M   | 0.197 | 0.173 |   5.599 |    9.845 | 
     | alu/U114                  | B0 v -> Y v | AO21XLM    | 0.112 | 0.302 |   5.901 |   10.147 | 
     | alu/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M  | 0.112 | 0.000 |   5.901 |   10.147 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.246 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -4.220 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -4.195 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -4.009 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -3.935 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -3.883 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -3.727 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -3.727 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.588 |   -3.658 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -3.539 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.755 |   -3.491 | 
     | alu/\ALU_OUT_reg[6] | CK ^          | SDFFRQX2M   | 0.047 | 0.000 |   0.755 |   -3.491 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\ALU_OUT_reg[5] /CK 
Endpoint:   alu/\ALU_OUT_reg[5] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.148
- Arrival Time                  5.404
= Slack Time                    4.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.744 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    4.770 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    4.795 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    4.981 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.055 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.197 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.284 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    5.367 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    5.449 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q v | SDFFRQX2M  | 0.073 | 0.432 |   1.137 |    5.882 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A v -> Y v  | CLKBUFX2M  | 0.798 | 0.558 |   1.695 |    6.440 | 
     | alu/U69                   | A v -> Y ^  | INVX2M     | 0.682 | 0.613 |   2.309 |    7.053 | 
     | alu/mult_35/U102          | B ^ -> Y v  | NOR2X1M    | 0.176 | 0.155 |   2.463 |    7.208 | 
     | alu/mult_35/S1_2_0        | A v -> CO v | ADDFX2M    | 0.131 | 0.484 |   2.948 |    7.692 | 
     | alu/mult_35/S1_3_0        | B v -> CO v | ADDFX2M    | 0.125 | 0.507 |   3.455 |    8.199 | 
     | alu/mult_35/S1_4_0        | B v -> CO v | ADDFX2M    | 0.128 | 0.509 |   3.964 |    8.708 | 
     | alu/mult_35/S1_5_0        | B v -> S v  | ADDFX2M    | 0.140 | 0.535 |   4.498 |    9.242 | 
     | alu/mult_35/FS_1/U12      | A v -> Y v  | BUFX2M     | 0.056 | 0.159 |   4.657 |    9.401 | 
     | alu/U57                   | A0 v -> Y ^ | AOI222X1M  | 0.508 | 0.268 |   4.925 |    9.670 | 
     | alu/U111                  | A1 ^ -> Y v | AOI31X2M   | 0.201 | 0.179 |   5.105 |    9.849 | 
     | alu/U110                  | B0 v -> Y v | AO21XLM    | 0.109 | 0.300 |   5.404 |   10.148 | 
     | alu/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.404 |   10.148 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.744 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -4.718 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -4.694 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -4.508 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -4.434 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -4.382 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -4.225 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -4.225 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.587 |   -4.157 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -4.037 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.754 |   -3.990 | 
     | alu/\ALU_OUT_reg[5] | CK ^          | SDFFRQX2M   | 0.047 | 0.002 |   0.756 |   -3.988 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegFile/\RdData_reg[3] /CK 
Endpoint:   RegFile/\RdData_reg[3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.712
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.105
- Arrival Time                  5.067
= Slack Time                    5.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.039 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.065 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.089 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.275 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.349 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.491 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.579 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    5.681 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    5.743 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.280 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.471 | 0.331 |   1.572 |    6.611 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.152 | 0.280 |   1.852 |    6.890 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.170 | 0.137 |   1.988 |    7.027 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M  | 0.435 | 0.298 |   2.286 |    7.325 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M  | 1.252 | 0.829 |   3.115 |    8.153 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M     | 0.245 | 0.184 |   3.299 |    8.337 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M     | 0.957 | 0.599 |   3.897 |    8.936 | 
     | RegFile/U214              | S1 ^ -> Y v | MX4X1M     | 0.228 | 0.408 |   4.305 |    9.344 | 
     | RegFile/U212              | B v -> Y v  | MX4X1M     | 0.161 | 0.416 |   4.721 |    9.760 | 
     | RegFile/U211              | A0 v -> Y v | AO22X1M    | 0.113 | 0.345 |   5.067 |   10.105 | 
     | RegFile/\RdData_reg[3]    | D v         | SDFFRQX2M  | 0.113 | 0.000 |   5.067 |   10.105 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.039 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.013 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -4.988 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -4.802 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -4.728 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.586 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.498 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.396 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX32M | 0.059 | 0.068 |   0.710 |   -4.328 | 
     | RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.059 | 0.001 |   0.712 |   -4.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegFile/\RdData_reg[0] /CK 
Endpoint:   RegFile/\RdData_reg[0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.712
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.103
- Arrival Time                  5.044
= Slack Time                    5.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.059 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.085 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.110 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.296 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.370 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.512 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.599 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    5.701 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    5.763 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.300 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.471 | 0.331 |   1.572 |    6.631 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.152 | 0.280 |   1.852 |    6.911 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.170 | 0.137 |   1.988 |    7.047 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M  | 0.435 | 0.298 |   2.286 |    7.345 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M  | 1.252 | 0.829 |   3.115 |    8.174 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M     | 0.245 | 0.184 |   3.299 |    8.358 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M     | 0.957 | 0.599 |   3.897 |    8.956 | 
     | RegFile/U240              | S1 ^ -> Y v | MX4X1M     | 0.166 | 0.356 |   4.253 |    9.312 | 
     | RegFile/U200              | D v -> Y v  | MX4X1M     | 0.179 | 0.430 |   4.683 |    9.742 | 
     | RegFile/U199              | A0 v -> Y v | AO22X1M    | 0.124 | 0.361 |   5.044 |   10.103 | 
     | RegFile/\RdData_reg[0]    | D v         | SDFFRQX2M  | 0.124 | 0.000 |   5.044 |   10.103 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.059 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.033 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.008 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -4.822 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -4.748 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.606 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.519 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.417 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX32M | 0.059 | 0.068 |   0.710 |   -4.349 | 
     | RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.059 | 0.001 |   0.712 |   -4.347 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegFile/\RdData_reg[2] /CK 
Endpoint:   RegFile/\RdData_reg[2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.712
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.102
- Arrival Time                  5.040
= Slack Time                    5.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.062 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.088 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.113 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.299 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.373 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.515 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.602 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    5.704 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    5.766 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.303 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.471 | 0.331 |   1.572 |    6.634 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.152 | 0.280 |   1.852 |    6.914 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.170 | 0.137 |   1.988 |    7.050 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M  | 0.435 | 0.298 |   2.286 |    7.348 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M  | 1.252 | 0.829 |   3.115 |    8.177 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M     | 0.245 | 0.184 |   3.299 |    8.361 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M     | 0.957 | 0.599 |   3.897 |    8.959 | 
     | RegFile/U241              | S1 ^ -> Y v | MX4X1M     | 0.196 | 0.382 |   4.279 |    9.341 | 
     | RegFile/U208              | D v -> Y v  | MX4X1M     | 0.143 | 0.402 |   4.680 |    9.743 | 
     | RegFile/U207              | A0 v -> Y v | AO22X1M    | 0.130 | 0.359 |   5.040 |   10.102 | 
     | RegFile/\RdData_reg[2]    | D v         | SDFFRQX2M  | 0.130 | 0.000 |   5.040 |   10.102 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.062 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.036 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.011 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -4.825 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -4.751 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.609 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.522 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.420 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX32M | 0.059 | 0.068 |   0.710 |   -4.352 | 
     | RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.059 | 0.002 |   0.712 |   -4.350 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegFile/\RdData_reg[1] /CK 
Endpoint:   RegFile/\RdData_reg[1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.712
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.106
- Arrival Time                  5.037
= Slack Time                    5.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.069 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.095 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.120 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.306 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.380 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.522 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.609 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    5.712 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    5.773 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.310 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.471 | 0.331 |   1.572 |    6.641 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.152 | 0.280 |   1.852 |    6.921 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.170 | 0.137 |   1.988 |    7.058 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M  | 0.435 | 0.298 |   2.286 |    7.355 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M  | 1.252 | 0.829 |   3.115 |    8.184 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M     | 0.245 | 0.184 |   3.299 |    8.368 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M     | 0.957 | 0.599 |   3.897 |    8.967 | 
     | RegFile/U206              | S1 ^ -> Y v | MX4X1M     | 0.212 | 0.396 |   4.293 |    9.362 | 
     | RegFile/U204              | D v -> Y v  | MX4X1M     | 0.143 | 0.407 |   4.700 |    9.769 | 
     | RegFile/U203              | A0 v -> Y v | AO22X1M    | 0.110 | 0.337 |   5.037 |   10.106 | 
     | RegFile/\RdData_reg[1]    | D v         | SDFFRQX2M  | 0.110 | 0.000 |   5.037 |   10.106 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.069 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.043 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.019 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -4.833 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -4.759 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.617 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.529 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.427 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX32M | 0.059 | 0.068 |   0.710 |   -4.359 | 
     | RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.059 | 0.001 |   0.712 |   -4.358 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegFile/\RdData_reg[4] /CK 
Endpoint:   RegFile/\RdData_reg[4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.712
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.106
- Arrival Time                  5.034
= Slack Time                    5.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.072 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.098 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.122 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.308 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.382 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.524 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.612 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    5.714 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    5.776 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.313 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.471 | 0.331 |   1.572 |    6.643 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.152 | 0.280 |   1.852 |    6.923 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.170 | 0.137 |   1.988 |    7.060 | 
     | FSM/U52                   | B0 v -> Y ^ | OAI2B2X1M  | 0.435 | 0.298 |   2.286 |    7.358 | 
     | U2                        | A ^ -> Y ^  | CLKBUFX2M  | 1.252 | 0.829 |   3.115 |    8.186 | 
     | RegFile/U193              | A ^ -> Y v  | INVX2M     | 0.245 | 0.184 |   3.299 |    8.370 | 
     | RegFile/U143              | A v -> Y ^  | INVX2M     | 0.957 | 0.599 |   3.897 |    8.969 | 
     | RegFile/U243              | S1 ^ -> Y v | MX4X1M     | 0.195 | 0.381 |   4.278 |    9.350 | 
     | RegFile/U216              | D v -> Y v  | MX4X1M     | 0.157 | 0.416 |   4.695 |    9.766 | 
     | RegFile/U215              | A0 v -> Y v | AO22X1M    | 0.109 | 0.340 |   5.034 |   10.106 | 
     | RegFile/\RdData_reg[4]    | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.034 |   10.106 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.072 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.046 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.021 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -4.835 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -4.761 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.619 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.531 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.429 | 
     | ref_clock__L5_I7       | A v -> Y ^ | CLKINVX32M | 0.059 | 0.068 |   0.710 |   -4.361 | 
     | RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.059 | 0.001 |   0.712 |   -4.360 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin alu/\ALU_OUT_reg[4] /CK 
Endpoint:   alu/\ALU_OUT_reg[4] /D    (v) checked with  leading edge of 'GATED_
CLK'
Beginpoint: RegFile/\mem_reg[0][2] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.756
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.148
- Arrival Time                  4.894
= Slack Time                    5.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.254 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.280 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.305 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.491 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.565 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.707 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.794 | 
     | ref_clock__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.096 | 0.082 |   0.622 |    5.877 | 
     | ref_clock__L5_I1          | A v -> Y ^  | CLKINVX32M | 0.057 | 0.083 |   0.705 |    5.959 | 
     | RegFile/\mem_reg[0][2]    | CK ^ -> Q v | SDFFRQX2M  | 0.073 | 0.432 |   1.137 |    6.392 | 
     | RegFile/FE_OFC8_reg0_A_2_ | A v -> Y v  | CLKBUFX2M  | 0.798 | 0.558 |   1.695 |    6.950 | 
     | alu/U69                   | A v -> Y ^  | INVX2M     | 0.682 | 0.613 |   2.309 |    7.563 | 
     | alu/mult_35/U102          | B ^ -> Y v  | NOR2X1M    | 0.176 | 0.155 |   2.463 |    7.718 | 
     | alu/mult_35/S1_2_0        | A v -> CO v | ADDFX2M    | 0.131 | 0.484 |   2.948 |    8.202 | 
     | alu/mult_35/S1_3_0        | B v -> CO v | ADDFX2M    | 0.125 | 0.507 |   3.455 |    8.709 | 
     | alu/mult_35/S1_4_0        | B v -> S v  | ADDFX2M    | 0.142 | 0.536 |   3.991 |    9.245 | 
     | alu/mult_35/FS_1/U11      | A v -> Y v  | BUFX2M     | 0.057 | 0.161 |   4.152 |    9.406 | 
     | alu/U56                   | A0 v -> Y ^ | AOI222X1M  | 0.498 | 0.263 |   4.415 |    9.669 | 
     | alu/U107                  | A1 ^ -> Y v | AOI31X2M   | 0.201 | 0.180 |   4.594 |    9.849 | 
     | alu/U106                  | B0 v -> Y v | AO21XLM    | 0.109 | 0.300 |   4.894 |   10.148 | 
     | alu/\ALU_OUT_reg[4]       | D v         | SDFFRQX2M  | 0.109 | 0.000 |   4.894 |   10.148 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                     |               |             |       |       |  Time   |   Time   | 
     |---------------------+---------------+-------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.254 | 
     | REF_CLK__L1_I0      | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.026 |   0.026 |   -5.228 | 
     | REF_CLK__L2_I0      | A v -> Y ^    | CLKINVX16M  | 0.021 | 0.025 |   0.051 |   -5.204 | 
     | refmux/U1           | A ^ -> Y ^    | MX2X6M      | 0.116 | 0.186 |   0.237 |   -5.018 | 
     | ref_clock__L1_I0    | A ^ -> Y v    | CLKINVX16M  | 0.064 | 0.074 |   0.311 |   -4.944 | 
     | ref_clock__L2_I1    | A v -> Y ^    | CLKINVX20M  | 0.052 | 0.052 |   0.363 |   -4.892 | 
     | clkGate/u0          | CK ^ -> ECK ^ | TLATNCAX16M | 0.093 | 0.156 |   0.519 |   -4.735 | 
     | clkGate             | GATED_CLK ^   | CLK_GATE    |       |       |   0.519 |   -4.735 | 
     | gated_clk__L1_I0    | A ^ -> Y v    | CLKINVX6M   | 0.062 | 0.068 |   0.587 |   -4.667 | 
     | gated_clk__L2_I0    | A v -> Y v    | BUFX18M     | 0.050 | 0.120 |   0.707 |   -4.547 | 
     | gated_clk__L3_I0    | A v -> Y ^    | CLKINVX32M  | 0.047 | 0.047 |   0.754 |   -4.500 | 
     | alu/\ALU_OUT_reg[4] | CK ^          | SDFFRQX2M   | 0.047 | 0.001 |   0.756 |   -4.498 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegFile/\RdData_reg[5] /CK 
Endpoint:   RegFile/\RdData_reg[5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.715
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.110
- Arrival Time                  4.790
= Slack Time                    5.320
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.320 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.346 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.371 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.557 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.631 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.773 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.860 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    5.963 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.024 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.561 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.471 | 0.331 |   1.572 |    6.892 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.152 | 0.280 |   1.852 |    7.172 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.170 | 0.137 |   1.988 |    7.309 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.460 | 0.280 |   2.269 |    7.589 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.683 | 0.499 |   2.767 |    8.087 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.219 | 0.215 |   2.982 |    8.302 | 
     | RegFile/U144              | A v -> Y ^  | INVX4M     | 0.853 | 0.534 |   3.516 |    8.836 | 
     | RegFile/U222              | S0 ^ -> Y v | MX4X1M     | 0.186 | 0.530 |   4.046 |    9.366 | 
     | RegFile/U220              | B v -> Y v  | MX4X1M     | 0.161 | 0.404 |   4.450 |    9.770 | 
     | RegFile/U219              | A0 v -> Y v | AO22X1M    | 0.108 | 0.340 |   4.790 |   10.110 | 
     | RegFile/\RdData_reg[5]    | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.790 |   10.110 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.320 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.294 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.270 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.084 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.010 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.868 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.780 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.678 | 
     | ref_clock__L5_I4       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.071 |   0.713 |   -4.607 | 
     | RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.058 | 0.002 |   0.715 |   -4.605 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegFile/\RdData_reg[6] /CK 
Endpoint:   RegFile/\RdData_reg[6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.715
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.110
- Arrival Time                  4.745
= Slack Time                    5.365
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.365 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.391 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.416 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.602 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.676 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.818 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.905 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.007 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.069 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.606 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.471 | 0.331 |   1.572 |    6.937 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.152 | 0.280 |   1.852 |    7.217 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.170 | 0.137 |   1.988 |    7.353 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.460 | 0.280 |   2.269 |    7.634 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.683 | 0.499 |   2.767 |    8.132 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.219 | 0.215 |   2.982 |    8.347 | 
     | RegFile/U144              | A v -> Y ^  | INVX4M     | 0.853 | 0.534 |   3.516 |    8.881 | 
     | RegFile/U238              | S0 ^ -> Y v | MX4X1M     | 0.165 | 0.510 |   4.026 |    9.391 | 
     | RegFile/U224              | C v -> Y v  | MX4X1M     | 0.146 | 0.385 |   4.411 |    9.776 | 
     | RegFile/U223              | A0 v -> Y v | AO22X1M    | 0.107 | 0.334 |   4.745 |   10.110 | 
     | RegFile/\RdData_reg[6]    | D v         | SDFFRQX2M  | 0.107 | 0.000 |   4.745 |   10.110 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.365 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.339 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.314 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.128 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.054 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.912 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.825 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.723 | 
     | ref_clock__L5_I4       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.071 |   0.713 |   -4.652 | 
     | RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.058 | 0.002 |   0.715 |   -4.650 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegFile/\RdData_reg[7] /CK 
Endpoint:   RegFile/\RdData_reg[7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[3] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.715
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.108
- Arrival Time                  4.742
= Slack Time                    5.366
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.366 | 
     | REF_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.392 | 
     | REF_CLK__L2_I0            | A v -> Y ^  | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.417 | 
     | refmux/U1                 | A ^ -> Y ^  | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.603 | 
     | ref_clock__L1_I0          | A ^ -> Y v  | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.677 | 
     | ref_clock__L2_I0          | A v -> Y v  | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    5.819 | 
     | ref_clock__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.098 | 0.088 |   0.540 |    5.906 | 
     | ref_clock__L4_I1          | A ^ -> Y v  | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.008 | 
     | ref_clock__L5_I6          | A v -> Y ^  | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.070 | 
     | FSM/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.188 | 0.537 |   1.241 |    6.607 | 
     | FSM/U45                   | B v -> Y ^  | NOR2BX2M   | 0.471 | 0.331 |   1.572 |    6.938 | 
     | FSM/U18                   | A ^ -> Y ^  | AND3X2M    | 0.152 | 0.280 |   1.852 |    7.218 | 
     | FSM/U17                   | A ^ -> Y v  | NOR2X2M    | 0.170 | 0.137 |   1.988 |    7.354 | 
     | FSM/U43                   | A0 v -> Y ^ | OAI221X1M  | 0.460 | 0.280 |   2.269 |    7.635 | 
     | U1                        | A ^ -> Y ^  | BUFX2M     | 0.683 | 0.499 |   2.767 |    8.133 | 
     | RegFile/U178              | A ^ -> Y v  | INVX2M     | 0.219 | 0.215 |   2.982 |    8.348 | 
     | RegFile/U144              | A v -> Y ^  | INVX4M     | 0.853 | 0.534 |   3.516 |    8.882 | 
     | RegFile/U230              | S0 ^ -> Y v | MX4X1M     | 0.178 | 0.520 |   4.036 |    9.403 | 
     | RegFile/U228              | B v -> Y v  | MX4X1M     | 0.128 | 0.364 |   4.401 |    9.767 | 
     | RegFile/U227              | A0 v -> Y v | AO22X1M    | 0.117 | 0.341 |   4.741 |   10.108 | 
     | RegFile/\RdData_reg[7]    | D v         | SDFFRQX2M  | 0.117 | 0.000 |   4.742 |   10.108 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.366 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.340 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.315 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.129 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.055 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -4.913 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -4.826 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.724 | 
     | ref_clock__L5_I4       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.071 |   0.713 |   -4.653 | 
     | RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.058 | 0.002 |   0.715 |   -4.651 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegFile/\mem_reg[0][4] /CK 
Endpoint:   RegFile/\mem_reg[0][4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.708
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  4.471
= Slack Time                    5.615
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.615 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.641 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.666 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.852 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.926 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.068 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.155 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.257 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.319 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.845 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    6.954 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.256 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.680 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.934 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.808 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.340 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.461 | 0.395 |   4.120 |    9.734 | 
     | RegFile/U251              | A1N v -> Y v | OAI2BB2X1M | 0.186 | 0.352 |   4.471 |   10.086 | 
     | RegFile/\mem_reg[0][4]    | D v          | SDFFRQX2M  | 0.186 | 0.000 |   4.471 |   10.086 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.615 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.589 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.564 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.378 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.304 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.162 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.075 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -4.992 | 
     | ref_clock__L5_I1       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.910 | 
     | RegFile/\mem_reg[0][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.708 |   -4.907 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegFile/\mem_reg[0][1] /CK 
Endpoint:   RegFile/\mem_reg[0][1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.419
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  4.469
= Slack Time                    5.618
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.618 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.644 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.669 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.855 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.929 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.071 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.159 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.261 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.322 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.848 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    6.958 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.260 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.684 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.938 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.811 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.344 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.461 | 0.395 |   4.120 |    9.738 | 
     | RegFile/U248              | A1N v -> Y v | OAI2BB2X1M | 0.175 | 0.350 |   4.469 |   10.088 | 
     | RegFile/\mem_reg[0][1]    | D v          | SDFFRQX2M  | 0.175 | 0.000 |   4.469 |   10.088 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.618 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.592 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.568 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.382 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.308 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.166 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.078 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -4.996 | 
     | ref_clock__L5_I1       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.913 | 
     | RegFile/\mem_reg[0][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.911 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegFile/\mem_reg[0][2] /CK 
Endpoint:   RegFile/\mem_reg[0][2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.708
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.089
- Arrival Time                  4.467
= Slack Time                    5.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.622 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.648 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.673 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.859 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.933 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.075 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.162 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.264 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.326 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.852 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    6.961 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.264 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.687 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.942 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.815 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.347 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.461 | 0.395 |   4.120 |    9.742 | 
     | RegFile/U249              | A1N v -> Y v | OAI2BB2X1M | 0.171 | 0.347 |   4.467 |   10.089 | 
     | RegFile/\mem_reg[0][2]    | D v          | SDFFRQX2M  | 0.171 | 0.000 |   4.467 |   10.089 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.622 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.596 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.571 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.385 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.311 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.169 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.082 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.000 | 
     | ref_clock__L5_I1       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.917 | 
     | RegFile/\mem_reg[0][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.915 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegFile/\mem_reg[0][3] /CK 
Endpoint:   RegFile/\mem_reg[0][3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.708
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.090
- Arrival Time                  4.459
= Slack Time                    5.631
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.631 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.657 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.682 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.868 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.942 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.084 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.171 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.273 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.335 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.861 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    6.970 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.273 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.696 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.951 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.824 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.356 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.461 | 0.395 |   4.120 |    9.751 | 
     | RegFile/U250              | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.339 |   4.459 |   10.090 | 
     | RegFile/\mem_reg[0][3]    | D v          | SDFFRQX2M  | 0.166 | 0.000 |   4.459 |   10.090 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.631 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.605 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.580 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.394 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.320 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.178 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.091 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.009 | 
     | ref_clock__L5_I1       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.926 | 
     | RegFile/\mem_reg[0][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.708 |   -4.923 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegFile/\mem_reg[0][0] /CK 
Endpoint:   RegFile/\mem_reg[0][0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.716
- Setup                         0.419
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.097
- Arrival Time                  4.466
= Slack Time                    5.631
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.631 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.657 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.682 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.868 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.942 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.084 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.171 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.273 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.335 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.861 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    6.970 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.273 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.696 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.951 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.824 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.356 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.461 | 0.395 |   4.120 |    9.751 | 
     | RegFile/U247              | A1N v -> Y v | OAI2BB2X1M | 0.175 | 0.346 |   4.466 |   10.097 | 
     | RegFile/\mem_reg[0][0]    | D v          | SDFFRQX2M  | 0.175 | 0.000 |   4.466 |   10.097 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.631 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.605 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.580 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.394 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.320 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.178 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.091 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -4.989 | 
     | ref_clock__L5_I4       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.071 |   0.713 |   -4.918 | 
     | RegFile/\mem_reg[0][0] | CK ^       | SDFFRQX2M  | 0.058 | 0.003 |   0.716 |   -4.915 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegFile/\mem_reg[8][0] /CK 
Endpoint:   RegFile/\mem_reg[8][0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.699
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.082
- Arrival Time                  4.422
= Slack Time                    5.660
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.660 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.686 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.711 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.897 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.971 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.113 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.200 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.302 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.364 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.890 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    6.999 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.301 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.725 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.979 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.853 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.385 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.082 |    9.742 | 
     | RegFile/U276              | A1N v -> Y v | OAI2BB2X1M | 0.166 | 0.340 |   4.422 |   10.081 | 
     | RegFile/\mem_reg[8][0]    | D v          | SDFFRQX2M  | 0.166 | 0.000 |   4.422 |   10.082 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.660 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.634 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.609 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.423 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.349 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.207 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.120 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.037 | 
     | ref_clock__L5_I3       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   0.698 |   -4.962 | 
     | RegFile/\mem_reg[8][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.699 |   -4.961 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegFile/\mem_reg[8][4] /CK 
Endpoint:   RegFile/\mem_reg[8][4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.419
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  4.424
= Slack Time                    5.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.664 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.690 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.715 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.901 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.975 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.117 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.204 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.306 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.368 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.894 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.003 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.306 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.729 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.984 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.857 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.389 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.082 |    9.746 | 
     | RegFile/U280              | A1N v -> Y v | OAI2BB2X1M | 0.175 | 0.342 |   4.424 |   10.088 | 
     | RegFile/\mem_reg[8][4]    | D v          | SDFFRQX2M  | 0.175 | 0.000 |   4.424 |   10.088 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.664 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.638 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.613 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.427 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.353 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.211 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.124 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.042 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.959 | 
     | RegFile/\mem_reg[8][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.957 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegFile/\mem_reg[9][0] /CK 
Endpoint:   RegFile/\mem_reg[9][0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.090
- Arrival Time                  4.424
= Slack Time                    5.665
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.665 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.691 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.716 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.902 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.976 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.118 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.205 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.308 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.369 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.895 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.005 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.307 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.731 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.985 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.858 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.390 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.083 |    9.748 | 
     | RegFile/U284              | A1N v -> Y v | OAI2BB2X1M | 0.165 | 0.341 |   4.424 |   10.089 | 
     | RegFile/\mem_reg[9][0]    | D v          | SDFFRQX2M  | 0.165 | 0.000 |   4.424 |   10.090 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.665 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.639 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.615 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.429 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.355 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.213 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.125 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.043 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.960 | 
     | RegFile/\mem_reg[9][0] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.958 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegFile/\mem_reg[9][5] /CK 
Endpoint:   RegFile/\mem_reg[9][5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.706
- Setup                         0.416
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.090
- Arrival Time                  4.420
= Slack Time                    5.670
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.670 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.696 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.721 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.907 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.981 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.123 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.210 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.312 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.374 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.900 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.009 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.312 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.735 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.990 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.863 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.395 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.083 |    9.753 | 
     | RegFile/U289              | A1N v -> Y v | OAI2BB2X1M | 0.160 | 0.337 |   4.420 |   10.090 | 
     | RegFile/\mem_reg[9][5]    | D v          | SDFFRQX2M  | 0.160 | 0.000 |   4.420 |   10.090 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.670 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.644 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.619 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.433 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.359 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.217 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.130 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.048 | 
     | ref_clock__L5_I2       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.083 |   0.705 |   -4.965 | 
     | RegFile/\mem_reg[9][5] | CK ^       | SDFFRQX2M  | 0.058 | 0.001 |   0.706 |   -4.964 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegFile/\mem_reg[9][2] /CK 
Endpoint:   RegFile/\mem_reg[9][2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.092
- Arrival Time                  4.419
= Slack Time                    5.673
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.673 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.699 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.724 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.910 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.984 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.126 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.213 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.315 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.377 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.903 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.012 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.315 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.738 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.993 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.866 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.398 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.083 |    9.756 | 
     | RegFile/U286              | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.335 |   4.418 |   10.092 | 
     | RegFile/\mem_reg[9][2]    | D v          | SDFFRQX2M  | 0.155 | 0.000 |   4.419 |   10.092 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.673 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.647 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.622 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.436 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.362 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.220 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.133 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.051 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.968 | 
     | RegFile/\mem_reg[9][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.966 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile/\mem_reg[9][4] /CK 
Endpoint:   RegFile/\mem_reg[9][4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.090
- Arrival Time                  4.417
= Slack Time                    5.673
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.673 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.699 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.724 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.910 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.984 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.126 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.213 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.316 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.377 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.903 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.013 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.315 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.739 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.993 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.866 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.398 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.083 |    9.756 | 
     | RegFile/U288              | A1N v -> Y v | OAI2BB2X1M | 0.163 | 0.334 |   4.417 |   10.090 | 
     | RegFile/\mem_reg[9][4]    | D v          | SDFFRQX2M  | 0.163 | 0.000 |   4.417 |   10.090 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.673 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.647 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.623 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.437 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.363 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.221 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.133 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.051 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.968 | 
     | RegFile/\mem_reg[9][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.966 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegFile/\mem_reg[8][3] /CK 
Endpoint:   RegFile/\mem_reg[8][3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.091
- Arrival Time                  4.415
= Slack Time                    5.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.676 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.702 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.726 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.912 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.986 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.128 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.216 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.318 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.379 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.905 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.015 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.317 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.741 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.995 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.869 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.401 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.082 |    9.757 | 
     | RegFile/U279              | A1N v -> Y v | OAI2BB2X1M | 0.161 | 0.333 |   4.415 |   10.091 | 
     | RegFile/\mem_reg[8][3]    | D v          | SDFFRQX2M  | 0.161 | 0.000 |   4.415 |   10.091 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.675 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.649 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.625 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.439 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.365 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.223 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.135 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.053 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.970 | 
     | RegFile/\mem_reg[8][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.968 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegFile/\mem_reg[9][7] /CK 
Endpoint:   RegFile/\mem_reg[9][7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.699
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  4.409
= Slack Time                    5.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.679 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.705 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.729 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.915 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.989 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.131 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.219 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.321 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.383 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.909 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.018 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.320 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.744 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.998 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.872 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.404 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.083 |    9.762 | 
     | RegFile/U291              | A1N v -> Y v | OAI2BB2X1M | 0.136 | 0.326 |   4.409 |   10.088 | 
     | RegFile/\mem_reg[9][7]    | D v          | SDFFRQX2M  | 0.136 | 0.000 |   4.409 |   10.088 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.679 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.653 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.628 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.442 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.368 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.226 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.138 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.056 | 
     | ref_clock__L5_I3       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   0.698 |   -4.981 | 
     | RegFile/\mem_reg[9][7] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.699 |   -4.979 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegFile/\mem_reg[8][5] /CK 
Endpoint:   RegFile/\mem_reg[8][5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.717
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.101
- Arrival Time                  4.422
= Slack Time                    5.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.679 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.705 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.730 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.916 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.990 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.132 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.219 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.321 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.383 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.909 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.018 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.321 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.745 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    7.999 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.872 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.404 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.082 |    9.761 | 
     | RegFile/U281              | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.339 |   4.421 |   10.101 | 
     | RegFile/\mem_reg[8][5]    | D v          | SDFFRQX2M  | 0.162 | 0.000 |   4.422 |   10.101 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.679 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.653 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.628 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.442 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.368 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.226 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.139 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -5.037 | 
     | ref_clock__L5_I8       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.071 |   0.713 |   -4.966 | 
     | RegFile/\mem_reg[8][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.005 |   0.717 |   -4.962 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegFile/\mem_reg[8][7] /CK 
Endpoint:   RegFile/\mem_reg[8][7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.699
- Setup                         0.414
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.085
- Arrival Time                  4.405
= Slack Time                    5.680
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.680 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.706 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.731 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.917 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.991 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.133 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.220 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.322 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.384 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.910 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.019 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.322 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.745 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    8.000 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.873 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.405 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.082 |    9.762 | 
     | RegFile/U283              | A1N v -> Y v | OAI2BB2X1M | 0.134 | 0.323 |   4.405 |   10.085 | 
     | RegFile/\mem_reg[8][7]    | D v          | SDFFRQX4M  | 0.134 | 0.000 |   4.405 |   10.085 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.680 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.654 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.629 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.443 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.369 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.227 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.140 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.058 | 
     | ref_clock__L5_I3       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.075 |   0.698 |   -4.983 | 
     | RegFile/\mem_reg[8][7] | CK ^       | SDFFRQX4M  | 0.057 | 0.001 |   0.699 |   -4.981 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile/\mem_reg[9][6] /CK 
Endpoint:   RegFile/\mem_reg[9][6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.414
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.093
- Arrival Time                  4.412
= Slack Time                    5.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.681 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.707 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.732 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.918 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.992 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.134 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.221 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.324 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.385 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.911 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.020 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.323 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.747 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    8.001 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.874 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.406 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.083 |    9.764 | 
     | RegFile/U290              | A1N v -> Y v | OAI2BB2X1M | 0.149 | 0.329 |   4.412 |   10.093 | 
     | RegFile/\mem_reg[9][6]    | D v          | SDFFRQX2M  | 0.149 | 0.000 |   4.412 |   10.093 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.681 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.655 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.630 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.444 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.370 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.228 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.141 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.059 | 
     | ref_clock__L5_I2       | A v -> Y ^ | CLKINVX32M | 0.058 | 0.083 |   0.705 |   -4.976 | 
     | RegFile/\mem_reg[9][6] | CK ^       | SDFFRQX2M  | 0.058 | 0.001 |   0.707 |   -4.975 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegFile/\mem_reg[9][3] /CK 
Endpoint:   RegFile/\mem_reg[9][3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.093
- Arrival Time                  4.411
= Slack Time                    5.682
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.682 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.708 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.733 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.919 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.993 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.135 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.222 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.324 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.386 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.912 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.021 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.323 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.747 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    8.001 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.875 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.407 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.083 |    9.765 | 
     | RegFile/U287              | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.328 |   4.411 |   10.093 | 
     | RegFile/\mem_reg[9][3]    | D v          | SDFFRQX2M  | 0.152 | 0.000 |   4.411 |   10.093 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.682 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.656 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.631 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.445 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.371 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.229 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.142 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.059 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.976 | 
     | RegFile/\mem_reg[9][3] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.975 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegFile/\mem_reg[0][6] /CK 
Endpoint:   RegFile/\mem_reg[0][6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.706
- Setup                         0.348
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.158
- Arrival Time                  4.476
= Slack Time                    5.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.683 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.709 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.734 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.920 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.994 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.136 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.223 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.325 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.387 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.913 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.022 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.324 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.748 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    8.002 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.876 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.408 | 
     | RegFile/U162              | A ^ -> Y v   | NAND2X2M   | 0.461 | 0.395 |   4.120 |    9.803 | 
     | RegFile/U253              | A1N v -> Y v | OAI2BB2X1M | 0.186 | 0.356 |   4.475 |   10.158 | 
     | RegFile/\mem_reg[0][6]    | D v          | SDFFRHQX2M | 0.186 | 0.000 |   4.476 |   10.158 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.683 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.657 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.632 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.446 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.372 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.230 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.143 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.060 | 
     | ref_clock__L5_I1       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.978 | 
     | RegFile/\mem_reg[0][6] | CK ^       | SDFFRHQX2M | 0.057 | 0.001 |   0.706 |   -4.977 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegFile/\mem_reg[9][1] /CK 
Endpoint:   RegFile/\mem_reg[9][1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.706
- Setup                         0.413
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.094
- Arrival Time                  4.408
= Slack Time                    5.685
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.685 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.711 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.736 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.922 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.996 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.138 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.226 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.328 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.389 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.915 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.025 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.327 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.751 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    8.005 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.878 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.411 | 
     | RegFile/U149              | B ^ -> Y v   | NAND2X2M   | 0.417 | 0.358 |   4.083 |    9.768 | 
     | RegFile/U285              | A1N v -> Y v | OAI2BB2X1M | 0.142 | 0.325 |   4.408 |   10.094 | 
     | RegFile/\mem_reg[9][1]    | D v          | SDFFRQX2M  | 0.142 | 0.000 |   4.408 |   10.094 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.685 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.659 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.635 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.449 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.375 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.233 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.145 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.063 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.980 | 
     | RegFile/\mem_reg[9][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.001 |   0.706 |   -4.979 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegFile/\mem_reg[8][1] /CK 
Endpoint:   RegFile/\mem_reg[8][1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.705
- Setup                         0.413
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.093
- Arrival Time                  4.407
= Slack Time                    5.686
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.686 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.712 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.737 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.923 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.997 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.139 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.226 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.328 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.390 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.916 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.025 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.327 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.751 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    8.005 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.879 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.411 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.082 |    9.768 | 
     | RegFile/U277              | A1N v -> Y v | OAI2BB2X1M | 0.142 | 0.325 |   4.407 |   10.093 | 
     | RegFile/\mem_reg[8][1]    | D v          | SDFFRQX2M  | 0.142 | 0.000 |   4.407 |   10.093 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.686 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.660 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.635 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.449 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.375 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.233 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.146 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.063 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.981 | 
     | RegFile/\mem_reg[8][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.000 |   0.705 |   -4.981 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegFile/\mem_reg[8][2] /CK 
Endpoint:   RegFile/\mem_reg[8][2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.413
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.094
- Arrival Time                  4.408
= Slack Time                    5.686
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.686 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.712 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.737 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.923 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    5.997 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.139 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.226 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.328 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.390 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.916 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.025 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.328 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.751 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    8.006 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.879 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.411 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.082 |    9.768 | 
     | RegFile/U278              | A1N v -> Y v | OAI2BB2X1M | 0.144 | 0.326 |   4.408 |   10.094 | 
     | RegFile/\mem_reg[8][2]    | D v          | SDFFRQX2M  | 0.144 | 0.000 |   4.408 |   10.094 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.686 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.660 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.635 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.449 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.375 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.233 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.146 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.064 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.981 | 
     | RegFile/\mem_reg[8][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.979 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegFile/\mem_reg[12][4] /CK 
Endpoint:   RegFile/\mem_reg[12][4] /D   (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.083
- Arrival Time                  4.392
= Slack Time                    5.691
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.691 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.717 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.741 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.927 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    6.001 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.143 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.231 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.333 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.395 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.921 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.030 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.332 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.756 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    8.010 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.884 | 
     | RegFile/U193              | A v -> Y ^   | INVX2M     | 0.304 | 0.309 |   3.502 |    9.193 | 
     | RegFile/U190              | B ^ -> Y ^   | AND2X2M    | 0.181 | 0.235 |   3.738 |    9.428 | 
     | RegFile/U158              | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.294 |   4.031 |    9.722 | 
     | RegFile/U315              | A1N v -> Y v | OAI2BB2X1M | 0.199 | 0.361 |   4.392 |   10.083 | 
     | RegFile/\mem_reg[12][4]   | D v          | SDFFRQX2M  | 0.199 | 0.000 |   4.392 |   10.083 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.691 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.665 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.640 | 
     | refmux/U1               | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.454 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.380 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.238 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.151 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.068 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -4.986 | 
     | RegFile/\mem_reg[12][4] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -4.983 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\mem_reg[8][6] /CK 
Endpoint:   RegFile/\mem_reg[8][6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.717
- Setup                         0.414
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.103
- Arrival Time                  4.411
= Slack Time                    5.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.692 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.718 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.743 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.929 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    6.003 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.145 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.232 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.334 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.396 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.922 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.031 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.334 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.757 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    8.012 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.885 | 
     | RegFile/U140              | A v -> Y ^   | NOR2X2M    | 0.516 | 0.532 |   3.725 |    9.417 | 
     | RegFile/U148              | B ^ -> Y v   | NAND2X2M   | 0.416 | 0.357 |   4.082 |    9.774 | 
     | RegFile/U282              | A1N v -> Y v | OAI2BB2X1M | 0.150 | 0.329 |   4.411 |   10.103 | 
     | RegFile/\mem_reg[8][6]    | D v          | SDFFRQX2M  | 0.150 | 0.000 |   4.411 |   10.103 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.692 | 
     | REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.666 | 
     | REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.641 | 
     | refmux/U1              | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.455 | 
     | ref_clock__L1_I0       | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.381 | 
     | ref_clock__L2_I0       | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.239 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.152 | 
     | ref_clock__L4_I1       | A ^ -> Y v | CLKINVX40M | 0.107 | 0.102 |   0.642 |   -5.050 | 
     | ref_clock__L5_I8       | A v -> Y ^ | CLKINVX32M | 0.057 | 0.071 |   0.713 |   -4.979 | 
     | RegFile/\mem_reg[8][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.005 |   0.717 |   -4.975 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\mem_reg[13][2] /CK 
Endpoint:   RegFile/\mem_reg[13][2] /D   (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.421
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  4.379
= Slack Time                    5.707
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.707 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.733 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.758 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.944 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    6.018 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.160 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.247 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.349 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.411 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.937 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.046 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.349 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.772 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    8.027 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.900 | 
     | RegFile/U193              | A v -> Y ^   | INVX2M     | 0.304 | 0.309 |   3.502 |    9.209 | 
     | RegFile/U190              | B ^ -> Y ^   | AND2X2M    | 0.181 | 0.235 |   3.737 |    9.445 | 
     | RegFile/U159              | B ^ -> Y v   | NAND2X2M   | 0.407 | 0.290 |   4.027 |    9.734 | 
     | RegFile/U321              | A1N v -> Y v | OAI2BB2X1M | 0.182 | 0.352 |   4.379 |   10.086 | 
     | RegFile/\mem_reg[13][2]   | D v          | SDFFRQX2M  | 0.182 | 0.000 |   4.379 |   10.086 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.707 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.681 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.656 | 
     | refmux/U1               | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.470 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.396 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.254 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.167 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.085 | 
     | ref_clock__L5_I0        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -5.002 | 
     | RegFile/\mem_reg[13][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -5.000 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\mem_reg[12][6] /CK 
Endpoint:   RegFile/\mem_reg[12][6] /D   (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  4.376
= Slack Time                    5.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.712 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.738 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.763 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.949 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    6.023 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.165 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.252 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.354 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.416 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.942 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.051 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.354 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.777 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    8.032 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.905 | 
     | RegFile/U193              | A v -> Y ^   | INVX2M     | 0.304 | 0.309 |   3.502 |    9.214 | 
     | RegFile/U190              | B ^ -> Y ^   | AND2X2M    | 0.181 | 0.235 |   3.738 |    9.450 | 
     | RegFile/U158              | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.294 |   4.031 |    9.743 | 
     | RegFile/U317              | A1N v -> Y v | OAI2BB2X1M | 0.170 | 0.345 |   4.376 |   10.088 | 
     | RegFile/\mem_reg[12][6]   | D v          | SDFFRQX2M  | 0.170 | 0.000 |   4.376 |   10.088 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.712 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.686 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.661 | 
     | refmux/U1               | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.475 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.401 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.259 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.172 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.090 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -5.007 | 
     | RegFile/\mem_reg[12][6] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -5.005 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\mem_reg[12][5] /CK 
Endpoint:   RegFile/\mem_reg[12][5] /D   (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: FSM/\current_state_reg[0] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.707
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.090
- Arrival Time                  4.374
= Slack Time                    5.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.716 | 
     | REF_CLK__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.026 |   0.026 |    5.742 | 
     | REF_CLK__L2_I0            | A v -> Y ^   | CLKINVX16M | 0.021 | 0.025 |   0.051 |    5.767 | 
     | refmux/U1                 | A ^ -> Y ^   | MX2X6M     | 0.116 | 0.186 |   0.237 |    5.953 | 
     | ref_clock__L1_I0          | A ^ -> Y v   | CLKINVX16M | 0.064 | 0.074 |   0.311 |    6.027 | 
     | ref_clock__L2_I0          | A v -> Y v   | CLKBUFX24M | 0.081 | 0.142 |   0.453 |    6.169 | 
     | ref_clock__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.098 | 0.088 |   0.540 |    6.257 | 
     | ref_clock__L4_I1          | A ^ -> Y v   | CLKINVX40M | 0.107 | 0.102 |   0.642 |    6.359 | 
     | ref_clock__L5_I6          | A v -> Y ^   | CLKINVX32M | 0.055 | 0.062 |   0.704 |    6.420 | 
     | FSM/\current_state_reg[0] | CK ^ -> Q ^  | SDFFRQX2M  | 0.342 | 0.526 |   1.230 |    6.946 | 
     | FSM/U50                   | A ^ -> Y v   | INVX2M     | 0.109 | 0.109 |   1.339 |    7.056 | 
     | FSM/U46                   | C v -> Y v   | AND3X2M    | 0.155 | 0.302 |   1.642 |    7.358 | 
     | FSM/U17                   | B v -> Y ^   | NOR2X2M    | 0.648 | 0.424 |   2.065 |    7.782 | 
     | FSM/U52                   | B0 ^ -> Y v  | OAI2B2X1M  | 0.224 | 0.254 |   2.320 |    8.036 | 
     | U2                        | A v -> Y v   | CLKBUFX2M  | 1.276 | 0.874 |   3.193 |    8.909 | 
     | RegFile/U193              | A v -> Y ^   | INVX2M     | 0.304 | 0.309 |   3.502 |    9.219 | 
     | RegFile/U190              | B ^ -> Y ^   | AND2X2M    | 0.181 | 0.235 |   3.738 |    9.454 | 
     | RegFile/U158              | B ^ -> Y v   | NAND2X2M   | 0.419 | 0.294 |   4.031 |    9.748 | 
     | RegFile/U316              | A1N v -> Y v | OAI2BB2X1M | 0.162 | 0.342 |   4.373 |   10.090 | 
     | RegFile/\mem_reg[12][5]   | D v          | SDFFRQX2M  | 0.162 | 0.000 |   4.374 |   10.090 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.716 | 
     | REF_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -5.690 | 
     | REF_CLK__L2_I0          | A v -> Y ^ | CLKINVX16M | 0.021 | 0.025 |   0.051 |   -5.666 | 
     | refmux/U1               | A ^ -> Y ^ | MX2X6M     | 0.116 | 0.186 |   0.237 |   -5.480 | 
     | ref_clock__L1_I0        | A ^ -> Y v | CLKINVX16M | 0.064 | 0.074 |   0.311 |   -5.406 | 
     | ref_clock__L2_I0        | A v -> Y v | CLKBUFX24M | 0.081 | 0.142 |   0.453 |   -5.264 | 
     | ref_clock__L3_I0        | A v -> Y ^ | CLKINVX40M | 0.098 | 0.088 |   0.540 |   -5.176 | 
     | ref_clock__L4_I0        | A ^ -> Y v | CLKINVX40M | 0.096 | 0.082 |   0.622 |   -5.094 | 
     | ref_clock__L5_I1        | A v -> Y ^ | CLKINVX32M | 0.057 | 0.083 |   0.705 |   -5.011 | 
     | RegFile/\mem_reg[12][5] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   0.707 |   -5.010 | 
     +----------------------------------------------------------------------------------------+ 

