# 1 "arch/arm/boot/dts/mediatek/mt8127-moose.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/mediatek/mt8127-moose.dts"







/dts-v1/;
# 1 "arch/arm/boot/dts/mediatek/mt8127.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 9 "arch/arm/boot/dts/mediatek/mt8127.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 10 "arch/arm/boot/dts/mediatek/mt8127.dtsi" 2

/ {
 #address-cells = <2>;
 #size-cells = <2>;
 compatible = "mediatek,mt8127";
 interrupt-parent = <&sysirq>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "mediatek,mt81xx-tz-smp";

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x0>;
  };
  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x1>;
  };
  cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x2>;
  };
  cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x3>;
  };

 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  trustzone-bootinfo@80002000 {
   compatible = "mediatek,trustzone-bootinfo";
   reg = <0 0x80002000 0 0x1000>;
  };
 };

 clocks {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "simple-bus";
  ranges;

  system_clk: dummy13m {
   compatible = "fixed-clock";
   clock-frequency = <13000000>;
   #clock-cells = <0>;
  };

  rtc_clk: dummy32k {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };

  uart_clk: dummy26m {
   compatible = "fixed-clock";
   clock-frequency = <26000000>;
   #clock-cells = <0>;
                };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) |
       8)>,
        <1 14 ((((1 << (4)) - 1) << 8) |
       8)>,
        <1 11 ((((1 << (4)) - 1) << 8) |
       8)>,
        <1 10 ((((1 << (4)) - 1) << 8) |
       8)>;
  clock-frequency = <13000000>;
  arm,cpu-registers-not-fw-configured;
 };

 soc {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "simple-bus";
  ranges;

  timer: timer@10008000 {
   compatible = "mediatek,mt8127-timer",
     "mediatek,mt6577-timer";
   reg = <0 0x10008000 0 0x80>;
   interrupts = <0 112 8>;
   clocks = <&system_clk>, <&rtc_clk>;
   clock-names = "system-clk", "rtc-clk";
  };

  sysirq: interrupt-controller@10200100 {
   compatible = "mediatek,mt8127-sysirq",
         "mediatek,mt6577-sysirq";
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   reg = <0 0x10200100 0 0x1c>;
  };

  gic: interrupt-controller@10211000 {
   compatible = "arm,cortex-a7-gic";
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   reg = <0 0x10211000 0 0x1000>,
         <0 0x10212000 0 0x2000>,
         <0 0x10214000 0 0x2000>,
         <0 0x10216000 0 0x2000>;
  };

  uart0: serial@11002000 {
   compatible = "mediatek,mt8127-uart","mediatek,mt6577-uart";
   reg = <0 0x11002000 0 0x400>;
   interrupts = <0 51 8>;
   clocks = <&uart_clk>;
   status = "disabled";
  };

  uart1: serial@11003000 {
   compatible = "mediatek,mt8127-uart","mediatek,mt6577-uart";
   reg = <0 0x11003000 0 0x400>;
   interrupts = <0 52 8>;
   clocks = <&uart_clk>;
   status = "disabled";
  };

  uart2: serial@11004000 {
   compatible = "mediatek,mt8127-uart","mediatek,mt6577-uart";
   reg = <0 0x11004000 0 0x400>;
   interrupts = <0 53 8>;
   clocks = <&uart_clk>;
   status = "disabled";
  };

  uart3: serial@11005000 {
   compatible = "mediatek,mt8127-uart","mediatek,mt6577-uart";
   reg = <0 0x11005000 0 0x400>;
   interrupts = <0 54 8>;
   clocks = <&uart_clk>;
   status = "disabled";
  };
 };
};
# 10 "arch/arm/boot/dts/mediatek/mt8127-moose.dts" 2

/ {
 model = "MediaTek MT8127 Moose Board";
 compatible = "mediatek,mt8127-moose", "mediatek,mt8127";

 memory {
  device_type = "memory";
  reg = <0 0x80000000 0 0x40000000>;
 };
};

&uart0 {
 status = "okay";
};
