<h1> Neeraj Premkumar's GitHub profile </h1>

<p style=text-align: justify> He is an Engineer, a lifelong learner, a passionate RTL design enthusiast, and a contributor. His area of interest lies in Computer architecture and VLSI design & Verification. Currently, he is a Graduated student from Vidya Academy of Science and Technology, Thrissur. Currently, he is also a trainee at Ibis Academy, Thrissur. He is also searching for RTL design, SoC design, Verification Engineer roles </p>
<br>

<h3 align="center">A passionate Deisgn Verification Engineer, Who is an Enigma wrapped by a mystery inside a Paradox</h3>

---

# 🤵🏻‍♂️ About Me


# Tools and Skills

**HDLs :** Verilog, VHDL <br>
**HVL :** System Verilog <br>
**Languages :** C language, Python <br>
**Tools :** AMD Vivado, Mentor Graphics ModelSim, Siemens QuestaSim, Intel Quartus <br>
**Placement & Routing :** Cadence Virtuoso <br>
**Verification :** UVM, SystemVerilog Assertions, Formal Verification <br>
<br> <br>

# 📊 Stats:
<div align="center">
    <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=cp024s&theme=dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact" alt="Top Languages">
</div>
<br/>


---
<p align="center"> Thank you for visiting my GitHub profile. Together, let's push the boundaries of digital design and create innovative solutions that shape the future of technology. </p>
<br>
