
*** Running vivado
    with args -log FFT_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT_ram.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source FFT_ram.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.184 ; gain = 23.844

*** Running vivado
    with args -log FFT_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT_ram.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source FFT_ram.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.633 ; gain = 25.551
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP FFT_ram, cache-ID = e94479f424ed105c.
INFO: [Common 17-206] Exiting Vivado at Wed Oct 19 18:26:07 2022...
