// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_write_out_stream_direct_Pipeline_ln231_for_each_i (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_stream_dout,
        out_stream_num_data_valid,
        out_stream_fifo_cap,
        out_stream_empty_n,
        out_stream_read,
        m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR,
        m_axi_inout2_AWID,
        m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID,
        m_axi_inout2_WREADY,
        m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST,
        m_axi_inout2_WID,
        m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY,
        m_axi_inout2_ARADDR,
        m_axi_inout2_ARID,
        m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID,
        m_axi_inout2_RREADY,
        m_axi_inout2_RDATA,
        m_axi_inout2_RLAST,
        m_axi_inout2_RID,
        m_axi_inout2_RFIFONUM,
        m_axi_inout2_RUSER,
        m_axi_inout2_RRESP,
        m_axi_inout2_BVALID,
        m_axi_inout2_BREADY,
        m_axi_inout2_BRESP,
        m_axi_inout2_BID,
        m_axi_inout2_BUSER,
        sext_ln231,
        iters
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] out_stream_dout;
input  [1:0] out_stream_num_data_valid;
input  [1:0] out_stream_fifo_cap;
input   out_stream_empty_n;
output   out_stream_read;
output   m_axi_inout2_AWVALID;
input   m_axi_inout2_AWREADY;
output  [63:0] m_axi_inout2_AWADDR;
output  [0:0] m_axi_inout2_AWID;
output  [31:0] m_axi_inout2_AWLEN;
output  [2:0] m_axi_inout2_AWSIZE;
output  [1:0] m_axi_inout2_AWBURST;
output  [1:0] m_axi_inout2_AWLOCK;
output  [3:0] m_axi_inout2_AWCACHE;
output  [2:0] m_axi_inout2_AWPROT;
output  [3:0] m_axi_inout2_AWQOS;
output  [3:0] m_axi_inout2_AWREGION;
output  [0:0] m_axi_inout2_AWUSER;
output   m_axi_inout2_WVALID;
input   m_axi_inout2_WREADY;
output  [255:0] m_axi_inout2_WDATA;
output  [31:0] m_axi_inout2_WSTRB;
output   m_axi_inout2_WLAST;
output  [0:0] m_axi_inout2_WID;
output  [0:0] m_axi_inout2_WUSER;
output   m_axi_inout2_ARVALID;
input   m_axi_inout2_ARREADY;
output  [63:0] m_axi_inout2_ARADDR;
output  [0:0] m_axi_inout2_ARID;
output  [31:0] m_axi_inout2_ARLEN;
output  [2:0] m_axi_inout2_ARSIZE;
output  [1:0] m_axi_inout2_ARBURST;
output  [1:0] m_axi_inout2_ARLOCK;
output  [3:0] m_axi_inout2_ARCACHE;
output  [2:0] m_axi_inout2_ARPROT;
output  [3:0] m_axi_inout2_ARQOS;
output  [3:0] m_axi_inout2_ARREGION;
output  [0:0] m_axi_inout2_ARUSER;
input   m_axi_inout2_RVALID;
output   m_axi_inout2_RREADY;
input  [255:0] m_axi_inout2_RDATA;
input   m_axi_inout2_RLAST;
input  [0:0] m_axi_inout2_RID;
input  [8:0] m_axi_inout2_RFIFONUM;
input  [0:0] m_axi_inout2_RUSER;
input  [1:0] m_axi_inout2_RRESP;
input   m_axi_inout2_BVALID;
output   m_axi_inout2_BREADY;
input  [1:0] m_axi_inout2_BRESP;
input  [0:0] m_axi_inout2_BID;
input  [0:0] m_axi_inout2_BUSER;
input  [58:0] sext_ln231;
input  [15:0] iters;

reg ap_idle;
reg out_stream_read;
reg m_axi_inout2_WVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln231_reg_783;
reg   [0:0] icmp_ln238_reg_787;
reg    ap_predicate_op49_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln231_fu_240_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    inout2_blk_n_W;
wire    ap_block_pp0_stage0;
reg    out_stream_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln231_reg_783_pp0_iter2_reg;
wire   [0:0] icmp_ln238_fu_271_p2;
wire   [0:0] trunc_ln255_fu_277_p1;
reg   [0:0] trunc_ln255_reg_791;
reg   [0:0] trunc_ln255_reg_791_pp0_iter2_reg;
wire   [31:0] tmp_14_i_fu_578_p4;
reg   [31:0] tmp_14_i_reg_808;
wire   [31:0] tmp_15_i_fu_587_p4;
reg   [31:0] tmp_15_i_reg_813;
wire   [31:0] tmp_16_i_fu_596_p4;
reg   [31:0] tmp_16_i_reg_818;
wire   [31:0] tmp_17_i_fu_605_p4;
reg   [31:0] tmp_17_i_reg_823;
wire   [31:0] tmp_18_i_fu_614_p4;
reg   [31:0] tmp_18_i_reg_828;
wire   [31:0] tmp_19_i_fu_623_p4;
reg   [31:0] tmp_19_i_reg_833;
wire   [31:0] tmp_20_i_fu_632_p4;
reg   [31:0] tmp_20_i_reg_838;
wire   [31:0] tmp_21_i_fu_641_p4;
reg   [31:0] tmp_21_i_reg_843;
reg    ap_condition_exit_pp0_iter3_stage0;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] block_fu_122;
wire   [31:0] next_block_fu_263_p3;
wire    ap_loop_init;
reg   [15:0] i_fu_126;
wire   [15:0] add_ln231_fu_245_p2;
reg   [31:0] p_0_0_0_0_0_031_i_fu_130;
wire   [31:0] trunc_ln243_fu_291_p1;
reg   [31:0] p_0_0_1_0_0_043_i_fu_134;
reg   [31:0] p_0_0_2_0_0_055_i_fu_138;
reg   [31:0] p_0_0_3_0_0_067_i_fu_142;
reg   [31:0] p_0_0_4_0_0_079_i_fu_146;
reg   [31:0] p_0_0_5_0_0_0811_i_fu_150;
reg   [31:0] p_0_0_6_0_0_0913_i_fu_154;
reg   [31:0] p_0_0_7_0_0_01015_i_fu_158;
reg   [31:0] p_0_0_8_0_0_017_i_fu_162;
reg   [31:0] p_0_0_9_0_0_019_i_fu_166;
reg   [31:0] p_0_0_10_0_0_021_i_fu_170;
reg   [31:0] p_0_0_11_0_0_023_i_fu_174;
reg   [31:0] p_0_0_12_0_0_025_i_fu_178;
reg   [31:0] p_0_0_13_0_0_027_i_fu_182;
reg   [31:0] p_0_0_14_0_0_029_i_fu_186;
reg   [31:0] p_0_0_15_0_0_031_i_fu_190;
wire   [0:0] icmp_ln236_fu_251_p2;
wire   [31:0] add_ln236_fu_257_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

ViT_act_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U806(
    .din0(p_0_0_0_0_0_031_i_fu_130),
    .din1(p_0_0_8_0_0_017_i_fu_162),
    .din2(trunc_ln255_reg_791_pp0_iter2_reg),
    .dout(tmp_14_i_fu_578_p4)
);

ViT_act_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U807(
    .din0(p_0_0_1_0_0_043_i_fu_134),
    .din1(p_0_0_9_0_0_019_i_fu_166),
    .din2(trunc_ln255_reg_791_pp0_iter2_reg),
    .dout(tmp_15_i_fu_587_p4)
);

ViT_act_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U808(
    .din0(p_0_0_2_0_0_055_i_fu_138),
    .din1(p_0_0_10_0_0_021_i_fu_170),
    .din2(trunc_ln255_reg_791_pp0_iter2_reg),
    .dout(tmp_16_i_fu_596_p4)
);

ViT_act_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U809(
    .din0(p_0_0_3_0_0_067_i_fu_142),
    .din1(p_0_0_11_0_0_023_i_fu_174),
    .din2(trunc_ln255_reg_791_pp0_iter2_reg),
    .dout(tmp_17_i_fu_605_p4)
);

ViT_act_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U810(
    .din0(p_0_0_4_0_0_079_i_fu_146),
    .din1(p_0_0_12_0_0_025_i_fu_178),
    .din2(trunc_ln255_reg_791_pp0_iter2_reg),
    .dout(tmp_18_i_fu_614_p4)
);

ViT_act_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U811(
    .din0(p_0_0_5_0_0_0811_i_fu_150),
    .din1(p_0_0_13_0_0_027_i_fu_182),
    .din2(trunc_ln255_reg_791_pp0_iter2_reg),
    .dout(tmp_19_i_fu_623_p4)
);

ViT_act_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U812(
    .din0(p_0_0_6_0_0_0913_i_fu_154),
    .din1(p_0_0_14_0_0_029_i_fu_186),
    .din2(trunc_ln255_reg_791_pp0_iter2_reg),
    .dout(tmp_20_i_fu_632_p4)
);

ViT_act_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U813(
    .din0(p_0_0_7_0_0_01015_i_fu_158),
    .din1(p_0_0_15_0_0_031_i_fu_190),
    .din2(trunc_ln255_reg_791_pp0_iter2_reg),
    .dout(tmp_21_i_fu_641_p4)
);

ViT_act_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter3_stage0)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            block_fu_122 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln231_fu_240_p2 == 1'd0))) begin
            block_fu_122 <= next_block_fu_263_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_126 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln231_fu_240_p2 == 1'd0))) begin
            i_fu_126 <= add_ln231_fu_245_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln231_reg_783 <= icmp_ln231_fu_240_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln231_reg_783_pp0_iter2_reg <= icmp_ln231_reg_783;
        trunc_ln255_reg_791_pp0_iter2_reg <= trunc_ln255_reg_791;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln231_fu_240_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln238_reg_787 <= icmp_ln238_fu_271_p2;
        trunc_ln255_reg_791 <= trunc_ln255_fu_277_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln238_reg_787 == 1'd1) & (icmp_ln231_reg_783 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0_0_0_0_031_i_fu_130 <= trunc_ln243_fu_291_p1;
        p_0_0_10_0_0_021_i_fu_170 <= {{out_stream_dout[351:320]}};
        p_0_0_11_0_0_023_i_fu_174 <= {{out_stream_dout[383:352]}};
        p_0_0_12_0_0_025_i_fu_178 <= {{out_stream_dout[415:384]}};
        p_0_0_13_0_0_027_i_fu_182 <= {{out_stream_dout[447:416]}};
        p_0_0_14_0_0_029_i_fu_186 <= {{out_stream_dout[479:448]}};
        p_0_0_15_0_0_031_i_fu_190 <= {{out_stream_dout[511:480]}};
        p_0_0_1_0_0_043_i_fu_134 <= {{out_stream_dout[63:32]}};
        p_0_0_2_0_0_055_i_fu_138 <= {{out_stream_dout[95:64]}};
        p_0_0_3_0_0_067_i_fu_142 <= {{out_stream_dout[127:96]}};
        p_0_0_4_0_0_079_i_fu_146 <= {{out_stream_dout[159:128]}};
        p_0_0_5_0_0_0811_i_fu_150 <= {{out_stream_dout[191:160]}};
        p_0_0_6_0_0_0913_i_fu_154 <= {{out_stream_dout[223:192]}};
        p_0_0_7_0_0_01015_i_fu_158 <= {{out_stream_dout[255:224]}};
        p_0_0_8_0_0_017_i_fu_162 <= {{out_stream_dout[287:256]}};
        p_0_0_9_0_0_019_i_fu_166 <= {{out_stream_dout[319:288]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln231_reg_783_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_14_i_reg_808 <= tmp_14_i_fu_578_p4;
        tmp_15_i_reg_813 <= tmp_15_i_fu_587_p4;
        tmp_16_i_reg_818 <= tmp_16_i_fu_596_p4;
        tmp_17_i_reg_823 <= tmp_17_i_fu_605_p4;
        tmp_18_i_reg_828 <= tmp_18_i_fu_614_p4;
        tmp_19_i_reg_833 <= tmp_19_i_fu_623_p4;
        tmp_20_i_reg_838 <= tmp_20_i_fu_632_p4;
        tmp_21_i_reg_843 <= tmp_21_i_fu_641_p4;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln231_fu_240_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln231_reg_783_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        inout2_blk_n_W = m_axi_inout2_WREADY;
    end else begin
        inout2_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_inout2_WVALID = 1'b1;
    end else begin
        m_axi_inout2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op49_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        out_stream_blk_n = out_stream_empty_n;
    end else begin
        out_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op49_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_read = 1'b1;
    end else begin
        out_stream_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln231_fu_245_p2 = (i_fu_126 + 16'd1);

assign add_ln236_fu_257_p2 = (block_fu_122 + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_predicate_op49_read_state3 == 1'b1) & (out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op49_read_state3 == 1'b1) & (out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((m_axi_inout2_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op49_read_state3 == 1'b1) & (out_stream_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((m_axi_inout2_WREADY == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op49_read_state3 == 1'b1) & (out_stream_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

always @ (*) begin
    ap_predicate_op49_read_state3 = ((icmp_ln238_reg_787 == 1'd1) & (icmp_ln231_reg_783 == 1'd0));
end

assign icmp_ln231_fu_240_p2 = ((i_fu_126 == iters) ? 1'b1 : 1'b0);

assign icmp_ln236_fu_251_p2 = ((block_fu_122 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln238_fu_271_p2 = ((block_fu_122 == 32'd0) ? 1'b1 : 1'b0);

assign m_axi_inout2_ARADDR = 64'd0;

assign m_axi_inout2_ARBURST = 2'd0;

assign m_axi_inout2_ARCACHE = 4'd0;

assign m_axi_inout2_ARID = 1'd0;

assign m_axi_inout2_ARLEN = 32'd0;

assign m_axi_inout2_ARLOCK = 2'd0;

assign m_axi_inout2_ARPROT = 3'd0;

assign m_axi_inout2_ARQOS = 4'd0;

assign m_axi_inout2_ARREGION = 4'd0;

assign m_axi_inout2_ARSIZE = 3'd0;

assign m_axi_inout2_ARUSER = 1'd0;

assign m_axi_inout2_ARVALID = 1'b0;

assign m_axi_inout2_AWADDR = 64'd0;

assign m_axi_inout2_AWBURST = 2'd0;

assign m_axi_inout2_AWCACHE = 4'd0;

assign m_axi_inout2_AWID = 1'd0;

assign m_axi_inout2_AWLEN = 32'd0;

assign m_axi_inout2_AWLOCK = 2'd0;

assign m_axi_inout2_AWPROT = 3'd0;

assign m_axi_inout2_AWQOS = 4'd0;

assign m_axi_inout2_AWREGION = 4'd0;

assign m_axi_inout2_AWSIZE = 3'd0;

assign m_axi_inout2_AWUSER = 1'd0;

assign m_axi_inout2_AWVALID = 1'b0;

assign m_axi_inout2_BREADY = 1'b0;

assign m_axi_inout2_RREADY = 1'b0;

assign m_axi_inout2_WDATA = {{{{{{{{tmp_21_i_reg_843}, {tmp_20_i_reg_838}}, {tmp_19_i_reg_833}}, {tmp_18_i_reg_828}}, {tmp_17_i_reg_823}}, {tmp_16_i_reg_818}}, {tmp_15_i_reg_813}}, {tmp_14_i_reg_808}};

assign m_axi_inout2_WID = 1'd0;

assign m_axi_inout2_WLAST = 1'b0;

assign m_axi_inout2_WSTRB = 32'd4294967295;

assign m_axi_inout2_WUSER = 1'd0;

assign next_block_fu_263_p3 = ((icmp_ln236_fu_251_p2[0:0] == 1'b1) ? 32'd0 : add_ln236_fu_257_p2);

assign trunc_ln243_fu_291_p1 = out_stream_dout[31:0];

assign trunc_ln255_fu_277_p1 = block_fu_122[0:0];

endmodule //ViT_act_write_out_stream_direct_Pipeline_ln231_for_each_i
