# Verilog PCI Express Components Readme

Modify form  GitHub repository: https://github.com/alexforencich/verilog-pcie

## Introduction

Direct tlp tx 

	4x-in

	1x-out  pcie3x16

## Sim

vcs:

	./sim
  
		make

iverilog:

	./tb

		./test_dma_c2h.py


## FPGA

	VU37P

	./example/VU37P/fpga_axi/fpga/


