xilinx rtfpga
INFO: [Synth 8-4471] merging register 'dw_tlp_0_eidx_reg[3:0]' into 'dw_tlp_0_eidx_reg[3:0]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ipshared/97dd/hdl/xdma_v4_1_vl_rfs.sv:33858]
INFO: [Synth 8-6904] The RAM "xdma_v4_1_4_dma_pcie_rc/tag_rrq_chn_info_mem_odd_reg" of size (depth=32 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_4_dma_pcie_rc/tag_rrq_chn_info_mem_even_reg" of size (depth=32 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_4_dma_pcie_rc/tag_did_conti_val_reg" of size (depth=64 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_valid driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_status[2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_status[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_status[0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[31] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[30] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[29] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[28] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[27] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[26] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[25] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[24] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[23] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[22] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[21] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[20] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[19] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[18] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[17] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[16] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[15] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[14] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[13] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[12] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[11] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[10] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[9] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[8] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[7] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[6] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[5] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[4] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[3] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_4_dma_pcie_rc has port rp_cpl_data[0] driven by constant 0
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][63]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][62]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][61]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][60]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][59]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][58]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][57]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][56]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][55]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][54]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][53]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][52]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][51]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][50]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][49]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][48]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][47]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][46]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][45]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][44]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][43]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][42]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][41]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][40]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][39]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][38]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][37]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][36]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][35]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][34]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][33]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][32]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][31]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][30]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][29]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][28]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][27]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][26]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][25]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][24]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][23]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][22]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][21]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][20]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][19]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][18]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][17]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][16]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][15]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][14]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][13]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][12]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][11]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][10]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][9]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][8]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][7]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][6]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][5]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][4]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][3]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][2]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][1]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_brdg_base_addr][0]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][63]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][62]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][61]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][60]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][59]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][58]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][57]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][56]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][55]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][54]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][53]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][52]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][51]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][50]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][49]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][48]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][47]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][46]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][45]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][44]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][43]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][42]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][41]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][40]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][39]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][38]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][37]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][36]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][35]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][34]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][33]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][32]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][31]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][30]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][29]
WARNING: [Synth 8-3331] design xdma_v4_1_4_dma_pcie_rc has unconnected port attr[axi_slv_multq_base_addr][28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "xdma_v4_1_4_dma_pcie_rc/tag_rrq_chn_info_mem_even_reg" of size (depth=32 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_4_dma_pcie_rc/tag_did_conti_val_reg" of size (depth=64 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dw_tlp_3_sop_ch_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dw_tlp_1_sop_ch_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dw_tlp_2_sop_ch_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dw_tlp_3_sop_ch_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dw_tlp_1_sop_ch_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dw_tlp_2_sop_ch_reg[3] )
INFO: [Synth 8-3886] merging instance 'dw_tlp_1_eidx_reg[1]' (FDR) to 'dw_tlp_1_eidx_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'dw_tlp_1_eidx_reg[0]' (FDR) to 'dw_tlp_1_eidx_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'dw_tlp_1_eidx_reg[2]' (FDR) to 'dw_tlp_1_eidx_reg[2]__0'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tlp_adr_offset_reg[3] )
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[8]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[9]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[10]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[11]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[12]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[13]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[14]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[15]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[32]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[33]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[34]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[35]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[36]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[37]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[38]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[39]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[40]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[41]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[42]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[43]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[44]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[45]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[46]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[47]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[48]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[49]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[50]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[51]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[52]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[53]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[54]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[55]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[56]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[57]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[58]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[59]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[60]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[61]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[62]' (FDRE) to 'pfch_rc_parityerr_reg[63]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[63]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[16]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[17]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[18]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[19]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[20]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[21]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[22]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[23]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[24]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[25]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[26]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[27]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[28]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[29]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[30]' (FDRE) to 'pfch_rc_parityerr_reg[31]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[31]' (FDRE) to 'pfch_rc_parityerr_reg[7]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[0]' (FDRE) to 'pfch_rc_parityerr_reg[7]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[1]' (FDRE) to 'pfch_rc_parityerr_reg[7]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[2]' (FDRE) to 'pfch_rc_parityerr_reg[7]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[3]' (FDRE) to 'pfch_rc_parityerr_reg[7]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[4]' (FDRE) to 'pfch_rc_parityerr_reg[7]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[5]' (FDRE) to 'pfch_rc_parityerr_reg[7]'
INFO: [Synth 8-3886] merging instance 'pfch_rc_parityerr_reg[6]' (FDRE) to 'pfch_rc_parityerr_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pfch_rc_parityerr_reg[7] )
INFO: [Synth 8-3886] merging instance 'mem_chn_info_rdt0__3' (FDRE) to 'tlp_stg2_rc_tag_reg[1]'
INFO: [Synth 8-3886] merging instance 'mem_chn_info_rdt0__2' (FDRE) to 'tlp_stg2_rc_tag_reg[2]'
INFO: [Synth 8-3886] merging instance 'mem_chn_info_rdt0__1' (FDRE) to 'tlp_stg2_rc_tag_reg[3]'
INFO: [Synth 8-3886] merging instance 'mem_chn_info_rdt0__0' (FDRE) to 'tlp_stg2_rc_tag_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_chn_info_rdt0' (FDRE) to 'tlp_stg2_rc_tag_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dw_tlp_3_sop_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rcb64_stg1_bc_mot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rcb64_stg1_bc_mot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rclp_err_unexp_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tlp_stg4_parityerr_reg[0] )
INFO: [Synth 8-3886] merging instance 'dw_tlp_2_sop_ch_reg[1]' (FDR) to 'dw_tlp_2_sop_reg'
