// Seed: 3761854328
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always disable id_4;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input tri id_2,
    input supply0 id_3,
    input supply0 id_4
);
  assign id_0 = id_3;
  id_6 :
  assert property (@(posedge 1) id_4)
  else $clog2(59);
  ;
  assign {-1, id_6, -1'd0, 1} = id_1 * 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  localparam id_7 = 1;
  wire id_8;
endmodule
