[2025-09-15 16:12:47] START suite=spec trace=435.gromacs-226B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/435.gromacs-226B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2039741 heartbeat IPC: 4.903 cumulative IPC: 4.903 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4065618 cumulative IPC: 4.919 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4065618 cumulative IPC: 4.919 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4065619 heartbeat IPC: 4.936 cumulative IPC: 5 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 6255905 heartbeat IPC: 4.566 cumulative IPC: 4.566 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 9500245 heartbeat IPC: 3.082 cumulative IPC: 3.68 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 13822217 heartbeat IPC: 2.314 cumulative IPC: 3.075 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 18577866 heartbeat IPC: 2.103 cumulative IPC: 2.756 (Simulation time: 00 hr 04 min 07 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 28063396 heartbeat IPC: 1.054 cumulative IPC: 2.084 (Simulation time: 00 hr 05 min 20 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 36162610 heartbeat IPC: 1.235 cumulative IPC: 1.869 (Simulation time: 00 hr 06 min 22 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 43284872 heartbeat IPC: 1.404 cumulative IPC: 1.785 (Simulation time: 00 hr 07 min 17 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 50605000 heartbeat IPC: 1.366 cumulative IPC: 1.719 (Simulation time: 00 hr 08 min 16 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 57871120 heartbeat IPC: 1.376 cumulative IPC: 1.673 (Simulation time: 00 hr 09 min 10 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 61946072 cumulative IPC: 1.614 (Simulation time: 00 hr 10 min 07 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 61946072 cumulative IPC: 1.614 (Simulation time: 00 hr 10 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/435.gromacs-226B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.614 instructions: 100000000 cycles: 61946072
CPU 0 Branch Prediction Accuracy: 89.9% MPKI: 9.378 Average ROB Occupancy at Mispredict: 40.54
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00134
BRANCH_INDIRECT: 0.00011
BRANCH_CONDITIONAL: 9.359
BRANCH_DIRECT_CALL: 0.00122
BRANCH_INDIRECT_CALL: 4e-05
BRANCH_RETURN: 0.01702


====Backend Stall Breakdown====
ROB_STALL: 2686262
LQ_STALL: 268496
SQ_STALL: 223591


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 533.7982
REPLAY_LOAD: 99.69264
NON_REPLAY_LOAD: 11.174052

== Total ==
ADDR_TRANS: 121706
REPLAY_LOAD: 23029
NON_REPLAY_LOAD: 2541527

== Counts ==
ADDR_TRANS: 228
REPLAY_LOAD: 231
NON_REPLAY_LOAD: 227449

cpu0->cpu0_STLB TOTAL        ACCESS:     218558 HIT:     216910 MISS:       1648 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     218558 HIT:     216910 MISS:       1648 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 600.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1038523 HIT:     804391 MISS:     234132 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     752371 HIT:     583352 MISS:     169019 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      85983 HIT:      23134 MISS:      62849 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     197756 HIT:     197701 MISS:         55 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2413 HIT:        204 MISS:       2209 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 79.73 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8442006 HIT:    8440759 MISS:       1247 MSHR_MERGE:        251
cpu0->cpu0_L1I LOAD         ACCESS:    8442006 HIT:    8440759 MISS:       1247 MSHR_MERGE:        251
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 144.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27304510 HIT:   25117268 MISS:    2187242 MSHR_MERGE:    1347350
cpu0->cpu0_L1D LOAD         ACCESS:   18955709 HIT:   17383877 MISS:    1571832 MSHR_MERGE:     820341
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8345499 HIT:    7732506 MISS:     612993 MSHR_MERGE:     527005
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3302 HIT:        885 MISS:       2417 MSHR_MERGE:          4
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.35 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6732821 HIT:    6732692 MISS:        129 MSHR_MERGE:         67
cpu0->cpu0_ITLB LOAD         ACCESS:    6732821 HIT:    6732692 MISS:        129 MSHR_MERGE:         67
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 651.8 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25924882 HIT:   25615207 MISS:     309675 MSHR_MERGE:      91179
cpu0->cpu0_DTLB LOAD         ACCESS:   25924882 HIT:   25615207 MISS:     309675 MSHR_MERGE:      91179
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.354 cycles
cpu0->LLC TOTAL        ACCESS:     322848 HIT:     198161 MISS:     124687 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     169019 HIT:      93671 MISS:      75348 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      62849 HIT:      15724 MISS:      47125 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      88771 HIT:      88753 MISS:         18 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2209 HIT:         13 MISS:       2196 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7201
  ROW_BUFFER_MISS:     117464
  AVG DBUS CONGESTED CYCLE: 8.239
Channel 0 WQ ROW_BUFFER_HIT:       7793
  ROW_BUFFER_MISS:      37340
  FULL:          0
Channel 0 REFRESHES ISSUED:       5162
[2025-09-15 16:22:54] END   suite=spec trace=435.gromacs-226B (rc=0)
