###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       307627   # Number of WRITE/WRITEP commands
num_reads_done                 =       737204   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       554135   # Number of read row buffer hits
num_read_cmds                  =       737200   # Number of READ/READP commands
num_writes_done                =       307642   # Number of read requests issued
num_write_row_hits             =       241137   # Number of write row buffer hits
num_act_cmds                   =       250668   # Number of ACT commands
num_pre_cmds                   =       250636   # Number of PRE commands
num_ondemand_pres              =       225431   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9521617   # Cyles of rank active rank.0
rank_active_cycles.1           =      9302436   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       478383   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       697564   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       986036   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11252   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4500   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2642   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3888   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3751   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2701   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4252   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3148   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          837   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21853   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           42   # Write cmd latency (cycles)
write_latency[20-39]           =          661   # Write cmd latency (cycles)
write_latency[40-59]           =         1291   # Write cmd latency (cycles)
write_latency[60-79]           =         2500   # Write cmd latency (cycles)
write_latency[80-99]           =         4957   # Write cmd latency (cycles)
write_latency[100-119]         =         7190   # Write cmd latency (cycles)
write_latency[120-139]         =        10209   # Write cmd latency (cycles)
write_latency[140-159]         =        13029   # Write cmd latency (cycles)
write_latency[160-179]         =        15516   # Write cmd latency (cycles)
write_latency[180-199]         =        17359   # Write cmd latency (cycles)
write_latency[200-]            =       234873   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       267285   # Read request latency (cycles)
read_latency[40-59]            =        89707   # Read request latency (cycles)
read_latency[60-79]            =       113768   # Read request latency (cycles)
read_latency[80-99]            =        44440   # Read request latency (cycles)
read_latency[100-119]          =        32485   # Read request latency (cycles)
read_latency[120-139]          =        28191   # Read request latency (cycles)
read_latency[140-159]          =        17263   # Read request latency (cycles)
read_latency[160-179]          =        13556   # Read request latency (cycles)
read_latency[180-199]          =        11049   # Read request latency (cycles)
read_latency[200-]             =       119457   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.53567e+09   # Write energy
read_energy                    =  2.97239e+09   # Read energy
act_energy                     =  6.85828e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.29624e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.34831e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94149e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80472e+09   # Active standby energy rank.1
average_read_latency           =      129.391   # Average read request latency (cycles)
average_interarrival           =      9.57065   # Average request interarrival latency (cycles)
total_energy                   =  1.82092e+10   # Total energy (pJ)
average_power                  =      1820.92   # Average power (mW)
average_bandwidth              =      8.91602   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       297026   # Number of WRITE/WRITEP commands
num_reads_done                 =       717449   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       535354   # Number of read row buffer hits
num_read_cmds                  =       717446   # Number of READ/READP commands
num_writes_done                =       297033   # Number of read requests issued
num_write_row_hits             =       231955   # Number of write row buffer hits
num_act_cmds                   =       248177   # Number of ACT commands
num_pre_cmds                   =       248148   # Number of PRE commands
num_ondemand_pres              =       224087   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9399406   # Cyles of rank active rank.0
rank_active_cycles.1           =      9394507   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       600594   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       605493   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       954259   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12716   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4507   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2603   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3844   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3867   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2634   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4250   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3112   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          889   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21805   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           55   # Write cmd latency (cycles)
write_latency[20-39]           =          709   # Write cmd latency (cycles)
write_latency[40-59]           =         1205   # Write cmd latency (cycles)
write_latency[60-79]           =         2424   # Write cmd latency (cycles)
write_latency[80-99]           =         4723   # Write cmd latency (cycles)
write_latency[100-119]         =         6744   # Write cmd latency (cycles)
write_latency[120-139]         =         9758   # Write cmd latency (cycles)
write_latency[140-159]         =        12607   # Write cmd latency (cycles)
write_latency[160-179]         =        15100   # Write cmd latency (cycles)
write_latency[180-199]         =        16775   # Write cmd latency (cycles)
write_latency[200-]            =       226926   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       266885   # Read request latency (cycles)
read_latency[40-59]            =        86055   # Read request latency (cycles)
read_latency[60-79]            =       115437   # Read request latency (cycles)
read_latency[80-99]            =        42450   # Read request latency (cycles)
read_latency[100-119]          =        32147   # Read request latency (cycles)
read_latency[120-139]          =        27482   # Read request latency (cycles)
read_latency[140-159]          =        16534   # Read request latency (cycles)
read_latency[160-179]          =        13028   # Read request latency (cycles)
read_latency[180-199]          =        10549   # Read request latency (cycles)
read_latency[200-]             =       106879   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.48275e+09   # Write energy
read_energy                    =  2.89274e+09   # Read energy
act_energy                     =  6.79012e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.88285e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.90637e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86523e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86217e+09   # Active standby energy rank.1
average_read_latency           =      120.705   # Average read request latency (cycles)
average_interarrival           =      9.85719   # Average request interarrival latency (cycles)
total_energy                   =  1.80655e+10   # Total energy (pJ)
average_power                  =      1806.55   # Average power (mW)
average_bandwidth              =      8.65691   # Average bandwidth
