`timescale 1ns/1ps

module tb_full_adder;

reg a, b, cin;
wire sum, carry;

full_adder uut (
    .a(a),
    .b(b),
    .cin(cin),
    .sum(sum),
    .carry(carry)
);

initial begin
    $display("Time\tA\tB\tCin\tSum\tCarry");
    $monitor("%0t\t%b\t%b\t%b\t%b\t%b",
             $time, a, b, cin, sum, carry);

    a = 0; b = 0; cin = 0; #10;
    a = 0; b = 0; cin = 1; #10;
    a = 0; b = 1; cin = 0; #10;
    a = 0; b = 1; cin = 1; #10;
    a = 1; b = 0; cin = 0; #10;
    a = 1; b = 0; cin = 1; #10;
    a = 1; b = 1; cin = 0; #10;
    a = 1; b = 1; cin = 1; #10;

    $finish;
end

endmodule
