static unsigned long F_1 ( struct V_1 * V_2 ,\r\nunsigned int V_3 , int V_4 )\r\n{\r\nunsigned int V_5 , V_6 , V_7 ;\r\nV_7 = V_2 -> V_8 ;\r\nif ( V_4 > 255 )\r\nF_2 () ;\r\nif ( V_7 > 255 )\r\nF_2 () ;\r\nif ( V_3 > 255 )\r\nF_2 () ;\r\nif ( V_7 == 0 ) {\r\nint V_9 = F_3 ( V_3 ) ;\r\nV_5 = F_4 ( V_3 ) << 8 ;\r\nV_6 = V_10 ;\r\nif ( V_9 > 12 )\r\nV_6 |= 1 << ( V_9 - 5 ) ;\r\nelse\r\nV_5 |= 1 << ( V_9 + 11 ) ;\r\n} else {\r\nV_6 = V_10 | V_11 ;\r\nV_5 = ( V_7 << 16 ) | ( V_3 << 8 ) ;\r\n}\r\nF_5 ( V_12 , F_6 ( V_13 ) |\r\nV_14 | V_15 ) ;\r\nF_5 ( V_16 , F_6 ( V_17 ) |\r\nV_18 | V_15 ) ;\r\nF_7 ( V_19 , V_6 ) ;\r\nreturn V_20 + V_5 + V_4 ;\r\n}\r\nstatic void F_8 ( void )\r\n{\r\nF_5 ( V_16 , F_6 ( V_13 + V_21 ) |\r\nV_22 | V_23 |\r\nV_15 ) ;\r\nF_7 ( V_19 , F_9 ( V_24 ) |\r\nV_25 ) ;\r\nF_5 ( V_12 , F_6 ( V_13 ) |\r\nV_22 | V_15 ) ;\r\n}\r\nstatic int F_10 ( struct V_1 * V_2 , unsigned int V_3 , int V_26 ,\r\nint V_27 , T_1 * V_28 )\r\n{\r\nunsigned long V_29 ;\r\nunsigned long V_30 ;\r\nT_1 V_31 ;\r\nF_11 ( & V_32 , V_30 ) ;\r\nV_29 = F_1 ( V_2 , V_3 , V_26 ) ;\r\nswitch ( V_27 ) {\r\ncase 1 :\r\nV_31 = F_12 ( V_29 ) ;\r\nbreak;\r\ncase 2 :\r\nV_31 = F_13 ( V_29 ) ;\r\nbreak;\r\ndefault:\r\nV_31 = F_14 ( V_29 ) ;\r\nbreak;\r\n}\r\nF_8 () ;\r\nF_15 ( & V_32 , V_30 ) ;\r\n* V_28 = V_31 ;\r\nreturn V_33 ;\r\n}\r\nstatic int F_16 ( struct V_1 * V_2 , unsigned int V_3 , int V_26 ,\r\nint V_27 , T_1 V_28 )\r\n{\r\nunsigned long V_29 ;\r\nunsigned long V_30 ;\r\nF_11 ( & V_32 , V_30 ) ;\r\nV_29 = F_1 ( V_2 , V_3 , V_26 ) ;\r\nswitch ( V_27 ) {\r\ncase 1 :\r\nF_17 ( ( V_34 ) V_28 , V_29 ) ;\r\nF_12 ( V_29 ) ;\r\nbreak;\r\ncase 2 :\r\nF_18 ( ( V_35 ) V_28 , V_29 ) ;\r\nF_13 ( V_29 ) ;\r\nbreak;\r\ncase 4 :\r\nF_19 ( V_28 , V_29 ) ;\r\nF_14 ( V_29 ) ;\r\nbreak;\r\n}\r\nF_8 () ;\r\nF_15 ( & V_32 , V_30 ) ;\r\nreturn V_33 ;\r\n}\r\nstatic int T_2 F_20 ( struct V_36 * V_37 )\r\n{\r\nif ( F_21 ( & V_38 , & V_39 ) ) {\r\nF_22 ( V_40 L_1\r\nL_2 ) ;\r\nreturn - V_41 ;\r\n}\r\nif ( F_21 ( & V_38 , & V_42 ) ) {\r\nF_23 ( & V_39 ) ;\r\nF_22 ( V_40 L_3\r\nL_2 ) ;\r\nreturn - V_41 ;\r\n}\r\nF_24 ( & V_37 -> V_43 ,\r\n& V_44 , V_37 -> V_45 ) ;\r\nF_24 ( & V_37 -> V_43 , & V_39 , V_37 -> V_46 ) ;\r\nF_24 ( & V_37 -> V_43 , & V_42 , V_37 -> V_46 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int\r\nF_25 ( unsigned long V_29 , unsigned int V_47 , struct V_48 * V_49 )\r\n{\r\nunsigned long V_50 = F_26 ( V_49 ) ;\r\nunsigned long V_51 = * ( unsigned long * ) V_50 ;\r\n#if 0\r\nchar buf[128];\r\nsprintf(buf, "V3 fault: addr 0x%08lx, FSR 0x%03x, PC 0x%08lx [%08lx] LBFADDR=%08x LBFCODE=%02x ISTAT=%02x\n",\r\naddr, fsr, pc, instr, __raw_readl(SC_LBFADDR), __raw_readl(SC_LBFCODE) & 255,\r\nv3_readb(V3_LB_ISTAT));\r\nprintk(KERN_DEBUG "%s", buf);\r\n#endif\r\nF_27 ( V_52 , 0 ) ;\r\nF_19 ( 3 , V_53 ) ;\r\nif ( ( V_51 & 0x0c100000 ) == 0x04100000 ) {\r\nint V_54 = ( V_51 >> 12 ) & 15 ;\r\nunsigned long V_28 ;\r\nif ( V_51 & 0x00400000 )\r\nV_28 = 255 ;\r\nelse\r\nV_28 = - 1 ;\r\nV_49 -> V_55 [ V_54 ] = V_28 ;\r\nV_49 -> V_56 += 4 ;\r\nreturn 0 ;\r\n}\r\nif ( ( V_51 & 0x0e100090 ) == 0x00100090 ) {\r\nint V_54 = ( V_51 >> 12 ) & 15 ;\r\nV_49 -> V_55 [ V_54 ] = - 1 ;\r\nV_49 -> V_56 += 4 ;\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic T_3 F_28 ( int V_57 , void * V_58 )\r\n{\r\n#ifdef F_29\r\nstruct V_48 * V_49 = F_30 () ;\r\nunsigned long V_50 = F_26 ( V_49 ) ;\r\nunsigned long V_51 = * ( unsigned long * ) V_50 ;\r\nchar V_59 [ 128 ] ;\r\nextern void V_60 ( const char * ) ;\r\nsprintf ( V_59 , L_4\r\nL_5 , V_61 , V_50 , V_51 ,\r\nF_14 ( V_62 ) ,\r\nF_14 ( V_63 ) & 255 ,\r\nF_31 ( V_52 ) ) ;\r\nV_60 ( V_59 ) ;\r\n#endif\r\nF_7 ( V_64 , 0xf000 ) ;\r\nF_27 ( V_52 , 0 ) ;\r\nF_19 ( 3 , V_53 ) ;\r\n#ifdef F_29\r\nif ( ( V_51 & 0x0c100000 ) == 0x04100000 ) {\r\nint V_54 = ( V_51 >> 16 ) & 15 ;\r\nsprintf ( V_59 , L_6 , V_54 , V_49 -> V_55 [ V_54 ] ) ;\r\nV_60 ( V_59 ) ;\r\n}\r\n#endif\r\nreturn V_65 ;\r\n}\r\nint T_2 F_32 ( int V_66 , struct V_36 * V_37 )\r\n{\r\nint V_67 = 0 ;\r\nif ( V_66 == 0 ) {\r\nV_37 -> V_46 = V_13 ;\r\nV_67 = F_20 ( V_37 ) ;\r\n}\r\nreturn V_67 ;\r\n}\r\nvoid T_2 F_33 ( void )\r\n{\r\nunsigned long V_30 ;\r\nunsigned int V_68 ;\r\nint V_67 ;\r\nV_69 = 0x6000 ;\r\nV_70 = 0x00100000 ;\r\nF_34 ( 4 , F_25 , V_71 , 0 , L_7 ) ;\r\nF_34 ( 6 , F_25 , V_71 , 0 , L_7 ) ;\r\nF_34 ( 8 , F_25 , V_71 , 0 , L_8 ) ;\r\nF_34 ( 10 , F_25 , V_71 , 0 , L_8 ) ;\r\nF_11 ( & V_32 , V_30 ) ;\r\nif ( F_35 ( V_72 ) & V_73 )\r\nF_7 ( V_72 , 0xa05f ) ;\r\nF_5 ( V_12 , F_6 ( V_13 ) |\r\nV_22 | V_15 ) ;\r\nF_7 ( V_74 , F_9 ( V_75 ) |\r\nV_76 ) ;\r\nF_5 ( V_16 , F_6 ( V_13 + V_21 ) |\r\nV_22 | V_23 |\r\nV_15 ) ;\r\nF_7 ( V_19 , F_9 ( V_24 ) |\r\nV_25 ) ;\r\nF_5 ( V_77 , F_36 ( V_78 ) |\r\nV_15 ) ;\r\nF_7 ( V_79 , F_37 ( 0 ) ) ;\r\nV_68 = F_35 ( V_80 ) & ~ V_81 ;\r\nV_68 |= V_82 | V_83 ;\r\nF_7 ( V_80 , V_68 ) ;\r\nF_22 ( V_84 L_9 ,\r\nF_35 ( V_85 ) , F_35 ( V_86 ) ) ;\r\nF_7 ( V_86 , 0x0a0a ) ;\r\nV_68 = F_35 ( V_72 ) | V_73 ;\r\nF_7 ( V_72 , V_68 ) ;\r\nF_27 ( V_52 , 0 ) ;\r\nF_7 ( V_87 , F_35 ( V_87 ) | ( 1 << 10 ) ) ;\r\nF_27 ( V_88 , 0x28 ) ;\r\nF_19 ( 3 , V_53 ) ;\r\nV_67 = F_38 ( V_61 , F_28 , 0 , L_10 , NULL ) ;\r\nif ( V_67 )\r\nF_22 ( V_40 L_11\r\nL_12 , V_67 ) ;\r\nF_15 ( & V_32 , V_30 ) ;\r\n}\r\nvoid T_2 F_39 ( void )\r\n{\r\nunsigned int V_89 ;\r\nV_89 = V_90 |\r\nV_91 | V_92 ;\r\nF_7 ( V_93 , V_89 ) ;\r\nF_27 ( V_52 , ~ 0x40 ) ;\r\nF_27 ( V_88 , 0x68 ) ;\r\n#if 0\r\nret = request_irq(IRQ_AP_LBUSTIMEOUT, lb_timeout, 0, "bus timeout", NULL);\r\nif (ret)\r\nprintk(KERN_ERR "PCI: unable to grab local bus timeout "\r\n"interrupt: %d\n", ret);\r\n#endif\r\nF_40 ( V_13 , V_78 , 0 ) ;\r\n}
