/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [3:0] _02_;
  reg [14:0] _03_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [2:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [16:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [11:0] celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  reg [6:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [41:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [21:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = celloutsig_0_31z[0] ? celloutsig_0_10z : celloutsig_0_7z[2];
  assign celloutsig_0_8z = ~(celloutsig_0_0z[1] & celloutsig_0_5z[7]);
  assign celloutsig_0_17z = ~(celloutsig_0_14z[0] & celloutsig_0_10z);
  assign celloutsig_0_46z = ~(celloutsig_0_16z[8] | celloutsig_0_39z);
  assign celloutsig_1_7z = ~(_00_ | celloutsig_1_1z);
  assign celloutsig_0_13z = ~((celloutsig_0_9z | celloutsig_0_0z[3]) & celloutsig_0_5z[4]);
  assign celloutsig_0_25z = celloutsig_0_22z | celloutsig_0_21z[0];
  assign celloutsig_0_32z = ~(celloutsig_0_17z ^ celloutsig_0_0z[4]);
  assign celloutsig_1_17z = ~(celloutsig_1_6z[12] ^ celloutsig_1_13z[1]);
  assign celloutsig_1_19z = ~(celloutsig_1_1z ^ celloutsig_1_13z[2]);
  assign celloutsig_0_18z = ~(celloutsig_0_13z ^ celloutsig_0_16z[2]);
  assign celloutsig_0_23z = ~(celloutsig_0_9z ^ celloutsig_0_16z[7]);
  reg [6:0] _16_;
  always_ff @(posedge clkin_data[160], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 7'h00;
    else _16_ <= in_data[162:156];
  assign { _01_[6:4], _00_, _01_[2:0] } = _16_;
  always_ff @(posedge clkin_data[128], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_1z[9:7], celloutsig_0_3z };
  always_ff @(posedge clkin_data[96], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 15'h0000;
    else _03_ <= { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[54:50] & in_data[70:66];
  assign celloutsig_0_31z = celloutsig_0_30z[12:9] & { celloutsig_0_27z[1], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[69:63] & in_data[18:12];
  assign celloutsig_0_21z = _03_[13:10] & celloutsig_0_7z[24:21];
  assign celloutsig_0_30z = _03_[12:0] / { 1'h1, celloutsig_0_5z[5:3], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_5z = { celloutsig_0_2z[2:1], celloutsig_0_2z } / { 1'h1, in_data[23:16] };
  assign celloutsig_1_2z = in_data[174:138] >= { in_data[155:130], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_24z = celloutsig_0_2z[4:0] >= celloutsig_0_4z[5:1];
  assign celloutsig_1_4z = { celloutsig_1_3z[5:2], celloutsig_1_0z } <= { celloutsig_1_0z[3:0], celloutsig_1_0z };
  assign celloutsig_0_47z = celloutsig_0_16z[8:1] || celloutsig_0_41z[7:0];
  assign celloutsig_1_12z = celloutsig_1_9z[15:11] || celloutsig_1_6z[5:1];
  assign celloutsig_0_10z = celloutsig_0_7z[39:31] < { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_16z[4], celloutsig_0_10z, celloutsig_0_17z } < { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_23z };
  assign celloutsig_1_1z = in_data[182] & ~(celloutsig_1_0z[4]);
  assign celloutsig_0_6z = celloutsig_0_3z & ~(celloutsig_0_5z[7]);
  assign celloutsig_0_9z = celloutsig_0_0z[3] & ~(celloutsig_0_4z[4]);
  assign celloutsig_1_3z = { celloutsig_1_0z[5:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[119:113] };
  assign celloutsig_0_33z = celloutsig_0_30z[10] ? { celloutsig_0_14z[1:0], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_21z } : { celloutsig_0_5z[8:3], celloutsig_0_32z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_25z };
  assign celloutsig_0_41z = celloutsig_0_26z ? { celloutsig_0_30z[8:0], celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_12z } : { celloutsig_0_33z[16:6], celloutsig_0_40z };
  assign celloutsig_1_6z = { in_data[164:158], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } | { in_data[167:157], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_0z[5:2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } | { celloutsig_1_6z[21:12], _01_[6:4], _00_, _01_[2:0] };
  assign celloutsig_1_13z = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_12z } | celloutsig_1_9z[9:6];
  assign celloutsig_1_18z = celloutsig_1_17z & celloutsig_1_2z;
  assign celloutsig_0_39z = | { celloutsig_0_36z, in_data[67:57] };
  assign celloutsig_1_8z = | in_data[180:178];
  assign celloutsig_0_12z = | celloutsig_0_1z[9:5];
  assign celloutsig_0_19z = | { celloutsig_0_17z, celloutsig_0_5z[4:0] };
  assign celloutsig_0_7z = { in_data[23:13], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z } >> { in_data[26:2], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_36z = { in_data[21:20], celloutsig_0_25z } - { celloutsig_0_27z[0], celloutsig_0_24z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[102:97] - in_data[170:165];
  assign celloutsig_0_1z = in_data[78:69] - in_data[58:49];
  assign celloutsig_0_14z = { celloutsig_0_0z[4:3], celloutsig_0_13z } - { celloutsig_0_4z[4:3], celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_5z[8:2], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z } ~^ { celloutsig_0_1z[9:1], celloutsig_0_13z };
  assign celloutsig_0_3z = ~((celloutsig_0_1z[4] & celloutsig_0_0z[2]) | in_data[88]);
  assign celloutsig_0_35z = ~((celloutsig_0_5z[1] & _03_[6]) | celloutsig_0_0z[3]);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_4z = celloutsig_0_2z;
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_27z = 3'h0;
    else if (!clkin_data[32]) celloutsig_0_27z = { celloutsig_0_0z[2:1], celloutsig_0_23z };
  assign celloutsig_0_15z = ~((celloutsig_0_5z[7] & _02_[1]) | (celloutsig_0_6z & celloutsig_0_0z[0]));
  assign celloutsig_0_22z = ~((celloutsig_0_1z[5] & celloutsig_0_16z[9]) | (celloutsig_0_4z[0] & celloutsig_0_6z));
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
