set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
	{{"Slow Model"} {Single_Cycle.svo Single_Cycle_v.sdo}}
	{{"Fast Model"} {Single_Cycle_fast.svo Single_Cycle_v_fast.sdo}}
}
