// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="accelerator_accelerator,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sfvc784-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.187688,HLS_SYN_LAT=13515,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3753,HLS_SYN_LUT=4453,HLS_VERSION=2024_1}" *)

module accelerator (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        w1_address0,
        w1_ce0,
        w1_q0,
        w1_address1,
        w1_ce1,
        w1_q1,
        w2_address0,
        w2_ce0,
        w2_q0,
        w2_address1,
        w2_ce1,
        w2_q1,
        bias_1_address0,
        bias_1_ce0,
        bias_1_q0,
        bias_2_address0,
        bias_2_ce0,
        bias_2_q0,
        training,
        ap_return
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [1:0] w1_address0;
output   w1_ce0;
input  [15:0] w1_q0;
output  [1:0] w1_address1;
output   w1_ce1;
input  [15:0] w1_q1;
output  [1:0] w2_address0;
output   w2_ce0;
input  [15:0] w2_q0;
output  [1:0] w2_address1;
output   w2_ce1;
input  [15:0] w2_q1;
output  [0:0] bias_1_address0;
output   bias_1_ce0;
input  [15:0] bias_1_q0;
output  [0:0] bias_2_address0;
output   bias_2_ce0;
input  [15:0] bias_2_q0;
input  [15:0] training;
output  [255:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [0:0] cmp_i_i113_fu_733_p2;
reg   [0:0] cmp_i_i113_reg_1962;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln65_fu_886_p2;
reg   [0:0] icmp_ln65_reg_2023;
wire   [8:0] i_2_fu_892_p2;
reg   [8:0] i_2_reg_2027;
wire   [0:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_return;
reg   [0:0] targetBlock_reg_2056;
wire    ap_CS_fsm_state5;
wire   [15:0] select_ln69_20_fu_1202_p3;
wire    ap_CS_fsm_state6;
wire   [15:0] select_ln69_21_fu_1209_p3;
wire   [15:0] select_ln69_22_fu_1216_p3;
wire   [15:0] select_ln69_23_fu_1223_p3;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_done;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_idle;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_ready;
wire   [1:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_address0;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_ce0;
wire   [1:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_address1;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_ce1;
wire   [1:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_address0;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_ce0;
wire   [1:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_address1;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_ce1;
wire   [0:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_address0;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_ce0;
wire   [0:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_address0;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_ce0;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_2_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_2_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_2_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_2_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx4_promoted3086_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx4_promoted3086_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx_promoted2884_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx_promoted2884_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx1_promoted2682_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx1_promoted2682_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx_promoted2480_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx_promoted2480_out_o_ap_vld;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_done;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_idle;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_ready;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_3_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_3_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_2_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_2_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_1_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_1_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_165_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_165_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_3_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_3_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_2_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_2_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_1_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_1_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_163_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_163_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17943_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17943_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07839_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07839_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17735_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17735_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07631_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07631_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17527_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17527_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07423_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07423_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17319_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17319_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07215_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07215_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load108_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load108_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load102_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load102_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load96_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load96_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load90_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load90_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx4_val23_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx4_val23_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx_val22_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx_val22_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx1_val21_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx1_val21_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx_val20_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx_val20_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_4_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_4_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_5_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_5_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_6_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_6_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_2_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_2_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_4_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_4_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_5_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_5_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_6_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_6_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_2_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_2_out_ap_vld;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_done;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_idle;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_ready;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_1_0_0_0_load134_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_1_0_0_0_load134_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_0_0_0_0_load132_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_0_0_0_0_load132_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_1_0_0_0_load130_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_1_0_0_0_load130_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_0_0_0_0_load128_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_0_0_0_0_load128_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_1_0_0_0_load126_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_1_0_0_0_load126_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_0_0_0_0_load124_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_0_0_0_0_load124_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_1_0_0_0_load122_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_1_0_0_0_load122_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_0_0_0_0_load120_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_0_0_0_0_load120_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_1_0_0_0_load118_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_1_0_0_0_load118_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_0_0_0_0_load116_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_0_0_0_0_load116_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_1_0_0_0_load114_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_1_0_0_0_load114_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_0_0_0_0_load112_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_0_0_0_0_load112_out_ap_vld;
reg   [15:0] mux_case_179_reg_410;
wire   [15:0] select_ln69_8_fu_1106_p3;
reg   [15:0] mux_case_078_reg_420;
wire   [15:0] select_ln69_9_fu_1114_p3;
reg   [15:0] mux_case_177_reg_430;
wire   [15:0] select_ln69_10_fu_1122_p3;
reg   [15:0] mux_case_076_reg_440;
wire   [15:0] select_ln69_11_fu_1130_p3;
reg   [15:0] mux_case_175_reg_450;
wire   [15:0] select_ln69_12_fu_1138_p3;
reg   [15:0] mux_case_074_reg_460;
wire   [15:0] select_ln69_13_fu_1146_p3;
reg   [15:0] mux_case_173_reg_470;
wire   [15:0] select_ln69_14_fu_1154_p3;
reg   [15:0] mux_case_072_reg_480;
wire   [15:0] select_ln69_15_fu_1162_p3;
reg   [15:0] p_0_0_01385_lcssa_lcssa_reg_490;
wire   [15:0] select_ln69_16_fu_1170_p3;
reg   [15:0] p_0_0_01385_1_lcssa_lcssa_reg_500;
wire   [15:0] select_ln69_17_fu_1178_p3;
reg   [15:0] p_0_0_01382_lcssa_lcssa_reg_510;
wire   [15:0] select_ln69_18_fu_1186_p3;
reg   [15:0] p_0_0_01382_1_lcssa_lcssa_reg_520;
wire   [15:0] select_ln69_19_fu_1194_p3;
reg   [15:0] retval_0_3_0_0_0_load_lcssa_lcssa_reg_530;
reg   [15:0] retval_0_2_0_0_0_load_lcssa_lcssa_reg_540;
reg   [15:0] retval_0_1_0_0_0_load_lcssa_lcssa_reg_550;
reg   [15:0] retval_0_0_0_0_0_load_lcssa_lcssa_reg_560;
reg    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start_reg;
wire    ap_CS_fsm_state2;
reg   [15:0] p_0_0_01385_1_lcssa31_fu_112;
reg   [15:0] p_0_0_01385_lcssa29_fu_108;
reg   [15:0] p_0_0_01382_1_lcssa27_fu_104;
reg   [15:0] p_0_0_01382_lcssa25_fu_100;
reg    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start_reg;
reg   [15:0] w2_local_3_1_loc_fu_368;
reg   [15:0] w2_local_2_1_loc_fu_364;
reg   [15:0] w2_local_1_1_loc_fu_360;
reg   [15:0] w2_local_165_loc_fu_356;
reg   [15:0] w1_local_3_1_loc_fu_352;
reg   [15:0] w1_local_2_1_loc_fu_348;
reg   [15:0] w1_local_1_1_loc_fu_344;
reg   [15:0] w1_local_163_loc_fu_340;
reg   [15:0] mux_case_17943_loc_fu_336;
reg   [15:0] mux_case_07839_loc_fu_332;
reg   [15:0] mux_case_17735_loc_fu_328;
reg   [15:0] mux_case_07631_loc_fu_324;
reg   [15:0] mux_case_17527_loc_fu_320;
reg   [15:0] mux_case_07423_loc_fu_316;
reg   [15:0] mux_case_17319_loc_fu_312;
reg   [15:0] mux_case_07215_loc_fu_308;
reg   [15:0] retval_0_3_0_0_0_load108_loc_fu_304;
reg   [15:0] retval_0_2_0_0_0_load102_loc_fu_300;
reg   [15:0] retval_0_1_0_0_0_load96_loc_fu_296;
reg   [15:0] retval_0_0_0_0_0_load90_loc_fu_292;
reg   [15:0] bias_2_local_idx4_val23_loc_fu_288;
reg   [15:0] bias_2_local_idx_val22_loc_fu_284;
reg   [15:0] bias_1_local_idx1_val21_loc_fu_280;
reg   [15:0] bias_1_local_idx_val20_loc_fu_276;
reg   [15:0] retval_0_3_0_0_0_load_loc_fu_272;
reg   [15:0] retval_0_2_0_0_0_load_loc_fu_268;
reg   [15:0] retval_0_1_0_0_0_load_loc_fu_264;
reg   [15:0] retval_0_0_0_0_0_load_loc_fu_260;
reg   [15:0] array_back2_weight_changes_loc_fu_256;
reg   [15:0] array_back2_weight_changes_4_loc_fu_252;
reg   [15:0] array_back2_weight_changes_5_loc_fu_248;
reg   [15:0] array_back2_weight_changes_6_loc_fu_244;
reg   [15:0] array_back2_bias_change_loc_fu_240;
reg   [15:0] array_back2_bias_change_2_loc_fu_236;
reg   [15:0] array_back1_weight_changes_loc_fu_232;
reg   [15:0] array_back1_weight_changes_4_loc_fu_228;
reg   [15:0] array_back1_weight_changes_5_loc_fu_224;
reg   [15:0] array_back1_weight_changes_6_loc_fu_220;
reg   [15:0] array_back1_bias_change_loc_fu_216;
reg   [15:0] array_back1_bias_change_2_loc_fu_212;
reg    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [8:0] i_fu_64;
reg   [15:0] w1_local_0_fu_68;
wire   [15:0] select_ln69_7_fu_1099_p3;
reg   [15:0] w1_local_1_0_fu_72;
wire   [15:0] select_ln69_6_fu_1092_p3;
reg   [15:0] w1_local_2_0_fu_76;
wire   [15:0] select_ln69_5_fu_1085_p3;
reg   [15:0] w1_local_3_0_fu_80;
wire   [15:0] select_ln69_4_fu_1078_p3;
reg   [15:0] w2_local_0_fu_84;
wire   [15:0] select_ln69_3_fu_1071_p3;
reg   [15:0] w2_local_1_0_fu_88;
wire   [15:0] select_ln69_2_fu_1064_p3;
reg   [15:0] w2_local_2_0_fu_92;
wire   [15:0] select_ln69_1_fu_1057_p3;
reg   [15:0] w2_local_3_0_fu_96;
wire   [15:0] select_ln69_fu_1050_p3;
reg   [15:0] retval_0_0_0_0_0_load91_fu_116;
reg   [15:0] retval_0_1_0_0_0_load97_fu_120;
reg   [15:0] retval_0_2_0_0_0_load103_fu_124;
reg   [15:0] retval_0_3_0_0_0_load109_fu_128;
reg   [15:0] mux_case_07216_fu_132;
reg   [15:0] mux_case_17320_fu_136;
reg   [15:0] mux_case_07424_fu_140;
reg   [15:0] mux_case_17528_fu_144;
reg   [15:0] mux_case_07632_fu_148;
reg   [15:0] mux_case_17736_fu_152;
reg   [15:0] mux_case_07840_fu_156;
reg   [15:0] mux_case_17944_fu_160;
wire    ap_CS_fsm_state8;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start_reg = 1'b0;
#0 p_0_0_01385_1_lcssa31_fu_112 = 16'd0;
#0 p_0_0_01385_lcssa29_fu_108 = 16'd0;
#0 p_0_0_01382_1_lcssa27_fu_104 = 16'd0;
#0 p_0_0_01382_lcssa25_fu_100 = 16'd0;
#0 grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start_reg = 1'b0;
#0 grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start_reg = 1'b0;
#0 i_fu_64 = 9'd0;
#0 w1_local_0_fu_68 = 16'd0;
#0 w1_local_1_0_fu_72 = 16'd0;
#0 w1_local_2_0_fu_76 = 16'd0;
#0 w1_local_3_0_fu_80 = 16'd0;
#0 w2_local_0_fu_84 = 16'd0;
#0 w2_local_1_0_fu_88 = 16'd0;
#0 w2_local_2_0_fu_92 = 16'd0;
#0 w2_local_3_0_fu_96 = 16'd0;
#0 retval_0_0_0_0_0_load91_fu_116 = 16'd0;
#0 retval_0_1_0_0_0_load97_fu_120 = 16'd0;
#0 retval_0_2_0_0_0_load103_fu_124 = 16'd0;
#0 retval_0_3_0_0_0_load109_fu_128 = 16'd0;
#0 mux_case_07216_fu_132 = 16'd0;
#0 mux_case_17320_fu_136 = 16'd0;
#0 mux_case_07424_fu_140 = 16'd0;
#0 mux_case_17528_fu_144 = 16'd0;
#0 mux_case_07632_fu_148 = 16'd0;
#0 mux_case_17736_fu_152 = 16'd0;
#0 mux_case_07840_fu_156 = 16'd0;
#0 mux_case_17944_fu_160 = 16'd0;
end

accelerator_accelerator_Pipeline_VITIS_LOOP_47_1 grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start),
    .ap_done(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_done),
    .ap_idle(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_idle),
    .ap_ready(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_ready),
    .w1_address0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_address0),
    .w1_ce0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_ce0),
    .w1_q0(w1_q0),
    .w1_address1(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_address1),
    .w1_ce1(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_ce1),
    .w1_q1(w1_q1),
    .w2_address0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_address0),
    .w2_ce0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_ce0),
    .w2_q0(w2_q0),
    .w2_address1(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_address1),
    .w2_ce1(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_ce1),
    .w2_q1(w2_q1),
    .bias_1_address0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_address0),
    .bias_1_ce0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_ce0),
    .bias_1_q0(bias_1_q0),
    .bias_2_address0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_address0),
    .bias_2_ce0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_ce0),
    .bias_2_q0(bias_2_q0),
    .w2_local_3_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_3_out),
    .w2_local_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_3_out_ap_vld),
    .w2_local_2_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_2_out),
    .w2_local_2_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_2_out_ap_vld),
    .w1_local_3_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_3_out),
    .w1_local_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_3_out_ap_vld),
    .w1_local_2_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_2_out),
    .w1_local_2_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_2_out_ap_vld),
    .w2_local_1_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_1_out),
    .w2_local_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_1_out_ap_vld),
    .w2_local_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_out),
    .w2_local_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_out_ap_vld),
    .w1_local_1_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_1_out),
    .w1_local_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_1_out_ap_vld),
    .w1_local_out(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_out),
    .w1_local_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_out_ap_vld),
    .bias_2_local_idx4_promoted3086_out_i(p_0_0_01385_1_lcssa31_fu_112),
    .bias_2_local_idx4_promoted3086_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx4_promoted3086_out_o),
    .bias_2_local_idx4_promoted3086_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx4_promoted3086_out_o_ap_vld),
    .bias_2_local_idx_promoted2884_out_i(p_0_0_01385_lcssa29_fu_108),
    .bias_2_local_idx_promoted2884_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx_promoted2884_out_o),
    .bias_2_local_idx_promoted2884_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx_promoted2884_out_o_ap_vld),
    .bias_1_local_idx1_promoted2682_out_i(p_0_0_01382_1_lcssa27_fu_104),
    .bias_1_local_idx1_promoted2682_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx1_promoted2682_out_o),
    .bias_1_local_idx1_promoted2682_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx1_promoted2682_out_o_ap_vld),
    .bias_1_local_idx_promoted2480_out_i(p_0_0_01382_lcssa25_fu_100),
    .bias_1_local_idx_promoted2480_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx_promoted2480_out_o),
    .bias_1_local_idx_promoted2480_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx_promoted2480_out_o_ap_vld)
);

accelerator_accelerator_Pipeline_VITIS_LOOP_69_4 grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start),
    .ap_done(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_done),
    .ap_idle(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_idle),
    .ap_ready(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_ready),
    .w2_local_3_0(w2_local_3_0_fu_96),
    .w2_local_2_0(w2_local_2_0_fu_92),
    .w2_local_1_0(w2_local_1_0_fu_88),
    .w2_local_0(w2_local_0_fu_84),
    .w1_local_3_0(w1_local_3_0_fu_80),
    .w1_local_2_0(w1_local_2_0_fu_76),
    .w1_local_1_0(w1_local_1_0_fu_72),
    .w1_local_0(w1_local_0_fu_68),
    .mux_case_17944(mux_case_17944_fu_160),
    .mux_case_07840(mux_case_07840_fu_156),
    .mux_case_17736(mux_case_17736_fu_152),
    .mux_case_07632(mux_case_07632_fu_148),
    .mux_case_17528(mux_case_17528_fu_144),
    .mux_case_07424(mux_case_07424_fu_140),
    .mux_case_17320(mux_case_17320_fu_136),
    .mux_case_07216(mux_case_07216_fu_132),
    .retval_0_3_0_0_0_load109(retval_0_3_0_0_0_load109_fu_128),
    .retval_0_2_0_0_0_load103(retval_0_2_0_0_0_load103_fu_124),
    .retval_0_1_0_0_0_load97(retval_0_1_0_0_0_load97_fu_120),
    .retval_0_0_0_0_0_load91(retval_0_0_0_0_0_load91_fu_116),
    .p_0_0_01385_1_lcssa31(p_0_0_01385_1_lcssa31_fu_112),
    .p_0_0_01385_lcssa29(p_0_0_01385_lcssa29_fu_108),
    .p_0_0_01382_1_lcssa27(p_0_0_01382_1_lcssa27_fu_104),
    .p_0_0_01382_lcssa25(p_0_0_01382_lcssa25_fu_100),
    .training(training),
    .cmp_i_i113(cmp_i_i113_reg_1962),
    .w2_local_3_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_3_1_out),
    .w2_local_3_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_3_1_out_ap_vld),
    .w2_local_2_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_2_1_out),
    .w2_local_2_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_2_1_out_ap_vld),
    .w2_local_1_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_1_1_out),
    .w2_local_1_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_1_1_out_ap_vld),
    .w2_local_165_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_165_out),
    .w2_local_165_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_165_out_ap_vld),
    .w1_local_3_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_3_1_out),
    .w1_local_3_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_3_1_out_ap_vld),
    .w1_local_2_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_2_1_out),
    .w1_local_2_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_2_1_out_ap_vld),
    .w1_local_1_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_1_1_out),
    .w1_local_1_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_1_1_out_ap_vld),
    .w1_local_163_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_163_out),
    .w1_local_163_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_163_out_ap_vld),
    .mux_case_17943_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17943_out),
    .mux_case_17943_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17943_out_ap_vld),
    .mux_case_07839_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07839_out),
    .mux_case_07839_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07839_out_ap_vld),
    .mux_case_17735_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17735_out),
    .mux_case_17735_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17735_out_ap_vld),
    .mux_case_07631_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07631_out),
    .mux_case_07631_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07631_out_ap_vld),
    .mux_case_17527_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17527_out),
    .mux_case_17527_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17527_out_ap_vld),
    .mux_case_07423_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07423_out),
    .mux_case_07423_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07423_out_ap_vld),
    .mux_case_17319_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17319_out),
    .mux_case_17319_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17319_out_ap_vld),
    .mux_case_07215_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07215_out),
    .mux_case_07215_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07215_out_ap_vld),
    .retval_0_3_0_0_0_load108_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load108_out),
    .retval_0_3_0_0_0_load108_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load108_out_ap_vld),
    .retval_0_2_0_0_0_load102_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load102_out),
    .retval_0_2_0_0_0_load102_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load102_out_ap_vld),
    .retval_0_1_0_0_0_load96_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load96_out),
    .retval_0_1_0_0_0_load96_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load96_out_ap_vld),
    .retval_0_0_0_0_0_load90_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load90_out),
    .retval_0_0_0_0_0_load90_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load90_out_ap_vld),
    .bias_2_local_idx4_val23_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx4_val23_out),
    .bias_2_local_idx4_val23_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx4_val23_out_ap_vld),
    .bias_2_local_idx_val22_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx_val22_out),
    .bias_2_local_idx_val22_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx_val22_out_ap_vld),
    .bias_1_local_idx1_val21_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx1_val21_out),
    .bias_1_local_idx1_val21_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx1_val21_out_ap_vld),
    .bias_1_local_idx_val20_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx_val20_out),
    .bias_1_local_idx_val20_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx_val20_out_ap_vld),
    .retval_0_3_0_0_0_load_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load_out),
    .retval_0_3_0_0_0_load_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load_out_ap_vld),
    .retval_0_2_0_0_0_load_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load_out),
    .retval_0_2_0_0_0_load_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load_out_ap_vld),
    .retval_0_1_0_0_0_load_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load_out),
    .retval_0_1_0_0_0_load_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load_out_ap_vld),
    .retval_0_0_0_0_0_load_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load_out),
    .retval_0_0_0_0_0_load_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load_out_ap_vld),
    .array_back2_weight_changes_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_out),
    .array_back2_weight_changes_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_out_ap_vld),
    .array_back2_weight_changes_4_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_4_out),
    .array_back2_weight_changes_4_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_4_out_ap_vld),
    .array_back2_weight_changes_5_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_5_out),
    .array_back2_weight_changes_5_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_5_out_ap_vld),
    .array_back2_weight_changes_6_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_6_out),
    .array_back2_weight_changes_6_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_6_out_ap_vld),
    .array_back2_bias_change_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_out),
    .array_back2_bias_change_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_out_ap_vld),
    .array_back2_bias_change_2_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_2_out),
    .array_back2_bias_change_2_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_2_out_ap_vld),
    .array_back1_weight_changes_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_out),
    .array_back1_weight_changes_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_out_ap_vld),
    .array_back1_weight_changes_4_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_4_out),
    .array_back1_weight_changes_4_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_4_out_ap_vld),
    .array_back1_weight_changes_5_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_5_out),
    .array_back1_weight_changes_5_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_5_out_ap_vld),
    .array_back1_weight_changes_6_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_6_out),
    .array_back1_weight_changes_6_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_6_out_ap_vld),
    .array_back1_bias_change_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_out),
    .array_back1_bias_change_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_out_ap_vld),
    .array_back1_bias_change_2_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_2_out),
    .array_back1_bias_change_2_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_2_out_ap_vld),
    .ap_return(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_return)
);

accelerator_accelerator_Pipeline_VITIS_LOOP_160_9 grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start),
    .ap_done(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_done),
    .ap_idle(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_idle),
    .ap_ready(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_ready),
    .p_0_0_01382_1_lcssa_lcssa(p_0_0_01382_1_lcssa_lcssa_reg_520),
    .p_0_0_01382_lcssa_lcssa(p_0_0_01382_lcssa_lcssa_reg_510),
    .p_0_0_01385_1_lcssa_lcssa(p_0_0_01385_1_lcssa_lcssa_reg_500),
    .p_0_0_01385_lcssa_lcssa(p_0_0_01385_lcssa_lcssa_reg_490),
    .mux_case_173(mux_case_173_reg_470),
    .mux_case_072(mux_case_072_reg_480),
    .mux_case_175(mux_case_175_reg_450),
    .mux_case_074(mux_case_074_reg_460),
    .mux_case_177(mux_case_177_reg_430),
    .mux_case_076(mux_case_076_reg_440),
    .mux_case_179(mux_case_179_reg_410),
    .mux_case_078(mux_case_078_reg_420),
    .retval_4_1_0_0_0_load134_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_1_0_0_0_load134_out),
    .retval_4_1_0_0_0_load134_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_1_0_0_0_load134_out_ap_vld),
    .retval_4_0_0_0_0_load132_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_0_0_0_0_load132_out),
    .retval_4_0_0_0_0_load132_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_0_0_0_0_load132_out_ap_vld),
    .retval_3_1_0_0_0_load130_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_1_0_0_0_load130_out),
    .retval_3_1_0_0_0_load130_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_1_0_0_0_load130_out_ap_vld),
    .retval_3_0_0_0_0_load128_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_0_0_0_0_load128_out),
    .retval_3_0_0_0_0_load128_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_0_0_0_0_load128_out_ap_vld),
    .retval_2_1_1_0_0_0_load126_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_1_0_0_0_load126_out),
    .retval_2_1_1_0_0_0_load126_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_1_0_0_0_load126_out_ap_vld),
    .retval_2_1_0_0_0_0_load124_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_0_0_0_0_load124_out),
    .retval_2_1_0_0_0_0_load124_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_0_0_0_0_load124_out_ap_vld),
    .retval_2_0_1_0_0_0_load122_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_1_0_0_0_load122_out),
    .retval_2_0_1_0_0_0_load122_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_1_0_0_0_load122_out_ap_vld),
    .retval_2_0_0_0_0_0_load120_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_0_0_0_0_load120_out),
    .retval_2_0_0_0_0_0_load120_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_0_0_0_0_load120_out_ap_vld),
    .retval_1_1_1_0_0_0_load118_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_1_0_0_0_load118_out),
    .retval_1_1_1_0_0_0_load118_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_1_0_0_0_load118_out_ap_vld),
    .retval_1_1_0_0_0_0_load116_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_0_0_0_0_load116_out),
    .retval_1_1_0_0_0_0_load116_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_0_0_0_0_load116_out_ap_vld),
    .retval_1_0_1_0_0_0_load114_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_1_0_0_0_load114_out),
    .retval_1_0_1_0_0_0_load114_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_1_0_0_0_load114_out_ap_vld),
    .retval_1_0_0_0_0_0_load112_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_0_0_0_0_load112_out),
    .retval_1_0_0_0_0_0_load112_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_0_0_0_0_load112_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln65_reg_2023 == 1'd1) | (cmp_i_i113_reg_1962 == 1'd1)))) begin
            grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start_reg <= 1'b1;
        end else if ((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_ready == 1'b1)) begin
            grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start_reg <= 1'b1;
        end else if ((grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_ready == 1'b1)) begin
            grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln65_fu_886_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start_reg <= 1'b1;
        end else if ((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_ready == 1'b1)) begin
            grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_64 <= 9'd0;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_fu_64 <= i_2_reg_2027;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_07216_fu_132 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_2_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_07216_fu_132 <= select_ln69_15_fu_1162_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_072_reg_480 <= select_ln69_15_fu_1162_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_072_reg_480 <= mux_case_07216_fu_132;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_07424_fu_140 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_3_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_07424_fu_140 <= select_ln69_13_fu_1146_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_074_reg_460 <= select_ln69_13_fu_1146_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_074_reg_460 <= mux_case_07424_fu_140;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_07632_fu_148 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_2_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_07632_fu_148 <= select_ln69_11_fu_1130_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_076_reg_440 <= select_ln69_11_fu_1130_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_076_reg_440 <= mux_case_07632_fu_148;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_07840_fu_156 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_3_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_07840_fu_156 <= select_ln69_9_fu_1114_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_078_reg_420 <= select_ln69_9_fu_1114_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_078_reg_420 <= mux_case_07840_fu_156;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_17320_fu_136 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_17320_fu_136 <= select_ln69_14_fu_1154_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_173_reg_470 <= select_ln69_14_fu_1154_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_173_reg_470 <= mux_case_17320_fu_136;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_17528_fu_144 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_1_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_17528_fu_144 <= select_ln69_12_fu_1138_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_175_reg_450 <= select_ln69_12_fu_1138_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_175_reg_450 <= mux_case_17528_fu_144;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_17736_fu_152 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_17736_fu_152 <= select_ln69_10_fu_1122_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_177_reg_430 <= select_ln69_10_fu_1122_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_177_reg_430 <= mux_case_17736_fu_152;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mux_case_17944_fu_160 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_1_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_17944_fu_160 <= select_ln69_8_fu_1106_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_179_reg_410 <= select_ln69_8_fu_1106_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mux_case_179_reg_410 <= mux_case_17944_fu_160;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_0_0_01382_1_lcssa27_fu_104 <= select_ln69_19_fu_1194_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx1_promoted2682_out_o_ap_vld == 1'b1))) begin
        p_0_0_01382_1_lcssa27_fu_104 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx1_promoted2682_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        p_0_0_01382_1_lcssa_lcssa_reg_520 <= select_ln69_19_fu_1194_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_01382_1_lcssa_lcssa_reg_520 <= p_0_0_01382_1_lcssa27_fu_104;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_0_0_01382_lcssa25_fu_100 <= select_ln69_18_fu_1186_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx_promoted2480_out_o_ap_vld == 1'b1))) begin
        p_0_0_01382_lcssa25_fu_100 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx_promoted2480_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        p_0_0_01382_lcssa_lcssa_reg_510 <= select_ln69_18_fu_1186_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_01382_lcssa_lcssa_reg_510 <= p_0_0_01382_lcssa25_fu_100;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_0_0_01385_1_lcssa31_fu_112 <= select_ln69_17_fu_1178_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx4_promoted3086_out_o_ap_vld == 1'b1))) begin
        p_0_0_01385_1_lcssa31_fu_112 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx4_promoted3086_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        p_0_0_01385_1_lcssa_lcssa_reg_500 <= select_ln69_17_fu_1178_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_01385_1_lcssa_lcssa_reg_500 <= p_0_0_01385_1_lcssa31_fu_112;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_0_0_01385_lcssa29_fu_108 <= select_ln69_16_fu_1170_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx_promoted2884_out_o_ap_vld == 1'b1))) begin
        p_0_0_01385_lcssa29_fu_108 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx_promoted2884_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        p_0_0_01385_lcssa_lcssa_reg_490 <= select_ln69_16_fu_1170_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_01385_lcssa_lcssa_reg_490 <= p_0_0_01385_lcssa29_fu_108;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        retval_0_0_0_0_0_load_lcssa_lcssa_reg_560 <= select_ln69_23_fu_1223_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        retval_0_0_0_0_0_load_lcssa_lcssa_reg_560 <= retval_0_0_0_0_0_load91_fu_116;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        retval_0_1_0_0_0_load_lcssa_lcssa_reg_550 <= select_ln69_22_fu_1216_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        retval_0_1_0_0_0_load_lcssa_lcssa_reg_550 <= retval_0_1_0_0_0_load97_fu_120;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        retval_0_2_0_0_0_load_lcssa_lcssa_reg_540 <= select_ln69_21_fu_1209_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        retval_0_2_0_0_0_load_lcssa_lcssa_reg_540 <= retval_0_2_0_0_0_load103_fu_124;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        retval_0_3_0_0_0_load_lcssa_lcssa_reg_530 <= select_ln69_20_fu_1202_p3;
    end else if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        retval_0_3_0_0_0_load_lcssa_lcssa_reg_530 <= retval_0_3_0_0_0_load109_fu_128;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w1_local_0_fu_68 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_2_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w1_local_0_fu_68 <= select_ln69_7_fu_1099_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w1_local_1_0_fu_72 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_3_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w1_local_1_0_fu_72 <= select_ln69_6_fu_1092_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w1_local_2_0_fu_76 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w1_local_2_0_fu_76 <= select_ln69_5_fu_1085_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w1_local_3_0_fu_80 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_1_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w1_local_3_0_fu_80 <= select_ln69_4_fu_1078_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w2_local_0_fu_84 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_2_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w2_local_0_fu_84 <= select_ln69_3_fu_1071_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w2_local_1_0_fu_88 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_3_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w2_local_1_0_fu_88 <= select_ln69_2_fu_1064_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w2_local_2_0_fu_92 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w2_local_2_0_fu_92 <= select_ln69_1_fu_1057_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w2_local_3_0_fu_96 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_1_out;
    end else if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        w2_local_3_0_fu_96 <= select_ln69_fu_1050_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back1_bias_change_2_loc_fu_212 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back1_bias_change_loc_fu_216 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back1_weight_changes_4_loc_fu_228 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back1_weight_changes_5_loc_fu_224 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_6_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back1_weight_changes_6_loc_fu_220 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back1_weight_changes_loc_fu_232 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back2_bias_change_2_loc_fu_236 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back2_bias_change_loc_fu_240 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back2_weight_changes_4_loc_fu_252 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back2_weight_changes_5_loc_fu_248 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_6_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back2_weight_changes_6_loc_fu_244 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        array_back2_weight_changes_loc_fu_256 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx1_val21_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        bias_1_local_idx1_val21_loc_fu_280 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx1_val21_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx_val20_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        bias_1_local_idx_val20_loc_fu_276 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx_val20_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx4_val23_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        bias_2_local_idx4_val23_loc_fu_288 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx4_val23_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx_val22_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        bias_2_local_idx_val22_loc_fu_284 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx_val22_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cmp_i_i113_reg_1962 <= cmp_i_i113_fu_733_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_2_reg_2027 <= i_2_fu_892_p2;
        icmp_ln65_reg_2023 <= icmp_ln65_fu_886_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07215_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_07215_loc_fu_308 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07215_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07423_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_07423_loc_fu_316 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07423_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07631_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_07631_loc_fu_324 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07631_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07839_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_07839_loc_fu_332 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07839_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17319_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_17319_loc_fu_312 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17319_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17527_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_17527_loc_fu_320 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17527_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17735_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_17735_loc_fu_328 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17735_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17943_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        mux_case_17943_loc_fu_336 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17943_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load90_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_0_0_0_0_load90_loc_fu_292 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load90_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        retval_0_0_0_0_0_load91_fu_116 <= select_ln69_23_fu_1223_p3;
        retval_0_1_0_0_0_load97_fu_120 <= select_ln69_22_fu_1216_p3;
        retval_0_2_0_0_0_load103_fu_124 <= select_ln69_21_fu_1209_p3;
        retval_0_3_0_0_0_load109_fu_128 <= select_ln69_20_fu_1202_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_0_0_0_0_load_loc_fu_260 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load96_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_1_0_0_0_load96_loc_fu_296 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load96_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_1_0_0_0_load_loc_fu_264 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load102_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_2_0_0_0_load102_loc_fu_300 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load102_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_2_0_0_0_load_loc_fu_268 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load108_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_3_0_0_0_load108_loc_fu_304 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load108_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        retval_0_3_0_0_0_load_loc_fu_272 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        targetBlock_reg_2056 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_163_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_163_loc_fu_340 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_163_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_1_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_1_1_loc_fu_344 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_2_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_2_1_loc_fu_348 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_3_1_out_ap_vld == 1'b1))) begin
        w1_local_3_1_loc_fu_352 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_3_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_165_out_ap_vld == 1'b1))) begin
        w2_local_165_loc_fu_356 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_165_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_1_1_out_ap_vld == 1'b1))) begin
        w2_local_1_1_loc_fu_360 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_2_1_out_ap_vld == 1'b1))) begin
        w2_local_2_1_loc_fu_364 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_3_1_out_ap_vld == 1'b1))) begin
        w2_local_3_1_loc_fu_368 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_3_1_out;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln65_fu_886_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln65_reg_2023 == 1'd0) & (cmp_i_i113_reg_1962 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_return = {{{{{{{{{{{{{{{{grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_1_0_0_0_load134_out}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_0_0_0_0_load132_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_1_0_0_0_load130_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_0_0_0_0_load128_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_1_0_0_0_load126_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_0_0_0_0_load124_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_1_0_0_0_load122_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_0_0_0_0_load120_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_1_0_0_0_load118_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_0_0_0_0_load116_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_1_0_0_0_load114_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_0_0_0_0_load112_out}}, {retval_0_3_0_0_0_load_lcssa_lcssa_reg_530}}, 
    {retval_0_2_0_0_0_load_lcssa_lcssa_reg_540}}, {retval_0_1_0_0_0_load_lcssa_lcssa_reg_550}}, {retval_0_0_0_0_0_load_lcssa_lcssa_reg_560}};

assign bias_1_address0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_address0;

assign bias_1_ce0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_ce0;

assign bias_2_address0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_address0;

assign bias_2_ce0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_ce0;

assign cmp_i_i113_fu_733_p2 = ((training == 16'd0) ? 1'b1 : 1'b0);

assign grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start = grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start_reg;

assign grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start_reg;

assign grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start = grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start_reg;

assign i_2_fu_892_p2 = (i_fu_64 + 9'd1);

assign icmp_ln65_fu_886_p2 = ((i_fu_64 == 9'd500) ? 1'b1 : 1'b0);

assign select_ln69_10_fu_1122_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? mux_case_17735_loc_fu_328 : array_back2_weight_changes_5_loc_fu_248);

assign select_ln69_11_fu_1130_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? mux_case_07631_loc_fu_324 : array_back2_weight_changes_loc_fu_256);

assign select_ln69_12_fu_1138_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? mux_case_17527_loc_fu_320 : array_back1_weight_changes_6_loc_fu_220);

assign select_ln69_13_fu_1146_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? mux_case_07423_loc_fu_316 : array_back1_weight_changes_4_loc_fu_228);

assign select_ln69_14_fu_1154_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? mux_case_17319_loc_fu_312 : array_back1_weight_changes_5_loc_fu_224);

assign select_ln69_15_fu_1162_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? mux_case_07215_loc_fu_308 : array_back1_weight_changes_loc_fu_232);

assign select_ln69_16_fu_1170_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? bias_2_local_idx_val22_loc_fu_284 : array_back2_bias_change_loc_fu_240);

assign select_ln69_17_fu_1178_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? bias_2_local_idx4_val23_loc_fu_288 : array_back2_bias_change_2_loc_fu_236);

assign select_ln69_18_fu_1186_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? bias_1_local_idx_val20_loc_fu_276 : array_back1_bias_change_loc_fu_216);

assign select_ln69_19_fu_1194_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? bias_1_local_idx1_val21_loc_fu_280 : array_back1_bias_change_2_loc_fu_212);

assign select_ln69_1_fu_1057_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? w2_local_2_1_loc_fu_364 : array_back2_weight_changes_5_loc_fu_248);

assign select_ln69_20_fu_1202_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? retval_0_3_0_0_0_load108_loc_fu_304 : retval_0_3_0_0_0_load_loc_fu_272);

assign select_ln69_21_fu_1209_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? retval_0_2_0_0_0_load102_loc_fu_300 : retval_0_2_0_0_0_load_loc_fu_268);

assign select_ln69_22_fu_1216_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? retval_0_1_0_0_0_load96_loc_fu_296 : retval_0_1_0_0_0_load_loc_fu_264);

assign select_ln69_23_fu_1223_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? retval_0_0_0_0_0_load90_loc_fu_292 : retval_0_0_0_0_0_load_loc_fu_260);

assign select_ln69_2_fu_1064_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? w2_local_1_1_loc_fu_360 : array_back2_weight_changes_4_loc_fu_252);

assign select_ln69_3_fu_1071_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? w2_local_165_loc_fu_356 : array_back2_weight_changes_loc_fu_256);

assign select_ln69_4_fu_1078_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? w1_local_3_1_loc_fu_352 : array_back1_weight_changes_6_loc_fu_220);

assign select_ln69_5_fu_1085_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? w1_local_2_1_loc_fu_348 : array_back1_weight_changes_5_loc_fu_224);

assign select_ln69_6_fu_1092_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? w1_local_1_1_loc_fu_344 : array_back1_weight_changes_4_loc_fu_228);

assign select_ln69_7_fu_1099_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? w1_local_163_loc_fu_340 : array_back1_weight_changes_loc_fu_232);

assign select_ln69_8_fu_1106_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? mux_case_17943_loc_fu_336 : array_back2_weight_changes_6_loc_fu_244);

assign select_ln69_9_fu_1114_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? mux_case_07839_loc_fu_332 : array_back2_weight_changes_4_loc_fu_252);

assign select_ln69_fu_1050_p3 = ((targetBlock_reg_2056[0:0] == 1'b1) ? w2_local_3_1_loc_fu_368 : array_back2_weight_changes_6_loc_fu_244);

assign w1_address0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_address0;

assign w1_address1 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_address1;

assign w1_ce0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_ce0;

assign w1_ce1 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_ce1;

assign w2_address0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_address0;

assign w2_address1 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_address1;

assign w2_ce0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_ce0;

assign w2_ce1 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_ce1;

endmodule //accelerator
