#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\Cristobal\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\Cristobal\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\Cristobal\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\Cristobal\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\Cristobal\iverilog\lib\ivl\va_math.vpi";
:vpi_module "F:\Cristobal\iverilog\lib\ivl\v2009.vpi";
S_000002457122c490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002457122e960 .scope module, "register_unit_tb" "register_unit_tb" 3 1;
 .timescale 0 0;
v0000024571273e60_0 .var "DataWr", 31 0;
v0000024571274040_0 .net "RURs1", 31 0, L_000002457127c970;  1 drivers
v0000024571273be0_0 .net "RURs2", 31 0, L_000002457127c6d0;  1 drivers
v0000024571273c80_0 .var "RUWr", 0 0;
v00000245712740e0_0 .var "clk", 0 0;
v0000024571273d20_0 .var "rd", 4 0;
v0000024571273dc0_0 .var "rs1", 4 0;
v0000024571274360_0 .var "rs2", 4 0;
S_000002457122eaf0 .scope module, "uut" "register_unit" 3 8, 4 1 0, S_000002457122e960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "DataWr";
    .port_info 5 /INPUT 1 "RUWr";
    .port_info 6 /OUTPUT 32 "RURs1";
    .port_info 7 /OUTPUT 32 "RURs2";
L_000002457127c970 .functor BUFZ 32, L_0000024571273960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002457127c6d0 .functor BUFZ 32, L_0000024571273a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024571243380_0 .net "DataWr", 31 0, v0000024571273e60_0;  1 drivers
v0000024571243120 .array "RU", 31 0, 31 0;
v0000024571243710_0 .net "RURs1", 31 0, L_000002457127c970;  alias, 1 drivers
v000002457122ec80_0 .net "RURs2", 31 0, L_000002457127c6d0;  alias, 1 drivers
v000002457122ed20_0 .net "RUWr", 0 0, v0000024571273c80_0;  1 drivers
v0000024571273370_0 .net *"_ivl_0", 31 0, L_0000024571273960;  1 drivers
v0000024571273410_0 .net *"_ivl_10", 6 0, L_0000024571273780;  1 drivers
L_00000245712cccb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000245712734b0_0 .net *"_ivl_13", 1 0, L_00000245712cccb0;  1 drivers
v0000024571273550_0 .net *"_ivl_2", 6 0, L_0000024571274180;  1 drivers
L_00000245712ccc68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000245712735f0_0 .net *"_ivl_5", 1 0, L_00000245712ccc68;  1 drivers
v0000024571273690_0 .net *"_ivl_8", 31 0, L_0000024571273a00;  1 drivers
v0000024571274540_0 .net "clk", 0 0, v00000245712740e0_0;  1 drivers
v00000245712738c0_0 .net "rd", 4 0, v0000024571273d20_0;  1 drivers
v0000024571273820_0 .net "rs1", 4 0, v0000024571273dc0_0;  1 drivers
v0000024571274680_0 .net "rs2", 4 0, v0000024571274360_0;  1 drivers
E_0000024571265850 .event posedge, v0000024571274540_0;
L_0000024571273960 .array/port v0000024571243120, L_0000024571274180;
L_0000024571274180 .concat [ 5 2 0 0], v0000024571273dc0_0, L_00000245712ccc68;
L_0000024571273a00 .array/port v0000024571243120, L_0000024571273780;
L_0000024571273780 .concat [ 5 2 0 0], v0000024571274360_0, L_00000245712cccb0;
    .scope S_000002457122eaf0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024571243120, 4, 0;
    %pushi/vec4 255, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024571243120, 4, 0;
    %end;
    .thread T_0;
    .scope S_000002457122eaf0;
T_1 ;
    %wait E_0000024571265850;
    %load/vec4 v000002457122ed20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v00000245712738c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000024571243380_0;
    %load/vec4 v00000245712738c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024571243120, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002457122e960;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245712740e0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v00000245712740e0_0;
    %inv;
    %store/vec4 v00000245712740e0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000002457122e960;
T_3 ;
    %vpi_call/w 3 27 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002457122e960 {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024571273dc0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000024571274360_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024571273d20_0, 0, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000024571273e60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024571273c80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024571273dc0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000024571274360_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000024571273d20_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000024571273e60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024571273c80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024571273dc0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000024571274360_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000024571273d20_0, 0, 5;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0000024571273e60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024571273c80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000024571273dc0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000024571274360_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024571273d20_0, 0, 5;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0000024571273e60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024571273c80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024571273dc0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024571274360_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024571273d20_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024571273e60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024571273c80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024571273dc0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024571274360_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024571273d20_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024571273e60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024571273c80_0, 0, 1;
    %delay 20, 0;
    %vpi_call/w 3 77 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\reg_unit_tb.v";
    ".\reg_unit.v";
