// Seed: 1909884861
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  if (1) assign id_4 = id_3;
  wire id_5;
  assign module_2.id_12 = 0;
endmodule
module module_1 ();
  assign id_1 = id_1;
  assign id_1 = id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  uwire id_3;
  id_4(
      .id_0(1)
  );
  wire id_5 = id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
  assign id_5 = 1;
  assign id_6 = 1;
  always @(posedge 1) begin : LABEL_0
    if (1) begin : LABEL_0$display
      ;
    end else id_7 <= 1;
  end
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_9,
      id_5
  );
  id_13(
      .id_0(), .id_1()
  ); id_14 :
  assert property (@(posedge id_12) 1)
  else $display(1 && id_10);
  wire id_15;
  assign id_8 = 1;
endmodule
