# ecg_feature_extractor
MSc Project, Design &amp; ASIC implementation of a DWT based low-power ECG feature extractor

### TO DO:
- Compile each block seperately using verilator.
- Compile top-level.
- Write basic C++ testbench.
- Run 1 test successfully.
- Placeholder for FPGA implementation.
