Analysis & Synthesis report for processor
Tue Nov 03 16:03:35 2015
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |processor|controller:c|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4v14:auto_generated
 15. Parameter Settings for User Entity Instance: controller:c
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 18. Port Connectivity Checks: "datapath:d|mux2_to_1:mux_adi"
 19. Port Connectivity Checks: "datapath:d|mux4_to_1:mux_pcw"
 20. Port Connectivity Checks: "datapath:d|mux4_to_1:mux_B"
 21. Port Connectivity Checks: "datapath:d|mux4_to_1:mux_pc"
 22. Port Connectivity Checks: "datapath:d|mux2_to_1:mux_mem_addr"
 23. Port Connectivity Checks: "datapath:d|mux4_to_1:mux_reg"
 24. Port Connectivity Checks: "datapath:d|mux4_to_1:mux_alu"
 25. Port Connectivity Checks: "datapath:d|register:CCR"
 26. Port Connectivity Checks: "datapath:d|register:MDR"
 27. SignalTap II Logic Analyzer Settings
 28. Elapsed Time Per Partition
 29. Connections to In-System Debugging Instance "auto_signaltap_0"
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 03 16:03:35 2015    ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name                      ; processor                                ;
; Top-level Entity Name              ; processor                                ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; 4,120                                    ;
;     Total combinational functions  ; 2,117                                    ;
;     Dedicated logic registers      ; 2,718                                    ;
; Total registers                    ; 2718                                     ;
; Total pins                         ; 3                                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 12,672                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; processor          ; processor          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+-------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path                                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ;
+-------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; reg_file.v                                                              ; yes             ; User Verilog HDL File        ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/reg_file.v                 ;
; register.v                                                              ; yes             ; User Verilog HDL File        ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/register.v                 ;
; processor.v                                                             ; yes             ; User Verilog HDL File        ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/processor.v                ;
; mux4_to_1.v                                                             ; yes             ; User Verilog HDL File        ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/mux4_to_1.v                ;
; mux2_to_1.v                                                             ; yes             ; User Verilog HDL File        ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/mux2_to_1.v                ;
; memory.v                                                                ; yes             ; User Verilog HDL File        ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/memory.v                   ;
; datapath.v                                                              ; yes             ; User Verilog HDL File        ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/datapath.v                 ;
; controller.v                                                            ; yes             ; User Verilog HDL File        ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/controller.v               ;
; alu_risc.v                                                              ; yes             ; User Verilog HDL File        ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/alu_risc.v                 ;
; Priority_enc.v                                                          ; yes             ; User Verilog HDL File        ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/Priority_enc.v             ;
; sld_signaltap.vhd                                                       ; yes             ; Encrypted Megafunction       ; c:/altera/11.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                                                     ; yes             ; Encrypted Megafunction       ; c:/altera/11.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                                                        ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; lpm_constant.inc                                                        ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                                                              ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/dffeea.inc                   ;
; aglobal111.inc                                                          ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc               ;
; sld_mbpmg.vhd                                                           ; yes             ; Encrypted Megafunction       ; c:/altera/11.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd                                            ; yes             ; Encrypted Megafunction       ; c:/altera/11.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                                                  ; yes             ; Encrypted Megafunction       ; c:/altera/11.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; altsyncram.tdf                                                          ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc                                                   ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                                                             ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                                                          ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc               ;
; a_rdenreg.inc                                                           ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                                                              ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                                                              ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                                                            ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc                 ;
; db/altsyncram_4v14.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/altsyncram_4v14.tdf     ;
; altdpram.tdf                                                            ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                                                            ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                                                             ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc                                                     ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                                                          ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                                                             ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                                                              ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/muxlut.inc                   ;
; bypassff.inc                                                            ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                                                            ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mux_ssc.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/mux_ssc.tdf             ;
; lpm_decode.tdf                                                          ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                                                              ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                                                         ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_dvf.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/decode_dvf.tdf          ;
; lpm_counter.tdf                                                         ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; lpm_add_sub.inc                                                         ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; cmpconst.inc                                                            ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                                                         ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_counter_stratix.inc                                                 ; yes             ; Megafunction                 ; c:/altera/11.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_tgi.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/cntr_tgi.tdf            ;
; db/cmpr_tgc.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/cmpr_tgc.tdf            ;
; db/cntr_i6j.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/cntr_i6j.tdf            ;
; db/cntr_egi.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/cntr_egi.tdf            ;
; db/cmpr_qgc.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/cmpr_qgc.tdf            ;
; db/cntr_23j.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/cntr_23j.tdf            ;
; db/cmpr_ngc.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/cmpr_ngc.tdf            ;
; sld_rom_sr.vhd                                                          ; yes             ; Encrypted Megafunction       ; c:/altera/11.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                                                             ; yes             ; Encrypted Megafunction       ; c:/altera/11.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/altsyncram_ku14.tdf ; yes             ; Auto-Generated Megafunction  ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/altsyncram_ku14.tdf     ;
; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/cntr_jgi.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/cntr_jgi.tdf            ;
; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/cmpr_rgc.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/cmpr_rgc.tdf            ;
+-------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,120     ;
;                                             ;           ;
; Total combinational functions               ; 2117      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1482      ;
;     -- 3 input functions                    ; 280       ;
;     -- <=2 input functions                  ; 355       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2061      ;
;     -- arithmetic mode                      ; 56        ;
;                                             ;           ;
; Total registers                             ; 2718      ;
;     -- Dedicated logic registers            ; 2718      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 3         ;
; Total memory bits                           ; 12672     ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1246      ;
; Total fan-out                               ; 16901     ;
; Average fan-out                             ; 3.42      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |processor                                                                                           ; 2117 (1)          ; 2718 (0)     ; 12672       ; 0            ; 0       ; 0         ; 3    ; 0            ; |processor                                                                                                                                                                                                                                                                                               ;              ;
;    |controller:c|                                                                                    ; 53 (53)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|controller:c                                                                                                                                                                                                                                                                                  ;              ;
;    |datapath:d|                                                                                      ; 1428 (0)          ; 1226 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d                                                                                                                                                                                                                                                                                    ;              ;
;       |Priority_enc:p|                                                                               ; 24 (24)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|Priority_enc:p                                                                                                                                                                                                                                                                     ;              ;
;       |alu_risc:alu|                                                                                 ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|alu_risc:alu                                                                                                                                                                                                                                                                       ;              ;
;       |memory:Mem|                                                                                   ; 953 (953)         ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|memory:Mem                                                                                                                                                                                                                                                                         ;              ;
;       |mux2_to_1:memw|                                                                               ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|mux2_to_1:memw                                                                                                                                                                                                                                                                     ;              ;
;       |mux2_to_1:mux_mem_addr|                                                                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|mux2_to_1:mux_mem_addr                                                                                                                                                                                                                                                             ;              ;
;       |mux4_to_1:mux_A|                                                                              ; 97 (97)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|mux4_to_1:mux_A                                                                                                                                                                                                                                                                    ;              ;
;       |mux4_to_1:mux_B|                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|mux4_to_1:mux_B                                                                                                                                                                                                                                                                    ;              ;
;       |mux4_to_1:mux_alu|                                                                            ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|mux4_to_1:mux_alu                                                                                                                                                                                                                                                                  ;              ;
;       |mux4_to_1:mux_pcw|                                                                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|mux4_to_1:mux_pcw                                                                                                                                                                                                                                                                  ;              ;
;       |mux4_to_1:mux_pc|                                                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|mux4_to_1:mux_pc                                                                                                                                                                                                                                                                   ;              ;
;       |mux4_to_1:mux_reg|                                                                            ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|mux4_to_1:mux_reg                                                                                                                                                                                                                                                                  ;              ;
;       |reg_file:file|                                                                                ; 91 (91)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|reg_file:file                                                                                                                                                                                                                                                                      ;              ;
;       |register:CCR|                                                                                 ; 16 (16)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|register:CCR                                                                                                                                                                                                                                                                       ;              ;
;       |register:IR|                                                                                  ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|register:IR                                                                                                                                                                                                                                                                        ;              ;
;       |register:alu_out|                                                                             ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|register:alu_out                                                                                                                                                                                                                                                                   ;              ;
;       |register:regA|                                                                                ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|register:regA                                                                                                                                                                                                                                                                      ;              ;
;       |register:regB|                                                                                ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|datapath:d|register:regB                                                                                                                                                                                                                                                                      ;              ;
;    |sld_hub:auto_hub|                                                                                ; 105 (67)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 530 (1)           ; 1401 (0)     ; 12672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 529 (18)          ; 1401 (620)   ; 12672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 12672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_4v14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 12672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4v14:auto_generated                                                                                                                                           ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                               ; 234 (1)           ; 511 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 198 (0)           ; 495 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 297 (297)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 198 (0)           ; 198 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 35 (35)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 165 (11)          ; 148 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_tgi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tgi:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 99 (99)           ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4v14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 99           ; 128          ; 99           ; 12672 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |processor|controller:c|state                                                                                                                                                                                                                  ;
+-----------------+-------------+-----------+-----------+------------+-----------+------------+------------+------------+------------+-----------+-----------+-----------+-------------+-----------+-----------------+-----------+--------------+----------------+
; Name            ; state.Reset ; state.SM1 ; state.LM1 ; state.JAL2 ; state.LHI ; state.JLR2 ; state.JLR1 ; state.BEQ2 ; state.BEQ1 ; state.SW2 ; state.LW2 ; state.LW1 ; state.ADI_w ; state.ADI ; state.Reg_write ; state.ALU ; state.decode ; state.ir_fetch ;
+-----------------+-------------+-----------+-----------+------------+-----------+------------+------------+------------+------------+-----------+-----------+-----------+-------------+-----------+-----------------+-----------+--------------+----------------+
; state.ir_fetch  ; 0           ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0           ; 0         ; 0               ; 0         ; 0            ; 0              ;
; state.decode    ; 0           ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0           ; 0         ; 0               ; 0         ; 1            ; 1              ;
; state.ALU       ; 0           ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0           ; 0         ; 0               ; 1         ; 0            ; 1              ;
; state.Reg_write ; 0           ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0           ; 0         ; 1               ; 0         ; 0            ; 1              ;
; state.ADI       ; 0           ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0           ; 1         ; 0               ; 0         ; 0            ; 1              ;
; state.ADI_w     ; 0           ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 1           ; 0         ; 0               ; 0         ; 0            ; 1              ;
; state.LW1       ; 0           ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 1         ; 0           ; 0         ; 0               ; 0         ; 0            ; 1              ;
; state.LW2       ; 0           ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0         ; 1         ; 0         ; 0           ; 0         ; 0               ; 0         ; 0            ; 1              ;
; state.SW2       ; 0           ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 1         ; 0         ; 0         ; 0           ; 0         ; 0               ; 0         ; 0            ; 1              ;
; state.BEQ1      ; 0           ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0          ; 1          ; 0         ; 0         ; 0         ; 0           ; 0         ; 0               ; 0         ; 0            ; 1              ;
; state.BEQ2      ; 0           ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 1          ; 0          ; 0         ; 0         ; 0         ; 0           ; 0         ; 0               ; 0         ; 0            ; 1              ;
; state.JLR1      ; 0           ; 0         ; 0         ; 0          ; 0         ; 0          ; 1          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0           ; 0         ; 0               ; 0         ; 0            ; 1              ;
; state.JLR2      ; 0           ; 0         ; 0         ; 0          ; 0         ; 1          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0           ; 0         ; 0               ; 0         ; 0            ; 1              ;
; state.LHI       ; 0           ; 0         ; 0         ; 0          ; 1         ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0           ; 0         ; 0               ; 0         ; 0            ; 1              ;
; state.JAL2      ; 0           ; 0         ; 0         ; 1          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0           ; 0         ; 0               ; 0         ; 0            ; 1              ;
; state.LM1       ; 0           ; 0         ; 1         ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0           ; 0         ; 0               ; 0         ; 0            ; 1              ;
; state.SM1       ; 0           ; 1         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0           ; 0         ; 0               ; 0         ; 0            ; 1              ;
; state.Reset     ; 1           ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0           ; 0         ; 0               ; 0         ; 0            ; 1              ;
+-----------------+-------------+-----------+-----------+------------+-----------+------------+------------+------------+------------+-----------+-----------+-----------+-------------+-----------+-----------------+-----------+--------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; controller:c|state~2                                                                                                                            ; Lost fanout                                                                                                                                                 ;
; controller:c|state~3                                                                                                                            ; Lost fanout                                                                                                                                                 ;
; controller:c|state~4                                                                                                                            ; Lost fanout                                                                                                                                                 ;
; controller:c|state~5                                                                                                                            ; Lost fanout                                                                                                                                                 ;
; controller:c|state~6                                                                                                                            ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1024                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1025                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1026                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1027                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1028                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1029                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1030                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1031                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1032                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1033                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1034                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1035                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1036                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1037                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1038                                                                                                               ; Lost fanout                                                                                                                                                 ;
; datapath:d|memory:Mem|Memory~1039                                                                                                               ; Lost fanout                                                                                                                                                 ;
; Total Number of Removed Registers = 21                                                                                                          ;                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; Total Number of Removed Registers = 15                                                                                                          ;                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2718  ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 536   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1709  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|tdo                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 9                                                                                                 ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |processor|datapath:d|register:IR|reg_m[3]                                                                                              ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |processor|datapath:d|register:regB|reg_m[14]                                                                                           ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |processor|datapath:d|register:alu_out|reg_m[13]                                                                                        ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |processor|datapath:d|reg_file:file|regs_file[7][2]                                                                                     ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |processor|datapath:d|register:regA|reg_m[0]                                                                                            ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |processor|datapath:d|mux4_to_1:mux_B|Mux15                                                                                             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |processor|controller:c|next_state                                                                                                      ;                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; |processor|datapath:d|mux4_to_1:mux_alu|Mux0                                                                                            ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |processor|datapath:d|mux4_to_1:mux_alu|Mux15                                                                                           ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |processor|datapath:d|mux4_to_1:mux_pc|Mux13                                                                                            ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |processor|datapath:d|mux4_to_1:mux_reg|Mux10                                                                                           ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |processor|datapath:d|mux4_to_1:mux_reg|Mux1                                                                                            ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |processor|datapath:d|mux4_to_1:mux_pcw|Mux15                                                                                           ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |processor|controller:c|next_state.JLR1                                                                                                 ;                            ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; |processor|datapath:d|alu_risc:alu|Mux7                                                                                                 ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; |processor|datapath:d|reg_file:file|Mux17                                                                                               ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |processor|datapath:d|Priority_enc:p|out3[0]                                                                                            ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; |processor|datapath:d|mux4_to_1:mux_A|Mux15                                                                                             ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]   ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4v14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:c ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; ir_fetch       ; 00000 ; Unsigned Binary                  ;
; decode         ; 00001 ; Unsigned Binary                  ;
; ALU            ; 00010 ; Unsigned Binary                  ;
; Reg_write      ; 00011 ; Unsigned Binary                  ;
; ADI            ; 00100 ; Unsigned Binary                  ;
; ADI_w          ; 00101 ; Unsigned Binary                  ;
; LW1            ; 00110 ; Unsigned Binary                  ;
; LW2            ; 00111 ; Unsigned Binary                  ;
; SW2            ; 01000 ; Unsigned Binary                  ;
; BEQ1           ; 01001 ; Unsigned Binary                  ;
; BEQ2           ; 01010 ; Unsigned Binary                  ;
; JLR1           ; 01011 ; Unsigned Binary                  ;
; JLR2           ; 01100 ; Unsigned Binary                  ;
; LHI            ; 01101 ; Unsigned Binary                  ;
; JAL2           ; 01110 ; Unsigned Binary                  ;
; LM1            ; 10000 ; Unsigned Binary                  ;
; SM1            ; 10010 ; Unsigned Binary                  ;
; SM2            ; 10011 ; Unsigned Binary                  ;
; SM3            ; 10100 ; Unsigned Binary                  ;
; Reset          ; 10101 ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 99                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 99                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 7644                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_node_crc_loword                             ; 32437                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 318                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone IV E                     ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d|mux2_to_1:mux_adi"                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; input_a ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_a[15..3]" will be connected to GND. ;
; input_b ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_b[15..3]" will be connected to GND. ;
; result  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (3 bits) it drives; bit(s) "result[15..3]" have no fanouts                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d|mux4_to_1:mux_pcw"                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; input_a ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_a[15..3]" will be connected to GND. ;
; input_b ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_b[15..3]" will be connected to GND. ;
; input_c ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_c[15..3]" will be connected to GND. ;
; input_d ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_d[15..3]" will be connected to GND. ;
; result  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (3 bits) it drives; bit(s) "result[15..3]" have no fanouts                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d|mux4_to_1:mux_B"                                                                                                                          ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; input_a ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_a[15..3]" will be connected to GND. ;
; input_b ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_b[15..3]" will be connected to GND. ;
; input_c ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_c[15..3]" will be connected to GND. ;
; input_d ; Input  ; Info     ; Explicitly unconnected                                                                                                                            ;
; result  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (3 bits) it drives; bit(s) "result[15..3]" have no fanouts                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d|mux4_to_1:mux_pc"                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; input_a ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_a[15..3]" will be connected to GND. ;
; input_b ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_b[15..3]" will be connected to GND. ;
; input_c ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_c[15..3]" will be connected to GND. ;
; input_d ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "input_d[15..3]" will be connected to GND. ;
; result  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (3 bits) it drives; bit(s) "result[15..3]" have no fanouts                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d|mux2_to_1:mux_mem_addr"                                                                                            ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (6 bits) it drives; bit(s) "result[15..6]" have no fanouts ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "datapath:d|mux4_to_1:mux_reg" ;
+---------------+-------+----------+-----------------------+
; Port          ; Type  ; Severity ; Details               ;
+---------------+-------+----------+-----------------------+
; input_c[6..0] ; Input ; Info     ; Stuck at GND          ;
+---------------+-------+----------+-----------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "datapath:d|mux4_to_1:mux_alu" ;
+----------------+-------+----------+----------------------+
; Port           ; Type  ; Severity ; Details              ;
+----------------+-------+----------+----------------------+
; input_c[15..1] ; Input ; Info     ; Stuck at GND         ;
; input_c[0]     ; Input ; Info     ; Stuck at VCC         ;
+----------------+-------+----------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d|register:CCR"                                                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[15..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d|register:MDR"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 99                  ; 99               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:06     ;
; Top                            ; 00:00:10     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                         ; Details                                                                                                                                             ;
+-------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock50                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clock50                                   ; N/A                                                                                                                                                 ;
; clk                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                       ; N/A                                                                                                                                                 ;
; clk                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                       ; N/A                                                                                                                                                 ;
; controller:c|state                        ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                       ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; controller:c|state                        ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                       ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; datapath:d|reg_file:file|regs_file[3][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][0]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][0]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][10] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][10] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][11] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][11] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][12] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][12] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][13] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][13] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][14] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][14] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][15] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][15] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][1]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][1]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][2]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][2]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][3]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][3]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][4]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][4]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][5]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][5]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][6]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][6]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][7]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][7]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][8]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][8]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][9]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[3][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[3][9]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][0]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][0]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][10] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][10] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][11] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][11] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][12] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][12] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][13] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][13] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][14] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][14] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][15] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][15] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][1]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][1]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][2]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][2]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][3]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][3]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][4]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][4]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][5]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][5]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][6]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][6]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][7]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][7]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][8]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][8]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][9]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[4][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[4][9]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][0]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][0]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][10] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][10] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][11] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][11] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][12] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][12] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][13] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][13] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][14] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][14] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][15] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][15] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][1]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][1]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][2]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][2]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][3]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][3]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][4]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][4]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][5]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][5]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][6]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][6]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][7]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][7]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][8]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][8]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][9]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[5][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[5][9]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][0]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][0]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][10] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][10] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][11] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][11] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][12] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][12] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][13] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][13] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][14] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][14] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][15] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][15] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][1]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][1]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][2]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][2]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][3]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][3]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][4]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][4]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][5]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][5]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][6]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][6]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][7]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][7]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][8]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][8]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][9]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[6][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[6][9]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][0]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][0]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][10] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][10] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][11] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][11] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][12] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][12] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][13] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][13] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][14] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][14] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][15] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][15] ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][1]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][1]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][2]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][2]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][3]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][3]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][4]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][4]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][5]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][5]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][6]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][6]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][7]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][7]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][8]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][8]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][9]  ; N/A                                                                                                                                                 ;
; datapath:d|reg_file:file|regs_file[7][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|reg_file:file|regs_file[7][9]  ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[0]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[0]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[10]          ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[10]          ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[11]          ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[11]          ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[12]          ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[12]          ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[13]          ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[13]          ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[14]          ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[14]          ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[15]          ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[15]          ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[1]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[1]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[2]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[2]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[3]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[3]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[4]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[4]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[5]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[5]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[6]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[6]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[7]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[7]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[8]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[8]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[9]           ; N/A                                                                                                                                                 ;
; datapath:d|register:IR|reg_m[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datapath:d|register:IR|reg_m[9]           ; N/A                                                                                                                                                 ;
; reset_pin                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset_pin                                 ; N/A                                                                                                                                                 ;
; reset_pin                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset_pin                                 ; N/A                                                                                                                                                 ;
+-------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Tue Nov 03 16:03:12 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: reg_file
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor
Info (12021): Found 1 design units, including 1 entities, in source file mux4_to_1.v
    Info (12023): Found entity 1: mux4_to_1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_to_1.v
    Info (12023): Found entity 1: mux2_to_1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file alu_risc.v
    Info (12023): Found entity 1: alu_risc
Info (12021): Found 1 design units, including 1 entities, in source file priority_enc.v
    Info (12023): Found entity 1: Priority_enc
Warning (10236): Verilog HDL Implicit Net warning at processor.v(28): created implicit net for "mux_a1_sel"
Info (12127): Elaborating entity "processor" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:c"
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d"
Info (12128): Elaborating entity "alu_risc" for hierarchy "datapath:d|alu_risc:alu"
Info (12128): Elaborating entity "reg_file" for hierarchy "datapath:d|reg_file:file"
Info (12128): Elaborating entity "register" for hierarchy "datapath:d|register:regA"
Info (12128): Elaborating entity "memory" for hierarchy "datapath:d|memory:Mem"
Info (12128): Elaborating entity "mux2_to_1" for hierarchy "datapath:d|mux2_to_1:mux_ccr"
Info (12128): Elaborating entity "mux4_to_1" for hierarchy "datapath:d|mux4_to_1:mux_A"
Info (12128): Elaborating entity "Priority_enc" for hierarchy "datapath:d|Priority_enc:p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4v14.tdf
    Info (12023): Found entity 1: altsyncram_4v14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tgi.tdf
    Info (12023): Found entity 1: cntr_tgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "datapath:d|memory:Mem|Memory" is uninferred due to asynchronous read logic
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (65) in the Memory Initialization File "C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/processor.ram0_memory_e411fb78.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/db/processor.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (13005): Duplicate registers merged to single register
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 21 registers lost all their fanouts during netlist optimizations. The first 21 are displayed below.
    Info (17050): Register "controller:c|state~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:c|state~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:c|state~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:c|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "controller:c|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1024" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1025" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1026" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1027" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1028" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1029" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1030" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1031" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1032" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1033" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1034" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1035" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1036" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1037" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1038" lost all its fanouts during netlist optimizations.
    Info (17050): Register "datapath:d|memory:Mem|Memory~1039" lost all its fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (144001): Generated suppressed messages file C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/processor.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 197 of its 199 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
Info (21057): Implemented 4289 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 4182 logic cells
    Info (21064): Implemented 99 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 356 megabytes
    Info: Processing ended: Tue Nov 03 16:03:35 2015
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/vishrant/Downloads/EE 337/pronsm/pronsm/processor.map.smsg.


