

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_45_4'
================================================================
* Date:           Mon Mar 31 13:44:33 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_2_VITIS_LOOP_44_3_VITIS_LOOP_45_4  |        ?|        ?|        16|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    795|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     429|    244|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    126|    -|
|Register         |        -|    -|     853|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1282|   1325|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_32ns_62s_62_5_1_U1  |mul_32ns_62s_62_5_1  |        0|   5|  429|  244|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                   |                     |        0|   5|  429|  244|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln1027_1_fu_482_p2              |         +|   0|  0|   71|          64|          64|
    |add_ln1027_2_fu_289_p2              |         +|   0|  0|   71|          64|           1|
    |add_ln1027_3_fu_261_p2              |         +|   0|  0|  103|          96|           1|
    |add_ln1027_fu_470_p2                |         +|   0|  0|   69|          62|          62|
    |add_ln47_1_fu_465_p2                |         +|   0|  0|   12|          12|          12|
    |add_ln47_fu_411_p2                  |         +|   0|  0|   43|          36|          36|
    |add_ln840_1_fu_270_p2               |         +|   0|  0|   39|          32|           1|
    |add_ln840_2_fu_375_p2               |         +|   0|  0|   39|          32|           1|
    |add_ln840_fu_437_p2                 |         +|   0|  0|   12|          12|           1|
    |sub_ln47_1_fu_460_p2                |         -|   0|  0|   12|          12|          12|
    |sub_ln47_fu_352_p2                  |         -|   0|  0|   42|          35|          35|
    |and_ln1027_fu_431_p2                |       and|   0|  0|    2|           1|           1|
    |ap_block_state16_pp0_stage0_iter15  |       and|   0|  0|    2|           1|           1|
    |ap_block_state9_io                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op109_readreq_state9   |       and|   0|  0|    2|           1|           1|
    |icmp_ln1027_4_fu_256_p2             |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln1027_5_fu_276_p2             |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln1027_fu_251_p2               |      icmp|   0|  0|   18|          32|          32|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |or_ln1027_1_fu_333_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln1027_2_fu_381_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln1027_3_fu_387_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln1027_fu_321_p2                 |        or|   0|  0|    2|           1|           1|
    |select_ln1027_1_fu_281_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln1027_3_fu_370_p3           |    select|   0|  0|    2|           1|           1|
    |select_ln1027_4_fu_392_p3           |    select|   0|  0|   12|           1|           1|
    |select_ln1027_5_fu_399_p3           |    select|   0|  0|   32|           1|          32|
    |select_ln1027_7_fu_295_p3           |    select|   0|  0|   64|           1|           1|
    |select_ln1027_fu_326_p3             |    select|   0|  0|   32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    |xor_ln1027_fu_425_p2                |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0|  795|         666|         499|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_01_phi_fu_205_p4  |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_193_p4   |   9|          2|    1|          2|
    |ap_sig_allocacmp_cx_V_1                 |   9|          2|   12|         24|
    |cx_V_fu_98                              |   9|          2|   12|         24|
    |cy_V_fu_102                             |   9|          2|   32|         64|
    |first_iter_0_reg_189                    |   9|          2|    1|          2|
    |gmem_blk_n_AR                           |   9|          2|    1|          2|
    |gmem_blk_n_R                            |   9|          2|    1|          2|
    |iChannel_V_fu_110                       |   9|          2|   32|         64|
    |indvar_flatten29_fu_114                 |   9|          2|   96|        192|
    |indvar_flatten_fu_106                   |   9|          2|   64|        128|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|  256|        512|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln47_1_reg_651                 |  12|   0|   12|          0|
    |and_ln1027_reg_646                 |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |coeff_cache_addr_reg_666           |  12|   0|   12|          0|
    |cx_V_1_reg_592                     |  12|   0|   12|          0|
    |cx_V_fu_98                         |  12|   0|   12|          0|
    |cy_V_fu_102                        |  32|   0|   32|          0|
    |first_iter_01_reg_200              |   1|   0|    1|          0|
    |first_iter_0_reg_189               |   1|   0|    1|          0|
    |gmem_addr_2_read_reg_681           |  32|   0|   32|          0|
    |iChannel_V_fu_110                  |  32|   0|   32|          0|
    |icmp_ln1027_4_reg_602              |   1|   0|    1|          0|
    |icmp_ln1027_5_reg_606              |   1|   0|    1|          0|
    |icmp_ln1027_reg_597                |   1|   0|    1|          0|
    |indvar_flatten29_fu_114            |  96|   0|   96|          0|
    |indvar_flatten_fu_106              |  64|   0|   64|          0|
    |mul_ln1027_reg_656                 |  62|   0|   62|          0|
    |or_ln1027_2_reg_627                |   1|   0|    1|          0|
    |select_ln1027_1_reg_615            |  32|   0|   32|          0|
    |select_ln1027_4_reg_631            |  12|   0|   12|          0|
    |sext_ln44_mid2_v_reg_661           |  62|   0|   62|          0|
    |trunc_ln47_1_reg_641               |  10|   0|   10|          0|
    |trunc_ln47_reg_636                 |  12|   0|   12|          0|
    |add_ln47_1_reg_651                 |  64|  32|   12|          0|
    |and_ln1027_reg_646                 |  64|  32|    1|          0|
    |coeff_cache_addr_reg_666           |  64|  32|   12|          0|
    |icmp_ln1027_4_reg_602              |  64|  32|    1|          0|
    |or_ln1027_2_reg_627                |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 853| 160|  560|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WDATA      |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RDATA      |   in|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                                gmem|       pointer|
|convWidth             |   in|   32|     ap_none|                           convWidth|        scalar|
|mul_ln17_1            |   in|   96|     ap_none|                          mul_ln17_1|        scalar|
|empty                 |   in|   32|     ap_none|                               empty|        scalar|
|mul_ln17              |   in|   64|     ap_none|                            mul_ln17|        scalar|
|mul_ln38              |   in|   62|     ap_none|                            mul_ln38|        scalar|
|mul_ln39_3            |   in|   62|     ap_none|                          mul_ln39_3|        scalar|
|coeffs                |   in|   64|     ap_none|                              coeffs|        scalar|
|icmp_ln1027_1         |   in|    1|     ap_none|                       icmp_ln1027_1|        scalar|
|coeff_cache_address0  |  out|   12|   ap_memory|                         coeff_cache|         array|
|coeff_cache_ce0       |  out|    1|   ap_memory|                         coeff_cache|         array|
|coeff_cache_we0       |  out|    1|   ap_memory|                         coeff_cache|         array|
|coeff_cache_d0        |  out|   32|   ap_memory|                         coeff_cache|         array|
+----------------------+-----+-----+------------+------------------------------------+--------------+

