<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\08_Functional_Timing\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/08_Functional_Timing/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Line_Timing_5h68504qr" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="topic:1;2:115">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="title:1;3:10">Line Timing</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="p:1;6:8">Line Timing occurs when a transmit data stream is
    timed with the clock from any active receive data stream in the system or
    the PTP clock. An extra rate monitoring block (PMM) is used to measure the
    selected receive data stream or PTP clock. <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="ph:1;9:87">The output rate modulation control
    signal (ckctl) is then used by the ACB of any/all of the SERDES Banks A, B
    or C to control the transmit rate.</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="ph:2;11:69">The output
    rate modulation control signal (ckctl) is then used by the ACB of any/all
    of the SERDES Banks A or B to control the transmit rate.</ph></p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="p:2;15:8">The most common use model of Line Timing is shown in
    <xref href="#Line_Timing_5h68504qr/Ethernet_Line_Timing_Application_6h68504r6" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="xref:1;16:85" type="fig"><?ditaot gentext?>Figure 1</xref>
    below. The selected internal receive reference clock is fractionally
    divided down by FRAC_DIV and provided as an output on any of the
    PGMRCLK[7:0] device pins to an external timing card that can provide
    holdover support. The timing reference is then fed back to the device on
    one of the PTP_FWPLL_CLK[1:0] inputs. The PMM monitors the rate of this
    incoming timing reference and produces the rate modulation control signals
    used to adjust the transmit rate of any/all of the SERDES <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="ph:3;23:102">Banks A, B and C</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="ph:4;23:148">Banks A and B</ph>.</p>

    <fig id="Ethernet_Line_Timing_Application_6h68504r6" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="fig:1;25:58">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="title:2;26:14">Ethernet Line Timing Application</title>

      <image href="../Graphics/Functional_Timing__ethernet_timing_hws.svg" placement="break" width="5.5in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="image:1;28:109"/>
    </fig>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="p:3;31:8">Alternatively, the timing reference could be the PTP
    clock. In this case, the PTP DCSU is configured to generate a nominal 1.25
    GHz clock and firmware monitors IRIG B or ToD Interface events and
    messages and adjusts the PTP DCSU rate as required. The PMM will monitor
    the PTP clock and produces the rate modulation control signals used to
    adjust the transmit rate of any/all of the SERDES <ph audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="ph:5;36:94">Banks A, B and C</ph><ph audience="META-600G" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="ph:6;36:140">Banks A and B</ph>.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="p:4;38:8">Line Timing mode can be used to support Synchronous
    Ethernet (SyncE). However, by itself, the device cannot guarantee all the
    clock characteristics necessary for SyncE. In order to ensure compliance
    to SyncE (G.813 and G.8262), the external timing card would be responsible
    for meeting standards requirements concerning wander generation, holdover
    performance, and clock switchover transient performance.</p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="p:5;45:32"><b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="b:1;45:53">Internal Notes :</b></p>

    <ol audience="MSCCInternal" class="- topic/ol " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="ol:1;47:33">
      <li id="d1e1498" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="li:1;48:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="p:6;48:27">PREPID 194977
      captures all internal discussion of the Ethernet Timing Modes.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="p:7;49:77">http://bby1web03/intranet/peps/prep_edit.cfm?number=194977</p></li>

      <li id="d1e1514" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="li:2;51:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="p:8;51:27">The frequency
      of the timing reference input measured by the PMM must be a value such
      that all line rates can be derived from it with zero ppm offset. The CSU
      of each of the SERDES Banks A, B and C will be configured for nominal
      line rate. This line rate is derived from REFCLK_P/N (155.52 Mhz) and a
      CSU fraction (N/D). The rate modulation control signals (ckctl) will be
      based on the rate of the timing reference. The ACB has an additional
      fractional divider CNT_N and CNT_D that must be able to be configured to
      translate the timing reference to the line rate. The
      digi_ptp_cnt_n_cnt_d.xls
      (http://bby1dms01/DocMgmt/fileinfo.cfm?file_id=352077) shows how all OTN
      and Ethernet rates can be derived from a 125 Mhz input. It highlights
      the values of CNT_N and CNT_D for the ACB within the P56
      SERDES.</p></li>

      <li id="d1e1523" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="li:3;66:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\08_Functional_Timing\Topics\Line_Timing_5h68504qr.xml" xtrc="p:9;66:27">The SAR block
      provides support to select the reference clock for the PTP_DCSU. No good
      use case has been found for any other option than the default which is
      to use the REFCLK_P/N input. Other possible options include
      pgmrclk[7:0], irig_clki, and irig_dati</p></li>
    </ol>
  </body>
</topic>