

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_380_1'
================================================================
* Date:           Sun Oct 12 10:45:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32774|    32774|  0.328 ms|  0.328 ms|  32774|  32774|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_380_1  |    32772|    32772|         6|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     203|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     203|     106|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln380_fu_93_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln380_fu_87_p2  |      icmp|   0|  0|  13|          16|          17|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  38|          33|          20|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_10    |   9|          2|   16|         32|
    |i_fu_32                  |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_19_cast_reg_121                 |  16|   0|   64|         48|
    |i_fu_32                           |  16|   0|   16|          0|
    |mul_i_reg_146                     |  32|   0|   32|          0|
    |x_load_reg_136                    |  32|   0|   32|          0|
    |y_load_reg_141                    |  32|   0|   32|          0|
    |i_19_cast_reg_121                 |  64|  32|   64|         48|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 203|  32|  251|         96|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|grp_fu_466_p_din0   |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|grp_fu_466_p_din1   |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|grp_fu_466_p_dout0  |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|grp_fu_466_p_ce     |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_380_1|  return value|
|x_address0          |  out|   15|   ap_memory|                                                 x|         array|
|x_ce0               |  out|    1|   ap_memory|                                                 x|         array|
|x_q0                |   in|   32|   ap_memory|                                                 x|         array|
|y_address0          |  out|   15|   ap_memory|                                                 y|         array|
|y_ce0               |  out|    1|   ap_memory|                                                 y|         array|
|y_q0                |   in|   32|   ap_memory|                                                 y|         array|
|x_mask_address0     |  out|   15|   ap_memory|                                            x_mask|         array|
|x_mask_ce0          |  out|    1|   ap_memory|                                            x_mask|         array|
|x_mask_we0          |  out|    1|   ap_memory|                                            x_mask|         array|
|x_mask_d0           |  out|   32|   ap_memory|                                            x_mask|         array|
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+

