Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Sep 22 16:09:43 2020
| Host         : E7440-big-ARCH running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file TopLevel_wrapper_timing_summary_routed.rpt -pb TopLevel_wrapper_timing_summary_routed.pb -rpx TopLevel_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: TopLevel_i/clock_scaler1_0/U0/clk_bit_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TopLevel_i/debounce_0/U0/count_bin_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: TopLevel_i/debounce_0/U0/current_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: TopLevel_i/debounce_0/U0/current_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.536        0.000                      0                   18        0.174        0.000                      0                   18        3.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.536        0.000                      0                   18        0.174        0.000                      0                   18        3.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.672     3.123    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.456     3.579 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/Q
                         net (fo=1, routed)           0.539     4.118    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[1]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.792 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.020 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.020    TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.134 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]_i_1_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.357 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.357    TopLevel_i/clock_scaler1_0/U0/count_var_reg[16]_i_1_n_7
    SLICE_X110Y98        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.331    10.711    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y98        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[16]/C
                         clock pessimism              0.155    10.867    
                         clock uncertainty           -0.035    10.831    
    SLICE_X110Y98        FDCE (Setup_fdce_C_D)        0.062    10.893    TopLevel_i/clock_scaler1_0/U0/count_var_reg[16]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 10.829 - 8.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.672     3.123    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.456     3.579 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/Q
                         net (fo=1, routed)           0.539     4.118    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[1]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.792 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.020 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.020    TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.354 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.354    TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]_i_1_n_6
    SLICE_X110Y97        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.449    10.829    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y97        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[13]/C
                         clock pessimism              0.155    10.985    
                         clock uncertainty           -0.035    10.949    
    SLICE_X110Y97        FDCE (Setup_fdce_C_D)        0.062    11.011    TopLevel_i/clock_scaler1_0/U0/count_var_reg[13]
  -------------------------------------------------------------------
                         required time                         11.011    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 10.829 - 8.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.672     3.123    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.456     3.579 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/Q
                         net (fo=1, routed)           0.539     4.118    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[1]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.792 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.020 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.020    TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.333 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.333    TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]_i_1_n_4
    SLICE_X110Y97        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.449    10.829    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y97        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[15]/C
                         clock pessimism              0.155    10.985    
                         clock uncertainty           -0.035    10.949    
    SLICE_X110Y97        FDCE (Setup_fdce_C_D)        0.062    11.011    TopLevel_i/clock_scaler1_0/U0/count_var_reg[15]
  -------------------------------------------------------------------
                         required time                         11.011    
                         arrival time                          -5.333    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 10.829 - 8.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.672     3.123    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.456     3.579 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/Q
                         net (fo=1, routed)           0.539     4.118    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[1]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.792 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.020 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.020    TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.259 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.259    TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]_i_1_n_5
    SLICE_X110Y97        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.449    10.829    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y97        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[14]/C
                         clock pessimism              0.155    10.985    
                         clock uncertainty           -0.035    10.949    
    SLICE_X110Y97        FDCE (Setup_fdce_C_D)        0.062    11.011    TopLevel_i/clock_scaler1_0/U0/count_var_reg[14]
  -------------------------------------------------------------------
                         required time                         11.011    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 10.829 - 8.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.672     3.123    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.456     3.579 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/Q
                         net (fo=1, routed)           0.539     4.118    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[1]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.792 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.020 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.020    TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.243 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.243    TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]_i_1_n_7
    SLICE_X110Y97        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.449    10.829    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y97        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]/C
                         clock pessimism              0.155    10.985    
                         clock uncertainty           -0.035    10.949    
    SLICE_X110Y97        FDCE (Setup_fdce_C_D)        0.062    11.011    TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]
  -------------------------------------------------------------------
                         required time                         11.011    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.672     3.123    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.456     3.579 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/Q
                         net (fo=1, routed)           0.539     4.118    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[1]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.792 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.240 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.240    TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1_n_6
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.452    10.832    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[9]/C
                         clock pessimism              0.155    10.988    
                         clock uncertainty           -0.035    10.952    
    SLICE_X110Y96        FDCE (Setup_fdce_C_D)        0.062    11.014    TopLevel_i/clock_scaler1_0/U0/count_var_reg[9]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.557ns (74.290%)  route 0.539ns (25.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.672     3.123    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.456     3.579 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/Q
                         net (fo=1, routed)           0.539     4.118    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[1]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.792 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.219 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.219    TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1_n_4
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.452    10.832    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[11]/C
                         clock pessimism              0.155    10.988    
                         clock uncertainty           -0.035    10.952    
    SLICE_X110Y96        FDCE (Setup_fdce_C_D)        0.062    11.014    TopLevel_i/clock_scaler1_0/U0/count_var_reg[11]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 1.464ns (73.096%)  route 0.539ns (26.904%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 10.814 - 8.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.672     3.123    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.456     3.579 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/Q
                         net (fo=1, routed)           0.539     4.118    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[1]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.792 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.126 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.126    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_6
    SLICE_X110Y95        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.434    10.814    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y95        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[5]/C
                         clock pessimism              0.122    10.937    
                         clock uncertainty           -0.035    10.901    
    SLICE_X110Y95        FDCE (Setup_fdce_C_D)        0.062    10.963    TopLevel_i/clock_scaler1_0/U0/count_var_reg[5]
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 1.443ns (72.811%)  route 0.539ns (27.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 10.814 - 8.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.672     3.123    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.456     3.579 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/Q
                         net (fo=1, routed)           0.539     4.118    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[1]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.792 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.105 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.105    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_4
    SLICE_X110Y95        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.434    10.814    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y95        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[7]/C
                         clock pessimism              0.122    10.937    
                         clock uncertainty           -0.035    10.901    
    SLICE_X110Y95        FDCE (Setup_fdce_C_D)        0.062    10.963    TopLevel_i/clock_scaler1_0/U0/count_var_reg[7]
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 1.483ns (73.349%)  route 0.539ns (26.651%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.672     3.123    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.456     3.579 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/Q
                         net (fo=1, routed)           0.539     4.118    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[1]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.792 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.792    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.906 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.906    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.145 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.145    TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1_n_5
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          1.452    10.832    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/C
                         clock pessimism              0.155    10.988    
                         clock uncertainty           -0.035    10.952    
    SLICE_X110Y96        FDCE (Setup_fdce_C_D)        0.062    11.014    TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                  5.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/clk_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.735%)  route 0.212ns (53.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.660     0.879    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y98        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.141     1.020 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[16]/Q
                         net (fo=2, routed)           0.212     1.232    TopLevel_i/clock_scaler1_0/U0/count_var_reg[16]
    SLICE_X111Y95        LUT4 (Prop_lut4_I2_O)        0.045     1.277 r  TopLevel_i/clock_scaler1_0/U0/clk_bit_i_1/O
                         net (fo=1, routed)           0.000     1.277    TopLevel_i/clock_scaler1_0/U0/clk_bit_i_1_n_0
    SLICE_X111Y95        FDRE                                         r  TopLevel_i/clock_scaler1_0/U0/clk_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.824     1.230    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X111Y95        FDRE                                         r  TopLevel_i/clock_scaler1_0/U0/clk_bit_reg/C
                         clock pessimism             -0.219     1.012    
    SLICE_X111Y95        FDRE (Hold_fdre_C_D)         0.091     1.103    TopLevel_i/clock_scaler1_0/U0/clk_bit_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.508%)  route 0.121ns (25.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.676     0.895    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.141     1.036 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/Q
                         net (fo=1, routed)           0.121     1.158    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[2]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.318 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.318    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.372 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.372    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_7
    SLICE_X110Y95        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.824     1.230    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y95        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]/C
                         clock pessimism             -0.219     1.012    
    SLICE_X110Y95        FDCE (Hold_fdce_C_D)         0.105     1.117    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.084%)  route 0.121ns (24.916%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.676     0.895    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.141     1.036 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/Q
                         net (fo=1, routed)           0.121     1.158    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[2]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.318 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.318    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.383 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.383    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_5
    SLICE_X110Y95        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.824     1.230    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y95        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[6]/C
                         clock pessimism             -0.219     1.012    
    SLICE_X110Y95        FDCE (Hold_fdce_C_D)         0.105     1.117    TopLevel_i/clock_scaler1_0/U0/count_var_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.720     0.939    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDCE (Prop_fdce_C_Q)         0.141     1.080 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/Q
                         net (fo=1, routed)           0.121     1.201    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[10]
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.312 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.312    TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1_n_5
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.838     1.244    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/C
                         clock pessimism             -0.306     0.939    
    SLICE_X110Y96        FDCE (Hold_fdce_C_D)         0.105     1.044    TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.714     0.933    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y97        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.141     1.074 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[14]/Q
                         net (fo=1, routed)           0.121     1.195    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[14]
    SLICE_X110Y97        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.306 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.306    TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]_i_1_n_5
    SLICE_X110Y97        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.832     1.238    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y97        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[14]/C
                         clock pessimism             -0.306     0.933    
    SLICE_X110Y97        FDCE (Hold_fdce_C_D)         0.105     1.038    TopLevel_i/clock_scaler1_0/U0/count_var_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.676     0.895    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.141     1.036 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/Q
                         net (fo=1, routed)           0.121     1.158    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[2]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.269 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.269    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_5
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.795     1.202    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/C
                         clock pessimism             -0.307     0.895    
    SLICE_X110Y94        FDCE (Hold_fdce_C_D)         0.105     1.000    TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.508%)  route 0.121ns (25.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.705     0.924    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y95        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDCE (Prop_fdce_C_Q)         0.141     1.065 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[6]/Q
                         net (fo=1, routed)           0.121     1.186    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[6]
    SLICE_X110Y95        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.346 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.346    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_0
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.400 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.400    TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1_n_7
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.838     1.244    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]/C
                         clock pessimism             -0.219     1.026    
    SLICE_X110Y96        FDCE (Hold_fdce_C_D)         0.105     1.131    TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.299%)  route 0.121ns (23.701%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.676     0.895    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.141     1.036 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/Q
                         net (fo=1, routed)           0.121     1.158    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[2]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.318 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.318    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.408 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.408    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_6
    SLICE_X110Y95        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.824     1.230    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y95        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[5]/C
                         clock pessimism             -0.219     1.012    
    SLICE_X110Y95        FDCE (Hold_fdce_C_D)         0.105     1.117    TopLevel_i/clock_scaler1_0/U0/count_var_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.299%)  route 0.121ns (23.701%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.676     0.895    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y94        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDCE (Prop_fdce_C_Q)         0.141     1.036 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/Q
                         net (fo=1, routed)           0.121     1.158    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[2]
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.318 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.318    TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]_i_1_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.408 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.408    TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]_i_1_n_4
    SLICE_X110Y95        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.824     1.230    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y95        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[7]/C
                         clock pessimism             -0.219     1.012    
    SLICE_X110Y95        FDCE (Hold_fdce_C_D)         0.105     1.117    TopLevel_i/clock_scaler1_0/U0/count_var_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TopLevel_i/clock_scaler1_0/U0/count_var_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.720     0.939    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDCE (Prop_fdce_C_Q)         0.141     1.080 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/Q
                         net (fo=1, routed)           0.121     1.201    TopLevel_i/clock_scaler1_0/U0/count_var_reg_n_0_[10]
    SLICE_X110Y96        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.345 r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.345    TopLevel_i/clock_scaler1_0/U0/count_var_reg[8]_i_1_n_4
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=18, routed)          0.838     1.244    TopLevel_i/clock_scaler1_0/U0/clk_i
    SLICE_X110Y96        FDCE                                         r  TopLevel_i/clock_scaler1_0/U0/count_var_reg[11]/C
                         clock pessimism             -0.306     0.939    
    SLICE_X110Y96        FDCE (Hold_fdce_C_D)         0.105     1.044    TopLevel_i/clock_scaler1_0/U0/count_var_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y95  TopLevel_i/clock_scaler1_0/U0/clk_bit_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y94  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y96  TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y96  TopLevel_i/clock_scaler1_0/U0/count_var_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y97  TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y97  TopLevel_i/clock_scaler1_0/U0/count_var_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y97  TopLevel_i/clock_scaler1_0/U0/count_var_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y97  TopLevel_i/clock_scaler1_0/U0/count_var_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y98  TopLevel_i/clock_scaler1_0/U0/count_var_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y94  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y95  TopLevel_i/clock_scaler1_0/U0/clk_bit_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y94  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96  TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96  TopLevel_i/clock_scaler1_0/U0/count_var_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96  TopLevel_i/clock_scaler1_0/U0/count_var_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96  TopLevel_i/clock_scaler1_0/U0/count_var_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y94  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y94  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y94  TopLevel_i/clock_scaler1_0/U0/count_var_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y95  TopLevel_i/clock_scaler1_0/U0/count_var_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y94  TopLevel_i/clock_scaler1_0/U0/count_var_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97  TopLevel_i/clock_scaler1_0/U0/count_var_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97  TopLevel_i/clock_scaler1_0/U0/count_var_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97  TopLevel_i/clock_scaler1_0/U0/count_var_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97  TopLevel_i/clock_scaler1_0/U0/count_var_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y98  TopLevel_i/clock_scaler1_0/U0/count_var_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y94  TopLevel_i/clock_scaler1_0/U0/count_var_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y94  TopLevel_i/clock_scaler1_0/U0/count_var_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y94  TopLevel_i/clock_scaler1_0/U0/count_var_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y95  TopLevel_i/clock_scaler1_0/U0/clk_bit_reg/C



