transcript off
onbreak {quit -force}
onerror {quit -force}
transcript on

vlib work
vlib riviera/xilinx_vip
vlib riviera/xpm
vlib riviera/axi_infrastructure_v1_1_0
vlib riviera/axi_vip_v1_1_22
vlib riviera/zynq_ultra_ps_e_vip_v1_0_22
vlib riviera/xil_defaultlib
vlib riviera/axi_datamover_v5_1_37
vlib riviera/axi_sg_v4_1_21
vlib riviera/axi_dma_v7_1_37
vlib riviera/proc_sys_reset_v5_0_17
vlib riviera/smartconnect_v1_0
vlib riviera/axi_register_slice_v2_1_36
vlib riviera/generic_baseblocks_v2_1_2
vlib riviera/fifo_generator_v13_2_14
vlib riviera/axi_data_fifo_v2_1_36
vlib riviera/axi_crossbar_v2_1_38
vlib riviera/axi_protocol_converter_v2_1_37
vlib riviera/axi_clock_converter_v2_1_35
vlib riviera/blk_mem_gen_v8_4_12
vlib riviera/axi_dwidth_converter_v2_1_37

vmap xilinx_vip riviera/xilinx_vip
vmap xpm riviera/xpm
vmap axi_infrastructure_v1_1_0 riviera/axi_infrastructure_v1_1_0
vmap axi_vip_v1_1_22 riviera/axi_vip_v1_1_22
vmap zynq_ultra_ps_e_vip_v1_0_22 riviera/zynq_ultra_ps_e_vip_v1_0_22
vmap xil_defaultlib riviera/xil_defaultlib
vmap axi_datamover_v5_1_37 riviera/axi_datamover_v5_1_37
vmap axi_sg_v4_1_21 riviera/axi_sg_v4_1_21
vmap axi_dma_v7_1_37 riviera/axi_dma_v7_1_37
vmap proc_sys_reset_v5_0_17 riviera/proc_sys_reset_v5_0_17
vmap smartconnect_v1_0 riviera/smartconnect_v1_0
vmap axi_register_slice_v2_1_36 riviera/axi_register_slice_v2_1_36
vmap generic_baseblocks_v2_1_2 riviera/generic_baseblocks_v2_1_2
vmap fifo_generator_v13_2_14 riviera/fifo_generator_v13_2_14
vmap axi_data_fifo_v2_1_36 riviera/axi_data_fifo_v2_1_36
vmap axi_crossbar_v2_1_38 riviera/axi_crossbar_v2_1_38
vmap axi_protocol_converter_v2_1_37 riviera/axi_protocol_converter_v2_1_37
vmap axi_clock_converter_v2_1_35 riviera/axi_clock_converter_v2_1_35
vmap blk_mem_gen_v8_4_12 riviera/blk_mem_gen_v8_4_12
vmap axi_dwidth_converter_v2_1_37 riviera/axi_dwidth_converter_v2_1_37

vlog -work xilinx_vip  -incr "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"D:/Vivado/2025.2/Vivado/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"D:/Vivado/2025.2/Vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"D:/Vivado/2025.2/Vivado/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"D:/Vivado/2025.2/Vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"D:/Vivado/2025.2/Vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"D:/Vivado/2025.2/Vivado/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"D:/Vivado/2025.2/Vivado/data/xilinx_vip/hdl/axi_vip_if.sv" \
"D:/Vivado/2025.2/Vivado/data/xilinx_vip/hdl/clk_vip_if.sv" \
"D:/Vivado/2025.2/Vivado/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"D:/Vivado/2025.2/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"D:/Vivado/2025.2/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"D:/Vivado/2025.2/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -93  -incr \
"D:/Vivado/2025.2/Vivado/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work axi_infrastructure_v1_1_0  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_22  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/b16a/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work zynq_ultra_ps_e_vip_v1_0_22  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/sim/design_2_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_2/ip/design_2_axis_ann_0_0/sim/design_2_axis_ann_0_0.v" \

vcom -work axi_datamover_v5_1_37 -93  -incr \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/d44a/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vcom -work axi_sg_v4_1_21 -93  -incr \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/b193/hdl/axi_sg_v4_1_rfs.vhd" \

vcom -work axi_dma_v7_1_37 -93  -incr \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/7f6a/hdl/axi_dma_v7_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_2/ip/design_2_axi_dma_0_0/sim/design_2_axi_dma_0_0.vhd" \

vcom -work proc_sys_reset_v5_0_17 -93  -incr \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_2/ip/design_2_rst_ps8_0_99M_1/sim/design_2_rst_ps8_0_99M_1.vhd" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/sim/bd_ebcc_psr_aclk_0.vhd" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/3d9a/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_2/sim/bd_ebcc_s00mmu_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/7785/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_3/sim/bd_ebcc_s00tr_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/3051/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_4/sim/bd_ebcc_s00sic_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/852f/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_5/sim/bd_ebcc_s00a2s_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_6/sim/bd_ebcc_sarn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_7/sim/bd_ebcc_srn_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/fca9/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_8/sim/bd_ebcc_m00s2a_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/e44a/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_9/sim/bd_ebcc_m00e_0.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/sim/bd_ebcc.v" \

vcom -work smartconnect_v1_0 -93  -incr \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/cb42/hdl/sc_ultralite_v1_0_rfs.vhd" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/cb42/hdl/sc_ultralite_v1_0_rfs.sv" \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/0848/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work axi_register_slice_v2_1_36  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_axi_smc_0/sim/design_2_axi_smc_0.sv" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_1/sim/bd_6b7d_psr_aclk_0.vhd" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_6b7d_s00mmu_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_6b7d_s00tr_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_6b7d_s00sic_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_6b7d_s00a2s_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_6b7d_sawn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_6b7d_swn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_6b7d_sbn_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_6b7d_m00s2a_0.sv" \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_6b7d_m00e_0.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/bd_0/sim/bd_6b7d.v" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_axi_smc_1_0/sim/design_2_axi_smc_1_0.sv" \

vlog -work generic_baseblocks_v2_1_2  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work fifo_generator_v13_2_14  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/d654/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_14 -93  -incr \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/d654/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_14  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/d654/hdl/fifo_generator_v13_2_rfs.v" \

vlog -work axi_data_fifo_v2_1_36  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_38  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_ps8_0_axi_periph_upgraded_ipi_imp_xbar_0/sim/design_2_ps8_0_axi_periph_upgraded_ipi_imp_xbar_0.v" \

vlog -work axi_protocol_converter_v2_1_37  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/d98a/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work axi_clock_converter_v2_1_35  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/e059/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

vlog -work blk_mem_gen_v8_4_12  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/42f3/simulation/blk_mem_gen_v8_4.v" \

vlog -work axi_dwidth_converter_v2_1_37  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/21f8/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/ec67/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/a0fe/hdl" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" "+incdir+../../../../AllSystolic6x6.gen/sources_1/bd/design_2/ipshared/00fe/hdl/verilog" "+incdir+D:/Vivado/2025.2/Vivado/data/rsb/busdef" "+incdir+D:/Vivado/2025.2/Vivado/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_22 -l zynq_ultra_ps_e_vip_v1_0_22 -l xil_defaultlib -l axi_datamover_v5_1_37 -l axi_sg_v4_1_21 -l axi_dma_v7_1_37 -l proc_sys_reset_v5_0_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_36 -l generic_baseblocks_v2_1_2 -l fifo_generator_v13_2_14 -l axi_data_fifo_v2_1_36 -l axi_crossbar_v2_1_38 -l axi_protocol_converter_v2_1_37 -l axi_clock_converter_v2_1_35 -l blk_mem_gen_v8_4_12 -l axi_dwidth_converter_v2_1_37 \
"../../../bd/design_2/ip/design_2_ps8_0_axi_periph_imp_auto_ds_0/sim/design_2_ps8_0_axi_periph_imp_auto_ds_0.v" \
"../../../bd/design_2/ip/design_2_ps8_0_axi_periph_imp_auto_pc_0/sim/design_2_ps8_0_axi_periph_imp_auto_pc_0.v" \
"../../../bd/design_2/ip/design_2_ps8_0_axi_periph_imp_auto_ds_1/sim/design_2_ps8_0_axi_periph_imp_auto_ds_1.v" \
"../../../bd/design_2/ip/design_2_ps8_0_axi_periph_imp_auto_pc_1/sim/design_2_ps8_0_axi_periph_imp_auto_pc_1.v" \
"../../../bd/design_2/sim/design_2.v" \

vlog -work xil_defaultlib \
"glbl.v"

