var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[3.39527, 2.02086, 1.53973, 2.45363, 0.353535], "total":[26662, 43280, 168, 14, 87], "name":"Kernel System", "max_resources":[1405440, 2810880, 6847, 3960, 70272], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[13132, 20030, 112, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[4121, 5284, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"t1-1_ul8.cl:5 (chan)", "type":"resource", "data":[15, 104, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":5}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 1 deep."}, {"type":"brief", "text":"32b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"in", "compute_units":1, "type":"function", "total_percent":[0.360469, 0.214595, 0.163436, 0.146049, 0.0757576], "total_kernel_resources":[2716, 4594, 10, 3, 15], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (t1-1_ul8.cl:15)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'ul\' (t1-1_ul8.cl:17)", "type":"resource", "data":[16, 74, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":17}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width,\\n1 reg, 32 width"}]}, {"name":"in.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 295, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 261, 0, 0, 0]}, {"name":"t1-1_ul8.cl:15", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:15", "type":"resource", "data":[261, 94, 0, 3, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"in.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:15", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[29, 41, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:15", "type":"resource", "data":[105, 1, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"in.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:21", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":21}]]}]}]}, {"name":"in.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[53, 253, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[53, 253, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[100, 108, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:15", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]]}, {"name":"t1-1_ul8.cl:17", "type":"resource", "data":[35, 9, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":17}]]}, {"name":"t1-1_ul8.cl:18", "type":"resource", "data":[56, 96, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":18}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[47, 75, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:17", "type":"resource", "data":[42, 2, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":17}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:18", "type":"resource", "data":[508, 2020, 9, 0, 2], "debug":[[{"filename":"t1-1_ul8.cl", "line":18}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[472, 2018, 9, 0, 2], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"matrixMult", "compute_units":1, "type":"function", "total_percent":[1.00268, 0.57747, 0.469497, 0.642617, 0.277778], "total_kernel_resources":[6676, 13197, 44, 11, 72], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (t1-1_ul8.cl:33)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'j\' (t1-1_ul8.cl:38)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":38}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'k\' (t1-1_ul8.cl:35)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":35}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'k\' (t1-1_ul8.cl:41)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":41}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1 (depth was increased by a factor of 41 due to a loop initiation interval of 41.)"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'running_sum\' (t1-1_ul8.cl:39)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":39}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1 (depth was increased by a factor of 41 due to a loop initiation interval of 41.)"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"t1-1_ul8.cl:31 (tA)", "type":"resource", "data":[0, 0, 7, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":31}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"4096 bytes", "Implemented size":"4096 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"128 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n4096B requested,\\n4096B implemented."}]}, {"name":"matrixMult.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 204, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 100, 0, 0, 0]}, {"name":"t1-1_ul8.cl:33", "type":"resource", "data":[0, 100, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]]}, {"name":"t1-1_ul8.cl:35", "type":"resource", "data":[0, 2, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":35}]]}, {"name":"t1-1_ul8.cl:38", "type":"resource", "data":[0, 2, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":38}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:33", "type":"resource", "data":[431, 100, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[96, 96, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":3, "data":[99, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:35", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":35}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:38", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":38}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 41, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[57, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:33", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]]}, {"name":"t1-1_ul8.cl:42", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":42}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[30, 42, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:33", "type":"resource", "data":[105, 1, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:48", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":48}]]}]}]}, {"name":"matrixMult.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[31, 111, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[31, 111, 0, 0, 1]}]}, {"name":"Cluster logic", "type":"resource", "data":[25, 39, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:44", "type":"resource", "data":[55, 46, 0, 1.5, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":44}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[78, 344, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[78, 344, 0, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[110, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:33", "type":"resource", "data":[52, 68, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]]}, {"name":"t1-1_ul8.cl:35", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":35}]]}, {"name":"t1-1_ul8.cl:42", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":42}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[43, 53, 0, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:35", "type":"resource", "data":[105, 1, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":35}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:36", "type":"resource", "data":[35, 24, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":36}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"t1-1_ul8.cl", "line":"31"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[27, 221, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[27, 221, 0, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[101, 77, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:33", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]]}, {"name":"t1-1_ul8.cl:38", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":38}]]}, {"name":"t1-1_ul8.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":44}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[81, 141, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:38", "type":"resource", "data":[105, 0, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":38}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:42", "type":"resource", "data":[55, 46, 0, 1.5, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":42}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B6", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:42", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":42}]]}]}]}, {"name":"matrixMult.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[534, 3031, 4, 0, 36], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[534, 3031, 4, 0, 36]}]}, {"name":"Feedback", "type":"resource", "data":[57, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:33", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]]}, {"name":"t1-1_ul8.cl:38", "type":"resource", "data":[16, 41, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":38}]]}, {"name":"t1-1_ul8.cl:39", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":39}]]}, {"name":"t1-1_ul8.cl:41", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":41}]]}, {"name":"t1-1_ul8.cl:42", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":42}]]}, {"name":"t1-1_ul8.cl:44", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":44}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[291, 501, 13, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:41", "type":"resource", "data":[320, 12, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":41}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 4, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:42", "type":"resource", "data":[1609, 3256, 10, 8, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":42}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[1577, 3256, 10, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}, {"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"t1-1_ul8.cl", "line":"31"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[32, 386, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 386, 0, 0, 1]}]}, {"name":"Cluster logic", "type":"resource", "data":[58, 104, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[39, 5, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":13, "data":[13, 5, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}]}, {"name":"t1-1_ul8.cl:42", "type":"resource", "data":[200, 96, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":42}]], "children":[{"name":"32-bit Select", "type":"resource", "count":7, "data":[200, 96, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:44", "type":"resource", "data":[398, 2128, 10, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":44}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[366, 2128, 10, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[4121,5284,0,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[15,104,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":5}]],"details":[{"text":"Channel is implemented 32 bits wide by 1 deep.","type":"text"},{"text":"32b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"t1-1_ul8.cl:5 (chan)","type":"resource"}],"data":[15,104,0,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[247,251,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (t1-1_ul8.cl:15)","type":"resource"},{"data":[16,74,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 5 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'ul\' (t1-1_ul8.cl:17)","type":"resource"},{"children":[{"count":3,"data":[58,521,1,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[58,521,1,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[110,92,0,3,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"33-bit Select","type":"resource"}],"data":[366,129,0,3,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"t1-1_ul8.cl:15","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[42,2,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"t1-1_ul8.cl:17","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":18}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":18}]],"name":"Channel Write","type":"resource"},{"count":1,"data":[472,2018,9,0,2],"debug":[[{"filename":"t1-1_ul8.cl","line":18}]],"name":"Load","type":"resource"}],"data":[508,2020,9,0,2],"debug":[[{"filename":"t1-1_ul8.cl","line":18}]],"name":"t1-1_ul8.cl:18","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2716,4594,10,3,15],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"in","total_kernel_resources":[2716,4594,10,3,15],"total_percent":[0.360469,0.214595,0.163436,0.146049,0.0757576],"type":"function"},{"children":[{"data":[901,1213,13,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (t1-1_ul8.cl:33)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (t1-1_ul8.cl:38)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'k\' (t1-1_ul8.cl:35)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1 (depth was increased by a factor of 41 due to a loop initiation interval of 41.)","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'k\' (t1-1_ul8.cl:41)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1 (depth was increased by a factor of 41 due to a loop initiation interval of 41.)","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'running_sum\' (t1-1_ul8.cl:39)","type":"resource"},{"data":[0,0,7,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"128 words","Bank width":"256 bits","Implemented size":"4096 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n4096B requested,\\n4096B implemented.","type":"brief"}],"name":"t1-1_ul8.cl:31 (tA)","type":"resource"},{"children":[{"count":7,"data":[720,4234,4,0,46],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":13,"data":[13,5,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[759,4239,4,0,46],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,100,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[96,96,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[132,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"33-bit Select","type":"resource"}],"data":[536,201,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"t1-1_ul8.cl:33","type":"resource"},{"children":[{"count":1,"data":[0,2,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"State","type":"resource"},{"count":4,"data":[4,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"33-bit Select","type":"resource"}],"data":[142,4,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":35}]],"name":"t1-1_ul8.cl:35","type":"resource"},{"children":[{"count":1,"data":[0,2,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"33-bit Select","type":"resource"}],"data":[141,3,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":38}]],"name":"t1-1_ul8.cl:38","type":"resource"},{"children":[{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[366,2128,10,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"Store","type":"resource"}],"data":[453,2174,10,1.5,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"t1-1_ul8.cl:44","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":36}]],"name":"Channel Read","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":36}]],"name":"Store","type":"resource"}],"data":[35,24,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":36}]],"name":"t1-1_ul8.cl:36","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"t1-1_ul8.cl","line":42}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":42}]],"name":"32-bit Integer Add","type":"resource"},{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"t1-1_ul8.cl","line":42}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":2,"data":[1577,3256,10,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":42}]],"name":"Load","type":"resource"},{"count":7,"data":[200,96,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":42}]],"name":"32-bit Select","type":"resource"}],"data":[1864,3398,10,9.5,0],"debug":[[{"filename":"t1-1_ul8.cl","line":42}]],"name":"t1-1_ul8.cl:42","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,4,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"32-bit Integer Add","type":"resource"},{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[320,12,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"t1-1_ul8.cl:41","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6676,13197,44,11,72],"debug":[[{"filename":"t1-1_ul8.cl","line":31}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"matrixMult","total_kernel_resources":[6676,13197,44,11,72],"total_percent":[1.00268,0.57747,0.469497,0.642617,0.277778],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[13530,23250,56,14,87],"debug_enabled":"true","max_resources":[1405440,2810880,6847,3960,70272],"name":"Kernel System","total":[26662,43280,168,14,87],"total_percent":[3.39527,2.02086,1.53973,2.45363,0.353535],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"in", "children":[{"type":"bb", "id":3, "name":"in.B0", "details":[{"type":"table", "Latency":"17"}]}, {"type":"bb", "id":4, "name":"in.B1", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"6"}]}, {"type":"bb", "id":5, "name":"in.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":6, "name":"in.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"in.B4", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"t1-1_ul8.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"13", "Latency":"185", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Channel Write", "debug":[[{"filename":"t1-1_ul8.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"199", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":11, "name":"Loop Input", "debug":[[{"filename":"t1-1_ul8.cl", "line":17}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"12"}]}, {"type":"inst", "id":12, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"199", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"199", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":14, "name":"matrixMult", "children":[{"type":"bb", "id":15, "name":"matrixMult.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":16, "name":"matrixMult.B1", "details":[{"type":"table", "Latency":"9", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"21"}]}, {"type":"bb", "id":17, "name":"matrixMult.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":18, "name":"matrixMult.B3", "details":[{"type":"table", "Latency":"12"}]}, {"type":"bb", "id":19, "name":"matrixMult.B4", "children":[{"type":"inst", "id":24, "name":"Channel Read", "debug":[[{"filename":"t1-1_ul8.cl", "line":36}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"t1-1_ul8.cl", "line":36}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tA", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Loop Input", "debug":[[{"filename":"t1-1_ul8.cl", "line":35}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"30"}]}, {"type":"inst", "id":30, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"21", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"21", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":20, "name":"matrixMult.B5", "details":[{"type":"table", "Latency":"15", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"34"}]}, {"type":"bb", "id":21, "name":"matrixMult.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":22, "name":"matrixMult.B7", "children":[{"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"t1-1_ul8.cl", "line":42}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"45", "Latency":"157", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"t1-1_ul8.cl", "line":42}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tA", "Start Cycle":"206", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Loop Input", "debug":[[{"filename":"t1-1_ul8.cl", "line":41}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"32"}]}, {"type":"inst", "id":32, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"254", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"254", "II":"41", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 41. See Loops Analysis for more information."}]}, {"type":"bb", "id":23, "name":"matrixMult.B8", "children":[{"type":"inst", "id":28, "name":"Store", "debug":[[{"filename":"t1-1_ul8.cl", "line":44}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"8", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":34, "name":"End", "details":[{"type":"table", "Start Cycle":"10", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":35, "name":"Local Memory", "children":[{"type":"memsys", "id":36, "name":"tA", "debug":[[{"filename":"t1-1_ul8.cl", "line":31}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n4096B implemented"}], "Requested size":"4096 bytes", "Implemented size":"4096 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"128 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":13, "name":"HBM0", "details":[{"type":"table", "Number of banks":"1"}]}]}, {"type":"channel", "id":10, "name":"chan", "debug":[[{"filename":"t1-1_ul8.cl", "line":13}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1"}]}], "links":[{"from":9, "to":10}, {"from":6, "to":4}, {"from":3, "to":4}, {"from":6, "to":5}, {"from":12, "to":6}, {"from":12, "to":11}, {"from":4, "to":11}, {"from":8, "to":12}, {"from":9, "to":12}, {"from":11, "to":8}, {"from":8, "to":9}, {"from":13, "to":8}, {"from":10, "to":24}, {"from":36, "to":27}, {"from":25, "to":36}, {"from":21, "to":16}, {"from":15, "to":16}, {"from":21, "to":17}, {"from":30, "to":18}, {"from":30, "to":29}, {"from":16, "to":29}, {"from":24, "to":30}, {"from":25, "to":30}, {"from":34, "to":20}, {"from":18, "to":20}, {"from":34, "to":21}, {"from":32, "to":31}, {"from":20, "to":31}, {"from":26, "to":32}, {"from":27, "to":32}, {"from":32, "to":33}, {"from":28, "to":34}, {"from":29, "to":24}, {"from":24, "to":25}, {"from":31, "to":26}, {"from":26, "to":27}, {"from":33, "to":28}, {"from":13, "to":26}, {"from":28, "to":13}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: in", "data":["", "", ""], "debug":[[{"filename":"t1-1_ul8.cl", "line":13}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"in.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"in.B4", "data":["Yes", "~1", "5"], "debug":[[{"filename":"t1-1_ul8.cl", "line":17}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"18"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"18"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: matrixMult", "data":["", "", ""], "debug":[[{"filename":"t1-1_ul8.cl", "line":25}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"matrixMult.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across matrixMult.B4, matrixMult.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"36"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"42"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"matrixMult.B4", "data":["Yes", "~1", "4"], "debug":[[{"filename":"t1-1_ul8.cl", "line":35}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"36"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}, {"name":"matrixMult.B5", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"t1-1_ul8.cl", "line":38}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"8X Partially unrolled matrixMult.B7", "data":["Yes", "~41", "0"], "debug":[[{"filename":"t1-1_ul8.cl", "line":41}]], "details":[{"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"running_sum (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"39"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"42"}]}, {"type":"text", "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"42"}]}, {"type":"text", "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"42"}]}, {"type":"text", "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"42"}]}, {"type":"text", "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"42"}]}, {"type":"text", "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"42"}]}, {"type":"text", "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"42"}]}, {"type":"text", "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"42"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"42"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"in.B0":{"name":"in.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "in.B1":{"name":"in.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"15"}]}]}}, "in.B2":{"name":"in.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "in.B3":{"name":"in.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "in.B4":{"name":"in.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":199, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"17"}]}]}}, "matrixMult.B0":{"name":"matrixMult.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "matrixMult.B1":{"name":"matrixMult.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"33"}]}]}}, "matrixMult.B2":{"name":"matrixMult.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "matrixMult.B3":{"name":"matrixMult.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "matrixMult.B4":{"name":"matrixMult.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":21, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"35"}]}]}}, "matrixMult.B5":{"name":"matrixMult.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":15, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"38"}]}]}}, "matrixMult.B6":{"name":"matrixMult.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "matrixMult.B7":{"name":"matrixMult.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":41, "latency":254, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"41"}]}]}}, "matrixMult.B8":{"name":"matrixMult.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}}, "functions":{"in":{"debug":[{"filename":"t1-1_ul8.cl", "line":13}], "loop_hierachy":{"in__no_loop":["in.B0", "in.B2"], "in.B1":["in.B1", "in.B4", "in.B3"], "in.B4":["in.B4"]}}, "matrixMult":{"debug":[{"filename":"t1-1_ul8.cl", "line":25}], "loop_hierachy":{"matrixMult__no_loop":["matrixMult.B0", "matrixMult.B2"], "matrixMult.B1":["matrixMult.B1", "matrixMult.B3", "matrixMult.B4", "matrixMult.B5", "matrixMult.B6"], "matrixMult.B4":["matrixMult.B4"], "matrixMult.B5":["matrixMult.B5", "matrixMult.B7", "matrixMult.B8"], "matrixMult.B7":["matrixMult.B7"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"in", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel matrixMult"}], "debug":[[{"filename":"t1-1_ul8.cl", "line":13}]]}, {"name":"matrixMult", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop matrixMult.B7."}], "debug":[[{"filename":"t1-1_ul8.cl", "line":25}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"in", "data":[2716, 4594, 10, 3, 15], "debug":[[{"filename":"t1-1_ul8.cl", "line":13}]]}, {"name":"matrixMult", "data":[6676, 13197, 44, 11, 72], "debug":[[{"filename":"t1-1_ul8.cl", "line":25}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[9392, 17791, 54, 14, 87]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[4121, 5284, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[13132, 20030, 112, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[15, 104, 0, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[26662, 43280, 168, 14, 87], "data_percent":[1.89706, 1.53973, 2.45363, 0.353535]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1405440, 2810880, 6847, 3960, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"t1-1_ul8.cl", "line":42}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["t1_1_ul8"],"name":"Project Name"},{"data":["Stratix 10, 1SM21BHU2F53E2VGS1, s10mx_ref:s10mx_hbm"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":[""],"name":"Quartus Version"},{"data":["aoc -rtl -board-package=/home/angelica/Quartus/s10mx_ref t1-1_ul8.cl"],"name":"Command"},{"data":["Thu Sep 10 11:22:01 2020"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"t1-1_ul8.cl","line":25}]],"details":["Compiler Warning: t1-1_ul8.cl:25: declaring global argument \'B\' with no \'restrict\' may lead to low performance for kernel \'matrixMult\'"],"name":"t1-1_ul8.cl:25: declaring global argument \'B\' with no \'restrict\' may lead to low performance for kernel \'matrixMult\'"}]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and f<sub>MAX</sub> data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fileJSON=[{"path":"/home/angelica/exm_MX/test_benchmark/boyi/MM/SWI+CH/t1-1_ul8.cl", "name":"t1-1_ul8.cl", "has_active_debug_locs":false, "absName":"/home/angelica/exm_MX/test_benchmark/boyi/MM/SWI+CH/t1-1_ul8.cl", "content":"//from CHI benchmark, optimazed with Boyi Benchmark\012\012 #pragma OPENCL EXTENSION cl_intel_channels : enable \012\012channel float chan;\012\012#define SIMD 16\012#define BLOCK 64\012\012\012//unoptimized kernel due to load uinit have a lsu_width< bl*dq\012__kernel \012void in( __global float *A, int A_width, int C_height)\012{\012	for (int i = 0; i < A_width * C_height; i ++){\012		#pragma unroll SIMD\012		for (int ul = 0; ul < SIMD; ul ++){\012			write_channel_intel(chan, A[i*SIMD + ul]);\012		}\012	}\012}\012\012\012__kernel \012void matrixMult( // Input and output matrices\012                 __global float *restrict C,\012                 __global float *B, \012                 // Widths of matrices.\012                 int A_width, int C_width, int C_height)\012{\012	float tA[1024];\012\012	for (int i = 0; i < C_height; i ++){\012		\012		for (int k = 0; k < A_width; k++)\012			tA[k] = read_channel_intel(chan);\012\012		for (int j = 0; j < C_width; j ++){\012			float running_sum = 0.0f;\012			#pragma unroll 8\012			for (int k = 0; k < A_width; k++){\012				running_sum += tA[k] *	B[j * C_width + k];		\012			}\012			C[i * C_width + j] = running_sum;\012		}\012\012	}\012}\012"}];