#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 11 18:04:30 2018
# Process ID: 7064
# Current directory: C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git/Reaction_Timer_assignment1.runs/synth_1
# Command line: vivado.exe -log reactionTimer_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source reactionTimer_TOP.tcl
# Log file: C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git/Reaction_Timer_assignment1.runs/synth_1/reactionTimer_TOP.vds
# Journal file: C:/Users/Wendy Li/Desktop/FPGA1/project/Reaction_Timer_assignment1_git/Reaction_Timer_assignment1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source reactionTimer_TOP.tcl -notrace
