
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003098                       # Number of seconds simulated
sim_ticks                                  3097688762                       # Number of ticks simulated
final_tick                                 3097688762                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192704                       # Simulator instruction rate (inst/s)
host_op_rate                                   206568                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              723451399                       # Simulator tick rate (ticks/s)
host_mem_usage                                1191228                       # Number of bytes of host memory used
host_seconds                                     4.28                       # Real time elapsed on the host
sim_insts                                      825120                       # Number of instructions simulated
sim_ops                                        884484                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         2210368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          729344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2939712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2210368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2210368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        35328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           35328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            34537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            11396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           552                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                552                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          713553933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          235447799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             949001732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     713553933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        713553933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11404632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11404632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11404632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         713553933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         235447799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            960406364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       45933                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45821                       # Number of write requests accepted
system.mem_ctrls.readBursts                     91866                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    91642                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1890432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1049280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2889280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2939712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2932544                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  32790                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1327                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               378                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3097678766                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 91866                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                91642                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.119021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   281.689726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.297304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63           203      1.53%      1.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         2028     15.33%     16.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         1342     10.14%     27.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          734      5.55%     32.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          510      3.85%     36.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          413      3.12%     39.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          268      2.03%     41.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          261      1.97%     43.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         7474     56.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13233                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      11.219373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     10.096870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.722658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             132      2.51%      2.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7            1142     21.69%     24.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11           1359     25.81%     50.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          1235     23.46%     73.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          1313     24.94%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            74      1.41%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             9      0.17%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5265                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.149098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.036582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.095006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3813     72.42%     72.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              103      1.96%     74.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              135      2.56%     76.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               94      1.79%     78.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              676     12.84%     91.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              199      3.78%     95.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              159      3.02%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               53      1.01%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.11%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.11%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.09%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.08%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.08%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                4      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5265                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2065861963                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3247381963                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  295380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34969.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54969.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       610.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       932.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    949.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    946.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    50345                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85781                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.98                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33760.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 23633400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             12449606.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                69473376                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               84511440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             19271460                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             77242791                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         1083280.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    20789090.850000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy            8415                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           308462860.050000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             99.578390                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1324780116                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3323333                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     103610000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      2336190                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1665933857                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1322485382                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   62066                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4713                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1103                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                30312                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   29654                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.829243                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   27738                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                107                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             307                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              143                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           77                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3718715                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1028307                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         833196                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       62066                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              57556                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        920783                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2268                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           341                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          606                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    834260                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   664                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1951283                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.457862                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.554415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1115576     57.17%     57.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   777996     39.87%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57711      2.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1951283                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.016690                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.224055                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   820140                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                376549                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    727605                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 26078                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    911                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                29804                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   226                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 889736                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1283                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    911                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   844500                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  235667                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3088                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    724379                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                142738                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 888727                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   357                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 17217                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     78                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 114352                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   5082                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              763191                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3988320                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1006430                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                759156                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     4034                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 62                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             62                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     52131                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               210475                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              105289                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             12562                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               64                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     887679                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 112                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    887303                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                31                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            3306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         5812                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1951283                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.454728                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.665231                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1253822     64.26%     64.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              507619     26.01%     90.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              189842      9.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1951283                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9375     76.57%     76.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2863     23.38%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                571590     64.42%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               210425     23.72%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              105255     11.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 887303                       # Type of FU issued
system.cpu.iq.rate                           0.238605                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       12243                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013798                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3738126                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            891091                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       886420                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  37                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 899512                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      21                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            64133                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1028                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          199                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    911                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1314                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 11802                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              888296                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                210475                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               105289                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 62                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11648                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            113                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          791                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  904                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                886573                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                209938                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               730                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           505                       # number of nop insts executed
system.cpu.iew.exec_refs                       315129                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    61045                       # Number of branches executed
system.cpu.iew.exec_stores                     105191                       # Number of stores executed
system.cpu.iew.exec_rate                     0.238408                       # Inst execution rate
system.cpu.iew.wb_sent                         886497                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        886436                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    467693                       # num instructions producing a value
system.cpu.iew.wb_consumers                    517165                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.238372                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.904340                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            2997                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             110                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               890                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1949339                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.453992                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.725139                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1335257     68.50%     68.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       343179     17.60%     86.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       270903     13.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1949339                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               825621                       # Number of instructions committed
system.cpu.commit.committedOps                 884985                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         314537                       # Number of memory references committed
system.cpu.commit.loads                        209447                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                      60851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    878994                       # Number of committed integer instructions.
system.cpu.commit.function_calls                27582                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           570445     64.46%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          209447     23.67%     88.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         105074     11.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            884985                       # Class of committed instruction
system.cpu.commit.bw_lim_events                270903                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2566288                       # The number of ROB reads
system.cpu.rob.rob_writes                     1777912                       # The number of ROB writes
system.cpu.timesIdled                           32707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1767432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      825120                       # Number of Instructions Simulated
system.cpu.committedOps                        884484                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.506878                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.506878                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.221883                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.221883                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1001685                       # number of integer regfile reads
system.cpu.int_regfile_writes                  743268                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   3289024                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17108                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  315816                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    197                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             11380                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.996730                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              237613                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11396                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.850562                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.996730                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1013992                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1013992                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       133736                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133736                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       103782                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103782                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           46                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           49                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        237518                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           237518                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       237518                       # number of overall hits
system.cpu.dcache.overall_hits::total          237518                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        11907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11907                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1126                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        13033                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13033                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        13033                       # number of overall misses
system.cpu.dcache.overall_misses::total         13033                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    915472842                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    915472842                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     88198122                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     88198122                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       415667                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       415667                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1003670964                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1003670964                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1003670964                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1003670964                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       145643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       145643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       104908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       104908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       250551                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       250551                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       250551                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       250551                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.081755                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081755                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010733                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010733                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.052017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.052017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.052017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052017                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 76885.264298                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76885.264298                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78328.705151                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78328.705151                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 138555.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 138555.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77009.971917                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77009.971917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77009.971917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77009.971917                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11380                       # number of writebacks
system.cpu.dcache.writebacks::total             11380                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          961                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          961                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          676                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          676                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1637                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1637                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1637                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1637                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        10946                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10946                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          450                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          450                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        11396                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11396                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        11396                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11396                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    798376363                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    798376363                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     42865020                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     42865020                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    841241383                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    841241383                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    841241383                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    841241383                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.075156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.075156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004289                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004289                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.045484                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045484                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.045484                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045484                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 72937.727298                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72937.727298                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 95255.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95255.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73819.005177                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73819.005177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73819.005177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73819.005177                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             34521                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.995297                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              799635                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             34537                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.152995                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.995297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1703055                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1703055                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       799635                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          799635                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        799635                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           799635                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       799635                       # number of overall hits
system.cpu.icache.overall_hits::total          799635                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        34624                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         34624                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        34624                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          34624                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        34624                       # number of overall misses
system.cpu.icache.overall_misses::total         34624                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2263271132                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2263271132                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2263271132                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2263271132                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2263271132                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2263271132                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       834259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       834259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       834259                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       834259                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       834259                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       834259                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.041503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041503                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.041503                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041503                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.041503                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041503                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65367.119108                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65367.119108                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 65367.119108                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65367.119108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 65367.119108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65367.119108                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        31343                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               540                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.042593                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        34521                       # number of writebacks
system.cpu.icache.writebacks::total             34521                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           87                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           87                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           87                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        34537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        34537                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        34537                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        34537                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        34537                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        34537                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2212687507                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2212687507                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2212687507                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2212687507                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2212687507                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2212687507                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.041398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.041398                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041398                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.041398                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041398                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 64067.160060                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64067.160060                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 64067.160060                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64067.160060                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 64067.160060                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64067.160060                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         91834                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        45901                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           80                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3097688762                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              45482                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          552                       # Transaction distribution
system.membus.trans_dist::WritebackClean        45349                       # Transaction distribution
system.membus.trans_dist::ReadExReq               451                       # Transaction distribution
system.membus.trans_dist::ReadExResp              451                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          34537                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10945                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       103595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        34172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 137767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4419712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1457664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5877376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45933                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001742                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041697                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45853     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                      80      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               45933                       # Request fanout histogram
system.membus.reqLayer0.occupancy           321328004                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          183464325                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           60983556                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
