Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Cassie/Desktop/13/susica/ShiftReg8b/shift_reg_isim_beh.exe -prj C:/Users/Cassie/Desktop/13/susica/ShiftReg8b/shift_reg_beh.prj work.shift_reg work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Cassie/Desktop/13/susica/ShiftReg8b/fir.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module INV
Compiling module AND2
Compiling module OR2
Compiling module FD
Compiling module shift_reg
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Users/Cassie/Desktop/13/susica/ShiftReg8b/shift_reg_isim_beh.exe
Fuse Memory Usage: 27828 KB
Fuse CPU Usage: 296 ms
