
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004512                       # Number of seconds simulated (Second)
simTicks                                   4511761000                       # Number of ticks simulated (Tick)
finalTick                                  4511761000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    267.80                       # Real time elapsed on the host (Second)
hostTickRate                                 16847301                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     707392                       # Number of bytes of host memory used (Byte)
simInsts                                     32157085                       # Number of instructions simulated (Count)
simOps                                       62340080                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   120077                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     232783                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         18047045                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.561215                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.781848                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        65907913                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       64718129                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  26348                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              3568002                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7272849                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 121                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            17861232                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.623385                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.357959                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2697811     15.10%     15.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1348401      7.55%     22.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2112010     11.82%     34.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2203071     12.33%     46.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2418741     13.54%     60.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2270010     12.71%     73.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2743389     15.36%     88.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1491245      8.35%     96.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    576554      3.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              17861232                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1007445     82.79%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     82.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  28747      2.36%     85.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     49      0.00%     85.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                  19380      1.59%     86.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 12754      1.05%     87.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     87.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   14      0.00%     87.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                64      0.01%     87.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 1      0.00%     87.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult             1479      0.12%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     87.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  95991      7.89%     95.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  4569      0.38%     96.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             29788      2.45%     98.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            16558      1.36%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cvt                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16DotProd              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MultAcc              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Bf16Cvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.issuedInstType_0::No_OpClass        830661      1.28%      1.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntAlu          49838317     77.01%     78.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntMult            90363      0.14%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntDiv            920334      1.42%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd          345608      0.53%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp               0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt               0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMult              0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv               0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc              0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd              672      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu           405254      0.63%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp             1230      0.00%     81.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt           363858      0.56%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc          416433      0.64%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShift            625      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     82.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd       278528      0.43%     82.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     82.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp            0      0.00%     82.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt        16384      0.03%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult       262144      0.41%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAes                0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix             0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemRead          6227428      9.62%     92.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemWrite         3533703      5.46%     98.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead      1012165      1.56%     99.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite       174422      0.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IprAccess              0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::total           64718129                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.586079                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1216840                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.018802                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                141619063                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                66058057                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        60959231                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   6921615                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  3418163                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          3284518                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    61589883                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      3514425                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                        9486272                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                  64601194                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         3.58                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       6.81                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.53                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                    307897                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             981                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          185813                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        7179302                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3739824                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       231127                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        44964                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.bac.fetchTargets                         0                       # Number of fetch targets created  (Count)
system.cpu.bac.branches                       7548805                       # Number of branches that BAC encountered (Count)
system.cpu.bac.predTakenBranches              4543408                       # Number of branches that BAC predicted taken. (Count)
system.cpu.bac.branchesNotLastuOp                   0                       # Number of branches that fetch encountered which are not the last uOp within a macrooperation. Jump to itself. (Count)
system.cpu.bac.branchMisspredict               146355                       # Number of mispredicted branches (Count)
system.cpu.bac.noBranchMisspredict               6084                       # Number of non-branch instructions mispredicted (Count)
system.cpu.bac.squashBranchDecode               19006                       # Number of branches squashed from decode (Count)
system.cpu.bac.squashBranchCommit              127349                       # Number of branches squashed from commit (Count)
system.cpu.bac.preDecUpdate::NoBranch               0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::Return                 0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallDirect             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallIndirect            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectCond             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectCond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::total                  0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.noHistByType::NoBranch               0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::Return                 0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallDirect             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallIndirect            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectCond             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectCond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::total                  0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.typeMissmatch                        0                       # Number branches where the branch type miss match (Count)
system.cpu.bac.multiBranchInst                      0                       # Number branches because its not the last branch. (Count)
system.cpu.bac.ftSizeDist::samples                  0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::mean                   nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::stdev                  nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::underflows               0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::0-3                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::4-7                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::8-11                     0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::12-15                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::16-19                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::20-23                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::24-27                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::28-31                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::32                       0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::overflows                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::min_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::max_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::total                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftNumber::samples                    0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::mean                     nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::stdev                    nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::underflows                 0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::0                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::1                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::2                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::3                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::4                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::overflows                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::min_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::max_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::total                      0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.branchPred.lookups_0::NoBranch         1593      0.02%      0.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        447747      5.93%      5.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       461256      6.11%     12.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          193      0.00%     12.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      5874406     77.82%     89.88% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       612684      8.12%     98.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       150926      2.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        7548805                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1542      0.21%      0.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        16674      2.29%      2.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        30285      4.16%      6.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           86      0.01%      6.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       614259     84.45%     91.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        62456      8.59%     99.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2084      0.29%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        727386                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          129      0.09%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            6      0.00%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          423      0.29%      0.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          107      0.07%      0.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       126864     86.68%     87.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        18551     12.68%     99.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          275      0.19%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       146355                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect          423      2.23%      2.23% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0      0.00%      2.23% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond           32      0.17%      2.39% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond        18551     97.61%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total        19006                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           51      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       431073      6.32%      6.32% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       430971      6.32%     12.64% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          107      0.00%     12.64% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      5260146     77.11%     89.75% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       550228      8.07%     97.82% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.82% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       148842      2.18%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      6821418                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           51      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          215      0.16%      0.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          103      0.08%      0.28% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       113796     85.72%     85.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        18363     13.83%     99.83% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.83% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          232      0.17%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       132760                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           51      0.05%      0.05% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.05% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.05% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.05% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        96850     99.95%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        96901                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          215      0.60%      0.60% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          103      0.29%      0.89% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond        16946     47.26%     48.14% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond        18363     51.21%     99.35% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     99.35% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          232      0.65%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total        35859                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      3005397     39.81%     39.81% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      3946549     52.28%     92.09% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       447747      5.93%     98.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       149112      1.98%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      7548805                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        80031     65.55%     65.55% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        42042     34.43%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            6      0.00%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           21      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       122100                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           5874406                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      2923782                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            132760                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          36747                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups              7548805                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                94089                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 4780239                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.633244                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           38299                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          151119                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             149112                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2007                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1593      0.02%      0.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       447747      5.93%      5.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       461256      6.11%     12.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          193      0.00%     12.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      5874406     77.82%     89.88% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       612684      8.12%     98.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       150926      2.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      7548805                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          230      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       447747     16.17%     16.18% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          634      0.02%     16.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          193      0.01%     16.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      2137800     77.22%     93.43% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        31036      1.12%     94.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       150926      5.45%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       2768566                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch          129      0.14%      0.14% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.14% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          423      0.45%      0.59% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.59% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        74986     79.70%     80.28% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        18551     19.72%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        94089                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch          129      0.14%      0.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          423      0.45%      0.59% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.59% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        74986     79.70%     80.28% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        18551     19.72%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        94089                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       151119                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       149112                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2007                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          382                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       151501                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               478123                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 478118                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              47045                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 431073                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              431073                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         3534149                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              54                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            129017                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     17330469                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.597138                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.081207                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3003360     17.33%     17.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3011181     17.38%     34.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2454008     14.16%     48.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2248838     12.98%     61.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          628817      3.63%     65.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          433903      2.50%     67.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          389749      2.25%     70.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          633812      3.66%     73.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4526801     26.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     17330469                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          36                       # Number of memory barriers committed (Count)
system.cpu.commit.committedInstType_0::No_OpClass       805250      1.29%      1.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     47979565     76.96%     78.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        90301      0.14%     78.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       884126      1.42%     79.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       332227      0.53%     80.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          506      0.00%     80.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       403616      0.65%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp         1122      0.00%     81.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       362824      0.58%     81.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       415962      0.67%     82.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          279      0.00%     82.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     82.25% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       278528      0.45%     82.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt        16384      0.03%     82.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       262144      0.42%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      5988837      9.61%     92.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3453189      5.54%     98.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       891992      1.43%     99.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       173228      0.28%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     62340080                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4526801                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             32157085                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               62340080                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       32157085                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         62340080                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts         32157085                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps           62340080                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  0.561215                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.781848                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           10507246                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            3266679                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          59363719                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          6880829                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         3626417                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       805250      1.29%      1.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     47979565     76.96%     78.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        90301      0.14%     78.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       884126      1.42%     79.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       332227      0.53%     80.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     80.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          506      0.00%     80.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       403616      0.65%     81.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         1122      0.00%     81.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       362824      0.58%     81.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       415962      0.67%     82.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     82.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     82.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     82.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          279      0.00%     82.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     82.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     82.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     82.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       278528      0.45%     82.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     82.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     82.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt        16384      0.03%     82.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     82.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     82.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       262144      0.42%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     83.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      5988837      9.61%     92.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3453189      5.54%     98.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       891992      1.43%     99.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       173228      0.28%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     62340080                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      6821418                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      6241345                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       580022                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      5260146                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1561221                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       431078                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       431073                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls          431078                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns        862151                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data        9376420                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           9376420                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       9376420                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          9376420                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       109816                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          109816                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       109816                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         109816                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1271443893                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1271443893                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1271443893                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1271443893                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      9486236                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       9486236                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      9486236                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      9486236                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.011576                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.011576                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.011576                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.011576                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 11577.947594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 11577.947594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 11577.947594                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 11577.947594                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       136991                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         3189                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        12948                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           11                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.580090                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   289.909091                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        68596                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             68596                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        39537                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         39537                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        39537                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        39537                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        70279                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        70279                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        70279                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        70279                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    777524894                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    777524894                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    777524894                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    777524894                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.007409                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.007409                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.007409                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007409                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 11063.402923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 11063.402923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 11063.402923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 11063.402923                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  69765                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           15                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           15                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       233000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       233000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           18                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           18                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 77666.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 77666.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       501500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       501500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 167166.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 167166.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           18                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           18                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           18                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           18                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      5756292                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         5756292                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       103544                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        103544                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1165159500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1165159500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5859836                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5859836                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.017670                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.017670                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 11252.795913                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 11252.795913                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        39522                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        39522                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        64022                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        64022                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    674616500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    674616500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.010926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.010926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 10537.260629                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 10537.260629                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3620128                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3620128                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6272                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6272                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    106284393                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    106284393                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3626400                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3626400                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001730                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001730                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 16945.853476                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 16945.853476                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           15                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           15                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6257                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6257                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    102908394                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    102908394                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001725                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001725                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 16446.922487                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 16446.922487                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           509.324314                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              9446736                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              70277                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             134.421447                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              151750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   509.324314                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.994774                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994774                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          511                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           75960453                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          75960453                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.status::Running            10358853     58.00%     58.00% # Number of cycles decode is running (Cycle)
system.cpu.decode.status::Idle                5251305     29.40%     87.40% # Number of cycles decode is idle (Cycle)
system.cpu.decode.status::Squashing            133433      0.75%     88.14% # Number of cycles decode is squashing (Cycle)
system.cpu.decode.status::Blocked             1833464     10.27%     98.41% # Number of cycles decode is blocking (Cycle)
system.cpu.decode.status::Unblocking           284177      1.59%    100.00% # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.branchResolved              3879474                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 19050                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               67265570                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                149629                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            64410232                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          6999347                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         7167299                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        3703631                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.569018                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       34250998                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      20010660                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpAluAccesses      3392860                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads        4575030                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       2845764                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     61390521                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      73077196                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     47309850                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          10870930                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     24209153                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            5147571                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      12658932                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  304874                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1713                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         70887                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   4871707                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 59879                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           17861232                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.831188                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.491686                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  6823423     38.20%     38.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   554603      3.11%     41.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   687559      3.85%     45.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   387410      2.17%     47.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   967965      5.42%     52.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1047285      5.86%     58.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1016360      5.69%     64.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   881678      4.94%     69.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5494949     30.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             17861232                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.ftNumber::samples           12658932                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::mean                     0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::stdev                    0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::underflows               0      0.00%      0.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::0                 12658932    100.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::1                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::2                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::3                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::4                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::overflows                0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::min_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::max_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::total             12658932                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              35093417                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.944552                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            7548805                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.418285                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      4977263                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.ftq.inserts                              0                       # The number of FTQ insertions (Count)
system.cpu.ftq.removals                             0                       # The number of FTQ removals. Not including squashes (Count)
system.cpu.ftq.squashes                             0                       # The number of FTQ squashes (Count)
system.cpu.ftq.locks                                0                       # The number of times the FTQ got locked. (Count)
system.cpu.ftq.occupancy::samples                   0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::mean                    nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::stdev                   nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::underflows                0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::0-3                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::4-7                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::8                         0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::overflows                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::min_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::max_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::total                     0                       # Distribution of the FTQ occupation. (Count)
system.cpu.icache.demandHits::cpu.inst        4869374                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4869374                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4869374                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4869374                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2333                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2333                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2333                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2333                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     98531250                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     98531250                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     98531250                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     98531250                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4871707                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4871707                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4871707                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4871707                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000479                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000479                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000479                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000479                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 42233.711959                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 42233.711959                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 42233.711959                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 42233.711959                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          305                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      43.571429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1360                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1360                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          455                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           455                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          455                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          455                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1878                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1878                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1878                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1878                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     80608250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     80608250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     80608250                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     80608250                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000385                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000385                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000385                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000385                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 42922.390841                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 42922.390841                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 42922.390841                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 42922.390841                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1360                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4869374                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4869374                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2333                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2333                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     98531250                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     98531250                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4871707                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4871707                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000479                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000479                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 42233.711959                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 42233.711959                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          455                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          455                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1878                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1878                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     80608250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     80608250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000385                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000385                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 42922.390841                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 42922.390841                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           510.322891                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4871251                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1877                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2595.232286                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               76750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   510.322891                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.996724                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.996724                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          200                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           50                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          236                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           38975533                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          38975533                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    133433                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     495739                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    99704                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               65908088                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 6490                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  7179302                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3739824                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    59                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       435                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    98981                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            136                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          52556                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        78200                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               130756                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 64285682                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                64243749                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  45114303                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  73649457                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.559793                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.612554                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     1229268                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  298473                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   88                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 136                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 113407                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 4098                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  11145                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            6880829                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::mean              3.743139                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::stdev             9.152726                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::0-9                6733056     97.85%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::10-19                36009      0.52%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::20-29                70909      1.03%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::30-39                 6014      0.09%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::40-49                 4651      0.07%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::50-59                21142      0.31%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::60-69                 3643      0.05%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::70-79                 1653      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::80-89                  582      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::90-99                  253      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::100-109                172      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::110-119                121      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::120-129                 49      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::130-139                 56      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::140-149                 90      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::150-159                 29      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::160-169                 39      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::170-179                 15      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::180-189                 16      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::190-199                 10      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::200-209                  7      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::210-219                 21      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::220-229                151      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::230-239                  3      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::240-249                 14      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::250-259                 47      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::260-269                 20      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::270-279                509      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::280-289                 20      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::290-299                 31      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::overflows             1497      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::max_value             1524                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::total              6880829                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.addedLoadsAndStores          10919126                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                 7094942                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3703634                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.exAccesses                       0                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.dtb.rdMisses                       501                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       847                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.exMisses                         0                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.exAccesses                 4873451                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.exMisses                      1970                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.status::Running            10434692     58.42%     58.42% # Number of cycles rename is running (Cycle)
system.cpu.rename.status::Idle                5420040     30.35%     88.77% # Number of cycles rename is idle (Cycle)
system.cpu.rename.status::Squashing            133433      0.75%     89.51% # Number of cycles rename is squashing (Cycle)
system.cpu.rename.status::Blocked             1140791      6.39%     95.90% # Number of cycles rename is blocking (Cycle)
system.cpu.rename.status::Unblocking           728983      4.08%     99.98% # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.status::SerializeStall         3293      0.02%    100.00% # Number of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.renamedInsts               66806165                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                119511                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 194275                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1819                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 357077                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               2                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           110826396                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   218721265                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 77383098                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   4680867                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             102572870                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  8253517                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      76                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  59                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1218641                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                45746492                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                  2825484                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                         78621802                       # The number of ROB reads (Count)
system.cpu.rob.writes                       132282170                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 32157085                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   62340080                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs               10507246                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  4145                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                65898                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          70667                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           1360                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               4484                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq                7976                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  5                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 5                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                6256                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               6256                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq             1878                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           64021                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5109                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       210329                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   215438                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       206784                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      8887872                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   9094656                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             13368                       # Total snoops (Count)
system.l2bus.snoopTraffic                      132928                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               85522                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.008454                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.091557                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     84799     99.15%     99.15% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       723      0.85%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 85522                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             70799250                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1408746                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            52709000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          143285                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        71131                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               710                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          710                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst              1028                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             67534                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                68562                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst             1028                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            67534                       # number of overall hits (Count)
system.l2cache.overallHits::total               68562                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             844                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            2743                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               3587                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            844                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           2743                       # number of overall misses (Count)
system.l2cache.overallMisses::total              3587                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     73744000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    192272250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     266016250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     73744000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    192272250                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    266016250                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1872                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         70277                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            72149                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1872                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        70277                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           72149                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.450855                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.039031                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.049717                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.450855                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.039031                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.049717                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 87374.407583                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 70095.607000                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 74161.207137                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 87374.407583                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 70095.607000                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 74161.207137                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_wbuffers            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            2071                       # number of writebacks (Count)
system.l2cache.writebacks::total                 2071                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst           229                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data          1374                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total             1603                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst          229                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data         1374                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total            1603                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          615                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1369                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           1984                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          615                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1369                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher         7005                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          8989                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     58643250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    131512750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    190156000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     58643250                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    131512750                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher    555640762                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    745796762                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.328526                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.019480                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.027499                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.328526                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.019480                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.124589                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 95354.878049                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 96064.828342                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 95844.758065                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 95354.878049                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 96064.828342                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 79320.594147                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 82967.711870                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      5386                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            7                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            7                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher         7005                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total         7005                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher    555640762                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total    555640762                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 79320.594147                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 79320.594147                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.hits::cpu.inst         1028                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total          1028                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst          844                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          844                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     73744000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     73744000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst         1872                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total         1872                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.450855                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.450855                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 87374.407583                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 87374.407583                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrHits::cpu.inst          229                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrHits::total          229                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst          615                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          615                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     58643250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     58643250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.328526                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.328526                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 95354.878049                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 95354.878049                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data          4829                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             4829                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1427                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1427                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     68728500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     68728500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         6256                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         6256                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.228101                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.228101                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 48162.929222                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 48162.929222                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data         1152                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total         1152                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data          275                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          275                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     24155250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     24155250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.043958                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.043958                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 87837.272727                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 87837.272727                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data        62705                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        62705                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         1316                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         1316                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data    123543750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    123543750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data        64021                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        64021                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.020556                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.020556                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 93878.229483                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 93878.229483                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data          222                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total          222                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         1094                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         1094                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    107357500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    107357500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.017088                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.017088                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 98132.998172                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 98132.998172                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            5                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               5                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackClean.hits::writebacks         1360                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1360                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1360                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1360                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        68596                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        68596                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        68596                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        68596                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses         1984                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued              11438                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                870                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful               4379                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.382847                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.688197                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache           3087                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR            1346                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                 4433                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified          11488                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               2                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand           25                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage              299                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage          156                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children0.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children0.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children0.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children0.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children0.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children0.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children0.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children0.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children0.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children0.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children0.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children0.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children0.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children0.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children0.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children0.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.children1.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children1.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children1.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children1.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children1.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children1.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children1.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children1.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children1.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children1.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children1.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children1.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children1.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.children2.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children2.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children2.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children2.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children2.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children2.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children2.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children2.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children2.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children2.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children2.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children2.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children2.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children2.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children2.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children2.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children2.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children2.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4027.583028                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  148663                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  9482                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 15.678443                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   157.312865                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   106.777556                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   482.711103                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  3280.781503                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.038406                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.026069                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.117849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.800972                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.983297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         3110                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024          986                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0             159                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1              87                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2             319                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::3            2545                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0             223                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              50                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             189                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             524                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.759277                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.240723                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1155714                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1155714                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      4140.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1226.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2681.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples     13958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000027000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.003570592500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           222                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           223                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                27231                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                3874                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         8978                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        2070                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      17956                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      4140                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      91                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.48                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.59                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                  17956                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                  4140                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     3829                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     3859                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     2033                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     2046                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     1717                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     1706                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      492                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      485                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      335                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                      322                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     218                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     216                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     133                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     126                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      65                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      64                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      44                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                      43                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                      27                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     158                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     160                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     190                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     207                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     228                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     230                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     216                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     220                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     229                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     229                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     229                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     231                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     232                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     231                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     235                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     240                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     238                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      52                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      39                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                      19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          223                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       80.112108                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     466.082148                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            201     90.13%     90.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           12      5.38%     95.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            6      2.69%     98.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            1      0.45%     98.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            2      0.90%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6784-6911            1      0.45%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            223                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          222                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.418919                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.284266                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       2.430985                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                44     19.82%     19.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      0.90%     20.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               131     59.01%     79.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 4      1.80%     81.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                18      8.11%     89.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 3      1.35%     90.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 7      3.15%     94.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 2      0.90%     95.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                 2      0.90%     95.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                 2      0.90%     96.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26                 3      1.35%     98.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27                 1      0.45%     98.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29                 1      0.45%     99.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::31                 2      0.90%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            222                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     2912                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   574592                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                132480                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               127354263.66777849                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               29363257.49524409                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     4511711750                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      408373.62                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        39232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        85792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher       446656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       130880                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 8695496.060185810551                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 19015191.629166524857                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 98998151.719472721219                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 29008628.781533416361                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1230                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2738                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher        13988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         4140                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     81166770                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    181714834                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher    769669032                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 114811864432                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     65989.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     66367.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     55023.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  27732334.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        39360                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        87616                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher       447616                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          574592                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        39360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        39360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       132480                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       132480                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           615                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          1369                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher         6994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             8978                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         2070                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2070                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         8723866                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        19419468                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher     99210929                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          127354264                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      8723866                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        8723866                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     29363257                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          29363257                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     29363257                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        8723866                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       19419468                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher     99210929                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         156717521                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 17865                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 4090                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1040                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1006                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           918                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1294                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1434                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1316                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1222                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1184                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           996                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1142                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         1132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1046                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          937                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1044                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           210                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           414                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           450                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           381                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           346                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           330                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           202                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          224                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          146                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                675250636                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               35730000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1032550636                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 37797.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            57797.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                10652                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2929                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             59.62                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            71.61                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         8374                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    83.897779                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    76.290640                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    46.755811                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-63          125      1.49%      1.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127         6495     77.56%     79.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191         1177     14.06%     93.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255          408      4.87%     97.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319          113      1.35%     99.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383           36      0.43%     99.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447           11      0.13%     99.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511            6      0.07%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575            3      0.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         8374                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             571680                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          130880                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               126.708839                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                29.008629                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.97                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.18                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                61.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy              0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower             0                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3788891583                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    255236000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    467633417                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8703                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2070                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2636                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                275                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               275                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           8703                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        22662                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        22662                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   22662                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       707072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       707072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   707072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               8978                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     8978    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 8978                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4511761000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             6252430                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           11430682                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          13684                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         4707                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.l2cache.prefetcher.actionUse_0            1190                       # Number of epochs where RL selected bandit index 0 (Unspecified)
system.l2cache.prefetcher.actionUse_1               9                       # Number of epochs where RL selected bandit index 1 (Unspecified)
system.l2cache.prefetcher.actionUse_2            1046                       # Number of epochs where RL selected bandit index 2 (Unspecified)
system.l2cache.prefetcher.actionUse_3              10                       # Number of epochs where RL selected bandit index 3 (OFF) (Unspecified)
system.l2cache.prefetcher.children0.pfIssued         2109                       # Prefetches issued (attributed) to child 0 (Unspecified)
system.l2cache.prefetcher.children0.pfRedundant          112                       # Redundant prefetch candidates (already tracked) for child 0 (Unspecified)
system.l2cache.prefetcher.children0.pfUseful          852                       # Useful prefetches (demand hit prefetched line) for child 0 (Unspecified)
system.l2cache.prefetcher.children1.pfIssued           37                       # Prefetches issued (attributed) to child 1 (Unspecified)
system.l2cache.prefetcher.children1.pfRedundant           35                       # Redundant prefetch candidates (already tracked) for child 1 (Unspecified)
system.l2cache.prefetcher.children1.pfUseful            7                       # Useful prefetches (demand hit prefetched line) for child 1 (Unspecified)
system.l2cache.prefetcher.children2.pfIssued         5476                       # Prefetches issued (attributed) to child 2 (Unspecified)
system.l2cache.prefetcher.children2.pfRedundant         4018                       # Redundant prefetch candidates (already tracked) for child 2 (Unspecified)
system.l2cache.prefetcher.children2.pfUseful         2778                       # Useful prefetches (demand hit prefetched line) for child 2 (Unspecified)
system.l2cache.prefetcher.children3.pfIssued            0                       # Prefetches issued (attributed) to child 3 (Unspecified)
system.l2cache.prefetcher.children3.pfRedundant            0                       # Redundant prefetch candidates (already tracked) for child 3 (Unspecified)
system.l2cache.prefetcher.children3.pfUseful            0                       # Useful prefetches (demand hit prefetched line) for child 3 (Unspecified)

---------- End Simulation Statistics   ----------
