{"vcs1":{"timestamp_begin":1747137183.500041772, "rt":12.36, "ut":12.51, "st":0.69}}
{"vcselab":{"timestamp_begin":1747137195.947683756, "rt":0.40, "ut":0.28, "st":0.11}}
{"link":{"timestamp_begin":1747137196.408223957, "rt":0.46, "ut":0.22, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747137182.821678313}
{"VCS_COMP_START_TIME": 1747137182.821678313}
{"VCS_COMP_END_TIME": 1747137197.035786547}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486292}}
{"vcselab": {"peak_mem": 183884}}
