/* Copyright (c) 2013-2014, Hisilicon Tech. Co., Ltd. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	See the
* GNU General Public License for more details.
*
*/

#include "k3_dpe_utils.h"


DEFINE_SEMAPHORE(k3_fb_dss_common_clk_sem);
DEFINE_SEMAPHORE(k3_fb_dss_panel_clk_sem);
DEFINE_SEMAPHORE(k3_fb_dss_dpe2_clk_sem);
DEFINE_SEMAPHORE(k3_fb_dss_rot1_clk_sem);
DEFINE_SEMAPHORE(k3_fb_dss_axi_clk_sem);

static int common_refcount;
static int panel_refcount;
static int dpe2_refcount;
static int rot1_refcount;
static int axi_refcount;


struct dss_clk_rate * get_dss_clk_rate(struct k3_fb_data_type *k3fd)
{
	struct k3_panel_info *pinfo = NULL;
	struct dss_clk_rate *pdss_clk_rate = NULL;

	BUG_ON(k3fd == NULL);

	pinfo = &(k3fd->panel_info);
	pdss_clk_rate = &(k3fd->dss_clk_rate);

	/* FIXME: TBD  */
	if (pdss_clk_rate->dss_pclk_clk_rate == 0) {
		if ((pinfo->width * pinfo->height) >= (2560 * 1600)) {
			pdss_clk_rate->dss_pri_clk_rate = 300 * 1000000;
			pdss_clk_rate->dss_aux_clk_rate = 300 * 1000000;
			pdss_clk_rate->dss_pclk_clk_rate = 120 * 1000000;
		} else if ((pinfo->width * pinfo->height) >= (1920 * 1080)) {
			pdss_clk_rate->dss_pri_clk_rate = 300 * 1000000;
			pdss_clk_rate->dss_aux_clk_rate = 300 * 1000000;
			pdss_clk_rate->dss_pclk_clk_rate = 120 * 1000000;
		} else if ((pinfo->width * pinfo->height) >= (1280 * 720)) {
			pdss_clk_rate->dss_pri_clk_rate = 80 * 1000000;
			pdss_clk_rate->dss_aux_clk_rate = 80 * 1000000;
			pdss_clk_rate->dss_pclk_clk_rate = 120 * 1000000;
		} else {
			pdss_clk_rate->dss_pri_clk_rate = 300 * 1000000;
			pdss_clk_rate->dss_aux_clk_rate = 300 * 1000000;
			pdss_clk_rate->dss_pclk_clk_rate = 120 * 1000000;
		}
	}

	return pdss_clk_rate;
}

int set_dss_clk_rate(struct k3_fb_data_type *k3fd)
{
	int ret = 0;

	BUG_ON(k3fd == NULL);

	if (k3fd->dss_pri_clk && (k3fd->dss_clk_rate.dss_pri_clk_rate > 0)) {
		if (k3fd->dss_clk_rate.dss_pri_clk_rate > DSS_PRI_CLK_RATE_MAX)
			k3fd->dss_clk_rate.dss_pri_clk_rate = DSS_PRI_CLK_RATE_MAX;

		ret = clk_set_rate(k3fd->dss_pri_clk, k3fd->dss_clk_rate.dss_pri_clk_rate);
		if (ret < 0) {
			K3_FB_ERR("fb%d dss_pri_clk clk_set_rate(%lu) failed, error=%d!\n",
				k3fd->index, k3fd->dss_clk_rate.dss_pri_clk_rate, ret);
			return -EINVAL;
		}

		//K3_FB_INFO("dss_pri_clk:[%lu]->[%lu].\n",
		//	k3fd->dss_clk_rate.dss_pri_clk_rate, clk_get_rate(k3fd->dss_pri_clk));
	}

	if (k3fd->dss_aux_clk && (k3fd->dss_clk_rate.dss_aux_clk_rate > 0)) {
		if (k3fd->dss_clk_rate.dss_aux_clk_rate > DSS_AUX_CLK_RATE_MAX)
			k3fd->dss_clk_rate.dss_aux_clk_rate = DSS_AUX_CLK_RATE_MAX;

		ret = clk_set_rate(k3fd->dss_aux_clk, k3fd->dss_clk_rate.dss_aux_clk_rate);
		if (ret < 0) {
			K3_FB_ERR("fb%d dss_aux_clk_rate clk_set_rate(%lu) failed, error=%d!\n",
				k3fd->index, k3fd->dss_clk_rate.dss_aux_clk_rate, ret);
			return -EINVAL;
		}

		//K3_FB_INFO("dss_aux_clk:[%lu]->[%lu].\n",
		//	k3fd->dss_clk_rate.dss_aux_clk_rate, clk_get_rate(k3fd->dss_aux_clk));
	}

	if (k3fd->dss_pclk_clk && (k3fd->dss_clk_rate.dss_pclk_clk_rate > 0)) {
		if (k3fd->dss_clk_rate.dss_pclk_clk_rate > DSS_PCLK_CLK_RATE_MAX)
			k3fd->dss_clk_rate.dss_pclk_clk_rate = DSS_PCLK_CLK_RATE_MAX;

		ret = clk_set_rate(k3fd->dss_pclk_clk, k3fd->dss_clk_rate.dss_pclk_clk_rate);
		if (ret < 0) {
			K3_FB_ERR("fb%d dss_pclk_clk clk_set_rate(%lu) failed, error=%d!\n",
				k3fd->index, k3fd->dss_clk_rate.dss_pclk_clk_rate, ret);
			return -EINVAL;
		}

		//K3_FB_INFO("dss_pclk_clk:[%lu]->[%lu].\n",
		//	k3fd->dss_clk_rate.dss_pclk_clk_rate, clk_get_rate(k3fd->dss_pclk_clk));
	}

	return ret;
}

void init_dpp_pdp(struct k3_fb_data_type *k3fd)
{
	char __iomem *dpp_base = NULL;

	BUG_ON(k3fd == NULL);

	dpp_base = k3fd->dss_base + DSS_DPP0_CTRL_OFFSET;

	set_reg(dpp_base + DPP_IMG_HRZ, DSS_WIDTH(k3fd->panel_info.xres), 13, 0);
	set_reg(dpp_base + DPP_IMG_VRT, DSS_HEIGHT(k3fd->panel_info.yres), 13, 0);

#ifdef CONFIG_FIX_DIRTY_REGION_UPDT
	if (is_mipi_cmd_panel(k3fd)) {
		outp32(dpp_base + DPP_CLK_GT, 0xA);
	}
#endif
}

void init_sbl_pdp(struct k3_fb_data_type *k3fd)
{
	char __iomem *dpp_base = NULL;
	char __iomem *sbl_base = NULL;
	u32 tmp = 0;

	BUG_ON(k3fd == NULL);

	dpp_base = k3fd->dss_base + DSS_DPP0_CTRL_OFFSET;
	sbl_base = k3fd->dss_base + DSS_DPP_SBL_OFFSET;

	if (is_mipi_cmd_panel(k3fd)) {
		outp32(sbl_base + SBL_CONFIG_BUFFER_MODE, 0x2);
	} else {
		outp32(sbl_base + SBL_CONFIG_BUFFER_MODE, 0x0);
	}

	outp32(sbl_base + SBL_AUTOMATIC_START_CALC_STRENGTH_DRC_BACKLIGHT_SEL, 0x81);
	tmp = k3fd->panel_info.xres;
	outp32(sbl_base + SBL_FRAME_WIDTH_L, (tmp & 0xff));
	outp32(sbl_base + SBL_FRAME_WIDTH_H, ((tmp >> 8) & 0xff));
	tmp = k3fd->panel_info.yres;
	outp32(sbl_base + SBL_FRAME_HEIGHT_L, (tmp & 0xff));
	outp32(sbl_base + SBL_FRAME_HEIGHT_H, ((tmp >> 8) & 0xff));
	outp32(sbl_base + SBL_APICAL_DITHER, 0x5);
	outp32(sbl_base + SBL_IRIDIX_CONTROL_1, 0xc6);
	tmp = k3fd->bl_level;
	outp32(sbl_base + SBL_BACKLIGHT_L, (tmp & 0xff));
	outp32(sbl_base + SBL_BACKLIGHT_H, ((tmp >> 8) & 0xff));
	tmp = k3fd->panel_info.smart_bl.backlight_scale;
	outp32(sbl_base + SBL_BACKLIGHT_SCALE_L, (tmp & 0xff));
	outp32(sbl_base + SBL_BACKLIGHT_SCALE_H, (tmp >> 8) & 0xff);
	tmp = k3fd->panel_info.smart_bl.strength_limit;
	outp32(sbl_base + SBL_STRENGTH_LIMIT, tmp);
	tmp = k3fd->panel_info.smart_bl.variance;
	outp32(sbl_base + SBL_VARIANCE_INTENSITY_SPACE, tmp);
	tmp = k3fd->panel_info.smart_bl.slope_max;
	outp32(sbl_base + SBL_SLOPE_MAX, tmp);
	tmp = k3fd->panel_info.smart_bl.slope_min;
	outp32(sbl_base + SBL_SLOPE_MIN, tmp);
	tmp = k3fd->panel_info.smart_bl.calibration_a;
	outp32(sbl_base + SBL_CALIBRATION_A_L, (tmp & 0xff));
	outp32(sbl_base + SBL_CALIBRATION_A_H, ((tmp >> 8) & 0xff));
	tmp = k3fd->panel_info.smart_bl.calibration_b;
	outp32(sbl_base + SBL_CALIBRATION_B_L, (tmp & 0xff));
	outp32(sbl_base + SBL_CALIBRATION_B_H, ((tmp >> 8) & 0xff));
	tmp = k3fd->panel_info.smart_bl.calibration_c;
	outp32(sbl_base + SBL_CALIBRATION_C_L, (tmp & 0xff));
	outp32(sbl_base + SBL_CALIBRATION_C_H, ((tmp >> 8) & 0xff));
	tmp = k3fd->panel_info.smart_bl.calibration_d;
	outp32(sbl_base + SBL_CALIBRATION_D_L, (tmp & 0xff));
	outp32(sbl_base + SBL_CALIBRATION_D_H, ((tmp >> 8) & 0xff));
	tmp = k3fd->panel_info.smart_bl.t_filter_control;
	outp32(sbl_base + SBL_T_FILTER_CONTROL, tmp);
	tmp = k3fd->panel_info.smart_bl.backlight_min;
	outp32(sbl_base + SBL_BACKLIGHT_MIN_L, (tmp & 0xff));
	outp32(sbl_base + SBL_BACKLIGHT_MIN_H, ((tmp >> 8) & 0xff));
	tmp = k3fd->panel_info.smart_bl.backlight_max;
	outp32(sbl_base + SBL_BACKLIGHT_MAX_L, (tmp & 0xff));
	outp32(sbl_base + SBL_BACKLIGHT_MAX_H, ((tmp >> 8) & 0xff));
	tmp = k3fd->panel_info.smart_bl.ambient_light_min;
	outp32(sbl_base + SBL_AMBIENT_LIGHT_MIN_L, (tmp & 0xff));
	outp32(sbl_base + SBL_AMBIENT_LIGHT_MIN_H, ((tmp >> 8) & 0xff));
	tmp = k3fd->panel_info.smart_bl.filter_a;
	outp32(sbl_base + SBL_FILTER_A_L, (tmp & 0xff));
	outp32(sbl_base + SBL_FILTER_A_H, ((tmp >> 8) & 0xff));
	tmp = k3fd->panel_info.smart_bl.filter_b;
	outp32(sbl_base + SBL_FILTER_B, tmp);
	tmp = k3fd->panel_info.smart_bl.logo_left;
	outp32(sbl_base + SBL_LOGO_LEFT, tmp);
	tmp = k3fd->panel_info.smart_bl.logo_top;
	outp32(sbl_base + SBL_LOGO_TOP, tmp);
	outp32(sbl_base + SBL_ENABLE, 0x0);

	if (k3fd->panel_info.sbl_support == 1) {
		outp32(dpp_base + DPP_SBL, 0x1);
	} else {
		outp32(dpp_base + DPP_SBL, 0x0);
	}
}

void init_acm(struct k3_fb_data_type *k3fd)
{
}

void init_igm(struct k3_fb_data_type *k3fd)
{
}

void init_gmp(struct k3_fb_data_type *k3fd)
{
}

void init_xcc(struct k3_fb_data_type *k3fd)
{
}

void init_gama(struct k3_fb_data_type *k3fd)
{
}

void init_xcc_and_gama(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = 0;
	struct k3_panel_info *pinfo = NULL;
	unsigned int i;

	BUG_ON(k3fd == NULL);

	pinfo = &(k3fd->panel_info);
	if(pinfo->color_temperature_support != 1){
		K3_FB_INFO("The panel do not need AP's color temperature.\n");
		return;
	}
	K3_FB_INFO("start init xcc and gamma.\n");
	dss_base = k3fd->dss_base;//0xe8500000

	set_reg(dss_base + DSS_DPP_GAMMA_OFFSET + GAMMA_BYPASS_EN, 0x0, 1, 0);//gamma enable
	set_reg(dss_base + DSS_DPP_GAMMA_OFFSET + GAMMA_CORE_GT, 0x2, 32, 0);//lut clock enable

	set_reg(dss_base + DSS_DPP_LCP_OFFSET + LCP_XCC_BYPASS_EN, 0x0, 1, 0);//xcc enable
	set_reg(dss_base + DSS_DPP_LCP_OFFSET + LCP_IGM_GT, 0x2, 32, 0);//xcc clock enable

	for(i = 0; i < 256; i++)
	{
		set_reg(dss_base + DSS_DPP_LCP_OFFSET + (LCP_IGM_R_LUT + i * 4), i * 16, 32, 0);
		set_reg(dss_base + DSS_DPP_LCP_OFFSET + (LCP_IGM_G_LUT + i * 4), i * 16, 32, 0);
		set_reg(dss_base + DSS_DPP_LCP_OFFSET + (LCP_IGM_B_LUT + i * 4), i * 16, 32, 0);

		set_reg(dss_base + DSS_DPP_GAMMA_OFFSET + (GAMMA_R_LUT + i * 4), i, 32, 0);
		set_reg(dss_base + DSS_DPP_GAMMA_OFFSET + (GAMMA_G_LUT + i * 4), i, 32, 0);
		set_reg(dss_base + DSS_DPP_GAMMA_OFFSET + (GAMMA_B_LUT + i * 4), i, 32, 0);
	}
}

void init_ifbc_pdp(struct k3_fb_data_type *k3fd)
{
	char __iomem *ifbc_base = NULL;

	BUG_ON(k3fd == NULL);

	ifbc_base = k3fd->dss_base + DSS_DPP_IFBC_OFFSET;

	set_reg(ifbc_base + IFBC_SIZE,
		((DSS_WIDTH(k3fd->panel_info.xres) << 16) |
		DSS_HEIGHT(k3fd->panel_info.yres)), 32, 0);
	set_reg(ifbc_base + IFBC_CTRL, k3fd->panel_info.ifbc_type, 10, 0);
	if (k3fd->panel_info.ifbc_type != IFBC_TYPE_NON) {
		set_reg(ifbc_base + IFBC_EN, 0x3, 2, 0);
	} else {
		set_reg(ifbc_base + IFBC_EN, 0x0, 2, 0);
	}

#if 0
	set_reg(ifbc_base + IFBC_Himax_CTRL0, 32, 0);
	set_reg(ifbc_base + IFBC_Himax_CTRL1, 32, 0);
	set_reg(ifbc_base + IFBC_Himax_CTRL2, 32, 0);
	set_reg(ifbc_base + IFBC_Himax_CTRL3, 32, 0);
	set_reg(ifbc_base + IFBC_PM_CTRL, 32, 0);
	set_reg(ifbc_base + IFBC_MEM_CTRL, 32, 0);
	set_reg(ifbc_base + IFBC_HIMAX_TEST_MODE, 32, 0);
	set_reg(ifbc_base + IFBC_CORE_GT, 32, 0);
#endif
}

static int get_dfs_sram_valid_num(struct k3_fb_data_type *k3fd)
{
	int sram_valid_num = 0;
	int frame_size = 0;
	struct k3_panel_info *pinfo = NULL;

	BUG_ON(k3fd == NULL);

	pinfo = &(k3fd->panel_info);
	frame_size = pinfo->xres * pinfo->yres;

	sram_valid_num =  (frame_size <= RES_720P) ? 0
		: (frame_size <= RES_1080P) ? 1
		: 2;

	return sram_valid_num;
}

void init_dfs_pdp(struct k3_fb_data_type *k3fd)
{
	char __iomem *dfs_base = NULL;
	struct k3_panel_info *pinfo = NULL;
	int sram_valid_num = 0;
	int sram_max_mem_depth = 0;

	u32 thd_rqos_in = 0;
	u32 thd_rqos_out = 0;
	u32 thd_wqos_in = 0;
	u32 thd_wqos_out = 0;
	u32 thd_cg_in = 0;
	u32 thd_cg_out = 0;
	u32 thd_wr_wait = 0;
	u32 thd_cg_hold = 0;
	u32 thd_fill_lev1 = 0;
	u32 thd_fill_lev2 = 0;
	u32 thd_fill_lev3 = 0;
	u32 thd_fill_lev4 = 0;

	BUG_ON(k3fd == NULL);

	pinfo = &(k3fd->panel_info);
	dfs_base = k3fd->dss_base + DSS_DPE0_OFFSET;

	sram_valid_num = get_dfs_sram_valid_num(k3fd);
	sram_max_mem_depth = (sram_valid_num + 1) * DFS_SRAM_ONE_MEM_DEPTH;

	outp32(dfs_base + DFS_FRM_SIZE, pinfo->xres * pinfo->yres);
	outp32(dfs_base + DFS_FRM_HSIZE, DSS_WIDTH(pinfo->xres));
	outp32(dfs_base + DFS_SRAM_VALID_NUM, sram_valid_num);

	if (sram_valid_num == 0) {
		thd_rqos_in = 0x30C;
		thd_rqos_out = 0x352;
		thd_wqos_in = 0x420;
		thd_wqos_out = 0x160;
		thd_cg_in = 0x57F;
		thd_cg_out = 0x352;
		thd_cg_hold = 0x20;
		thd_wr_wait = 0x352;
		thd_fill_lev1 = 0x11A;
		thd_fill_lev2 = 0x234;
		thd_fill_lev3 = 0x34D;
		thd_fill_lev4 = 0x467;
	} else if (sram_valid_num == 1) {
		thd_rqos_in = 0x898;
		thd_rqos_out = 0x9C0;
		thd_wqos_in = 0x840;
		thd_wqos_out = 0x2C0;
		thd_cg_in = 0xAFF;
		thd_cg_out = 0x9C0;
		thd_cg_hold = 0x20;
		thd_wr_wait = 0x8DA;
		thd_fill_lev1 = 0x234;
		thd_fill_lev2 = 0x467;
		thd_fill_lev3 = 0x69A;
		thd_fill_lev4 = 0x8CD;
	} else {
		thd_rqos_in = 0xD9F;
		thd_rqos_out = 0xF23;
		thd_wqos_in = 0xC7D;
		thd_wqos_out = 0x42A;
		thd_cg_in = 0x107F;
		thd_cg_out = 0xFFF;
		thd_cg_hold = 0x20;
		thd_wr_wait = 0xF23;
		thd_fill_lev1 = 0x34D;
		thd_fill_lev2 = 0x69A;
		thd_fill_lev3 = 0x9E7;
		thd_fill_lev4 = 0xD34;
	}

	set_reg(dfs_base + DFS_THD_RQOS,
		(thd_rqos_out<< 16) | thd_rqos_in, 32, 0);
	set_reg(dfs_base + DFS_THD_WQOS,
		(thd_wqos_out << 16) | thd_wqos_in, 32, 0);
	set_reg(dfs_base + DFS_THD_CG,
		(thd_cg_out << 16) | thd_cg_in, 32, 0);
	set_reg(dfs_base + DFS_THD_OTHER,
		(thd_cg_hold << 16) | thd_wr_wait, 32, 0);
	set_reg(dfs_base + DFS_THD_FILL_LEV0,
		(thd_fill_lev2 << 16) | thd_fill_lev1, 32, 0);
	set_reg(dfs_base + DFS_FILL_LEV1,
		(thd_fill_lev4 << 16) | thd_fill_lev3, 32, 0);

	/* dfs_core_gt: use default value */
	/*set_reg(dfs_base + DFS_LP_CTRL, 0, 2, 26);*/
	/* ret_aft_prefetch: use default value */
	/*set_reg(dfs_base + DFS_LP_CTRL, 1, 1, 25);*/
	/* pd_upon_frm_end: use default value */
	/*set_reg(dfs_base + DFS_LP_CTRL, 1, 1, 24);*/
}

void init_dfs_sdp(struct k3_fb_data_type *k3fd)
{
	char __iomem *dfs_base = 0;
	struct k3_panel_info *pinfo = NULL;
	int sram_valid_num = 0;
	int sram_max_mem_depth = 0;

	u32 thd_rqos_in = 0;
	u32 thd_rqos_out = 0;
	u32 thd_wqos_in = 0;
	u32 thd_wqos_out = 0;
	u32 thd_cg_in = 0;
	u32 thd_cg_out = 0;
	u32 thd_wr_wait = 0;
	u32 thd_cg_hold = 0;
	u32 thd_fill_lev1 = 0;
	u32 thd_fill_lev2 = 0;
	u32 thd_fill_lev3 = 0;
	u32 thd_fill_lev4 = 0;

	BUG_ON(k3fd == NULL);

	pinfo = &(k3fd->panel_info);
	dfs_base = k3fd->dss_base + DSS_DPE1_OFFSET;

	sram_valid_num = get_dfs_sram_valid_num(k3fd);
	sram_max_mem_depth = (sram_valid_num + 1) * DFS_SRAM_ONE_MEM_DEPTH;

	outp32(dfs_base + DFS_FRM_SIZE, pinfo->xres * pinfo->yres);
	outp32(dfs_base + DFS_FRM_HSIZE, DSS_WIDTH(pinfo->xres));
	outp32(dfs_base + DFS_SRAM_VALID_NUM, sram_valid_num);

	thd_rqos_in = 0x1B4;
	thd_rqos_out = 0x1E7;
	thd_wqos_in = 0x180;
	thd_wqos_out = 0x80;
	thd_cg_in = 0x3FF;
	thd_cg_out = 0x3FF;
	thd_wr_wait = 0x19A;
	thd_cg_hold = 0x20;
	thd_fill_lev1 = 0x67;
	thd_fill_lev2 = 0xCD;
	thd_fill_lev3 = 0x134;
	thd_fill_lev4 = 0x19A;

	set_reg(dfs_base + DFS_THD_RQOS,
		(thd_rqos_out << 16) | thd_rqos_in, 32, 0);
	set_reg(dfs_base + DFS_THD_WQOS,
		(thd_wqos_out << 16) | thd_wqos_in, 32, 0);
	set_reg(dfs_base + DFS_THD_CG,
		(thd_cg_out << 16) | thd_cg_in, 32, 0);
	set_reg(dfs_base + DFS_THD_OTHER,
		(thd_cg_hold << 16) | thd_wr_wait, 32, 0);
	set_reg(dfs_base + DFS_THD_FILL_LEV0,
		(thd_fill_lev2 << 16) | thd_fill_lev1, 32, 0);
	set_reg(dfs_base + DFS_FILL_LEV1,
		(thd_fill_lev4 << 16) | thd_fill_lev3, 32, 0);
}

void init_ldi_pdp(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = 0;
	struct k3_panel_info *pinfo = NULL;

	BUG_ON(k3fd == NULL);

	pinfo = &(k3fd->panel_info);
	dss_base = k3fd->dss_base;

	if (is_dual_mipi_panel(k3fd)) {
		outp32(dss_base + PDP_LDI_DPI0_HRZ_CTRL0,
			pinfo->ldi.h_front_porch | (pinfo->ldi.h_back_porch << 16));
		outp32(dss_base + PDP_LDI_DPI0_HRZ_CTRL1,
			DSS_WIDTH(pinfo->xres / 2) | (DSS_WIDTH(pinfo->ldi.h_pulse_width) << 16));

		outp32(dss_base + PDP_LDI_DPI1_HRZ_CTRL0,
			pinfo->ldi.h_back_porch << 16);
		outp32(dss_base + PDP_LDI_DPI1_HRZ_CTRL1,
			DSS_WIDTH(pinfo->xres / 2) | (DSS_WIDTH(pinfo->ldi.h_pulse_width) << 16));

		outp32(dss_base + PDP_LDI_OVERLAP_SIZE,
			pinfo->ldi.dpi0_overlap_size | (pinfo->ldi.dpi1_overlap_size << 16));

		/* dual_mode_en */
		set_reg(dss_base + PDP_LDI_CTRL, 1, 1, 5);

		/* split mode */
		set_reg(dss_base + PDP_LDI_CTRL, 0, 1, 16);
	} else {
		outp32(dss_base + PDP_LDI_DPI0_HRZ_CTRL0,
			pinfo->ldi.h_front_porch | (pinfo->ldi.h_back_porch << 16));
		outp32(dss_base + PDP_LDI_DPI0_HRZ_CTRL1,
			DSS_WIDTH(pinfo->xres) | (DSS_WIDTH(pinfo->ldi.h_pulse_width) << 16));
	}
	outp32(dss_base + PDP_LDI_VRT_CTRL0,
		pinfo->ldi.v_front_porch | (pinfo->ldi.v_back_porch << 16));
	outp32(dss_base + PDP_LDI_VRT_CTRL1,
		DSS_HEIGHT(pinfo->yres) | (DSS_HEIGHT(pinfo->ldi.v_pulse_width) << 16));
	outp32(dss_base + PDP_LDI_PLR_CTRL,
		pinfo->ldi.vsync_plr | (pinfo->ldi.hsync_plr << 1) |
		(pinfo->ldi.pixelclk_plr << 2) | (pinfo->ldi.data_en_plr << 3));

	/* ldi disable */
	set_reg(dss_base + PDP_LDI_CTRL, 0, 1, 0);
	/* data_gate_en: mipi command LCD open */
	if (is_mipi_cmd_panel(k3fd)) {
		//set_reg(dss_base + PDP_LDI_CTRL, 0x1, 1, 2);
		set_reg(dss_base + PDP_LDI_FRM_MSK, 0x1, 1, 0);
	}
	/* bpp */
	set_reg(dss_base + PDP_LDI_CTRL, pinfo->bpp, 2, 3);
	/* bgr */
	set_reg(dss_base + PDP_LDI_CTRL, pinfo->bgr_fmt, 1, 13);
	/* color mode: for mipi dsi */
	/*set_reg(dss_base + PDP_LDI_CTRL, 0, 1, 14);*/
	/* shutdown: for mipi dsi */
	/*set_reg(dss_base + PDP_LDI_CTRL, 0, 1, 15);*/

#ifdef CONFIG_K3_FB_COLORBAR_USED
	/* colorbar width */
	set_reg(dss_base + PDP_LDI_CTRL, DSS_WIDTH(0x3c), 7, 6);
	/* colorbar ort */
	set_reg(dss_base + PDP_LDI_WORK_MODE, 0, 1, 1);
	/* colorbar enable */
	set_reg(dss_base + PDP_LDI_WORK_MODE, 0, 1, 0);
#else
	/* normal */
	outp32(dss_base + PDP_LDI_WORK_MODE, 0x1);
#endif
	/* for ddr pmqos */
	outp32(dss_base + PDP_LDI_VINACT_MSK_LEN,
		pinfo->ldi.v_front_porch);
	outp32(dss_base + PDP_LDI_CG_CTRL, 0x0);
	/* use default value */
	/*outp32(dss_base + PDP_SRAM_LP_CTRL, );*/

	/* for 3D frame by frame */
	/*outp32(dss_base + PDP_LDI_3D_CTRL, );
	outp32(dss_base + PDP_LDI_DE_SPACE_LOW, );
	set_reg(dss_base + PDP_LDI_CTRL, 1, 1, 1);*/

	/* for 1Hz LCD and mipi command LCD */
	/*outp32(dss_base + PDP_LDI_FRM_MSK, );*/
	if (is_mipi_cmd_panel(k3fd))
	{
		set_reg(dss_base + PDP_DSI_CMD_MOD_CTRL, 0x1, 1, 0);
		set_reg(dss_base + PDP_DSI_TE_CTRL, 0x4001, 32, 0);
		set_reg(dss_base + PDP_DSI_TE_HS_NUM, 0x0, 32, 0);
		set_reg(dss_base + PDP_DSI_TE_HS_WD, 0xF0F, 32, 0);
		set_reg(dss_base + PDP_DSI_TE_VS_WD, 0x3FC0FF, 32, 0);
	}

	/*
	** for test
	** 2'b00: reserved
	** 2'b01: LDI0->DSI0
	** 2'b10: LDI0->DSI1
	** 2'b11: LDI1
	*/
	//set_reg(dss_base + DSS_GLB_TEST_SEL, 0x1, 2, 0);
}

void init_ldi_sdp(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = 0;
	struct k3_panel_info *pinfo = NULL;

	BUG_ON(k3fd == NULL);

	pinfo = &(k3fd->panel_info);
	dss_base = k3fd->dss_base;

	outp32(dss_base + SDP_LDI_HRZ_CTRL0,
		pinfo->ldi.h_front_porch | (pinfo->ldi.h_back_porch << 16));
	outp32(dss_base + SDP_LDI_HRZ_CTRL1,
		DSS_WIDTH(pinfo->xres) | (DSS_WIDTH(pinfo->ldi.h_pulse_width) << 16));
	outp32(dss_base + SDP_LDI_VRT_CTRL0,
		pinfo->ldi.v_front_porch | (pinfo->ldi.v_back_porch << 16));
	outp32(dss_base + SDP_LDI_VRT_CTRL1,
		DSS_HEIGHT(pinfo->yres) | (DSS_HEIGHT(pinfo->ldi.v_pulse_width) << 16));
	outp32(dss_base + SDP_LDI_PLR_CTRL,
		pinfo->ldi.vsync_plr | (pinfo->ldi.hsync_plr << 1) |
		(pinfo->ldi.pixelclk_plr << 2) | (pinfo->ldi.data_en_plr << 3));

	/* ldi disable */
	set_reg(dss_base + SDP_LDI_CTRL, 0, 1, 0);
	/* data_gate_en */
	/*set_reg(dss_base + PDP_LDI_CTRL, 1, 1, 2);*/
	/* bpp */
	set_reg(dss_base + SDP_LDI_CTRL, pinfo->bpp, 2, 3);
	/* bgr */
	set_reg(dss_base + SDP_LDI_CTRL, pinfo->bgr_fmt, 1, 13);
	/* color mode */
	/*set_reg(dss_base + SDP_LDI_CTRL, 0, 1, 14);*/
	/* shutdown */
	/*set_reg(dss_base + SDP_LDI_CTRL, 0, 1, 15);*/

#ifdef CONFIG_K3_FB_COLORBAR_USED
	/* colorbar width */
	set_reg(dss_base + SDP_LDI_CTRL, DSS_WIDTH(0x3c), 7, 6);
	/* colorbar ort */
	set_reg(dss_base + SDP_LDI_WORK_MODE, 0, 1, 1);
	/* colorbar enable */
	set_reg(dss_base + SDP_LDI_WORK_MODE, 0, 1, 0);
#else
	/* normal */
	outp32(dss_base + SDP_LDI_WORK_MODE, 0x1);
#endif
	outp32(dss_base + SDP_LDI_VINACT_MSK_LEN,
		pinfo->ldi.v_front_porch);

	/*outp32(dss_base + SDP_LDI_FRM_MSK, );*/

	/* for 3D frame by frame */
	/*outp32(dss_base + SDP_LDI_3D_CTRL, );
	outp32(dss_base + SDP_LDI_DE_SPACE_LOW, );
	set_reg(dss_base + SDP_LDI_CTRL, 1, 1, 1);*/

	/*outp32(SDP_DSI_CMD_MOD_CTRL, );
	outp32(SDP_DSI_TE_CTRL, );
	outp32(SDP_DSI_TE_HS_NUM, );
	outp32(SDP_DSI_TE_HS_WD,);
	outp32(SDP_DSI_TE_VS_WD, );*/

	/*
	** for test
	** 2'b00: reserved
	** 2'b01: LDI0->DSI0
	** 2'b10: LDI0->DSI1
	** 2'b11: LDI1
	*/
	//set_reg(dss_base + DSS_GLB_TEST_SEL, 0x1, 2, 0);
}

void deinit_ldi(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = 0;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	if (k3fd->index == PRIMARY_PANEL_IDX) {
		set_reg(dss_base + PDP_LDI_CTRL, 0, 1, 0);
	} else  if (k3fd->index == EXTERNAL_PANEL_IDX) {
		set_reg(dss_base + SDP_LDI_CTRL, 0, 1, 0);
	} else {
		;
	}
}

void enable_ldi(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = 0;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	if (k3fd->index == PRIMARY_PANEL_IDX) {
		set_reg(dss_base + PDP_LDI_CTRL, 1, 1, 0);
	} else  if (k3fd->index == EXTERNAL_PANEL_IDX) {
		set_reg(dss_base + SDP_LDI_CTRL, 1, 1, 0);
	} else {
		;
	}
}

void disable_ldi(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = 0;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	if (k3fd->index == PRIMARY_PANEL_IDX) {
		set_reg(dss_base + PDP_LDI_CTRL, 0, 1, 0);
	} else  if (k3fd->index == EXTERNAL_PANEL_IDX) {
		set_reg(dss_base + SDP_LDI_CTRL, 0, 1, 0);
	} else {
		;
	}
}

void single_frame_update(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = NULL;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	if (k3fd->index == PRIMARY_PANEL_IDX) {
		if (is_mipi_cmd_panel(k3fd)) {
			set_reg(dss_base + PDP_LDI_FRM_MSK, 1, 1, 24);
		}
		set_reg(dss_base + PDP_LDI_CTRL, 1, 1, 0);
	} else if (k3fd->index == EXTERNAL_PANEL_IDX) {
		if (is_mipi_cmd_panel(k3fd)) {
			set_reg(dss_base + SDP_LDI_FRM_MSK, 1, 1, 24);
		}
		set_reg(dss_base + SDP_LDI_CTRL, 1, 1, 0);
	} else {
		;
	}

	if (k3fd->vsync_ctrl.vsync_report_fnc) {
		atomic_inc(&(k3fd->vsync_ctrl.buffer_updated));
	}
}


/******************************************************************************/
#define PDP_EN_CLK_CFG	(BIT_CLK_PDPAXI | BIT_CLK_PDPPRI | \
	BIT_CLK_PXL0DIV | BIT_CLK_PDPPXL0)
#define SDP_EN_CLK_CFG	(BIT_CLK_SDPAXI | \
	BIT_CLK_SDPPRI | BIT_CLK_SDPPXL1 | BIT_CLK_HDMIPXL1)
#define ADP_EN_CLK_CFG	(BIT_CLK_ADPAXI | BIT_CLK_ADPDPE3)
#define DPE2_EN_CLK_CFG	(BIT_CLK_DPE2AXI | BIT_CLK_ADPDPE2)

#define PDP_DSI0_EN_CLK_CFG	(BIT_CLK_PDPDSI0 | BIT_DSI0_PCLK)
#define PDP_DSI1_EN_CLK_CFG	(BIT_CLK_PDPDSI1 | BIT_DSI1_PCLK)
#define PDP_IFBC_EN_CLK_CFG	(BIT_CLK_PXL0DIV2 | BIT_DIV2_GT)

#define PDP_DIS_CLK_CFG	(PDP_EN_CLK_CFG)
#define SDP_DIS_CLK_CFG	(SDP_EN_CLK_CFG)
#define ADP_DIS_CLK_CFG	(ADP_EN_CLK_CFG)
#define DPE2_DIS_CLK_CFG	(DPE2_EN_CLK_CFG)

#define PDP_DSI0_DIS_CLK_CFG	(PDP_DSI0_EN_CLK_CFG)
#define PDP_DSI1_DIS_CLK_CFG	(PDP_DSI1_EN_CLK_CFG)
#define PDP_IFBC_DIS_CLK_CFG	(PDP_IFBC_EN_CLK_CFG)


/******************************************************************************/
#define PDP_EN_RST_CFG	(BIT_PDP_AXI_RST | \
	BIT_PDP_PRI_RST | BIT_PDP_PXL0_RST | BIT_PDP_AFW_RST | \
	BIT_PDP_AFWCLR_MASK | BIT_PDP_AFR_RST | BIT_PDP_AFRCLR_MASK)
#define SDP_EN_RST_CFG	(BIT_SDP_PRI_RST | BIT_SDP_AXI_RST | \
	BIT_SDP_PXL1_RST | BIT_SDP_AFW_RST | BIT_SDP_AFR_RST)
#define ADP_EN_RST_CFG	(BIT_ADP_AXI_RST | BIT_ADP_DPE3_RST)
#define DPE2_EN_RST_CFG	(BIT_DPE2_AXI_RST | BIT_ADP_DPE2_RST)

#define PDP_DSI0_EN_RST_CFG	(BIT_PDP_DSI0_RST | BIT_DSI0_PRST)
#define PDP_DSI1_EN_RST_CFG	(BIT_PDP_DSI1_RST | BIT_DSI1_PRST)

#define PDP_DIS_RST_CFG	(PDP_EN_RST_CFG)
#define SDP_DIS_RST_CFG	(SDP_EN_RST_CFG)
#define ADP_DIS_RST_CFG	(ADP_EN_RST_CFG)
#define DPE2_DIS_RST_CFG	(DPE2_EN_RST_CFG)

#define PDP_DSI0_DIS_RST_CFG	(PDP_DSI0_EN_RST_CFG)
#define PDP_DSI1_DIS_RST_CFG	(PDP_DSI1_EN_RST_CFG)


#define ROT1_EN_RST_CFG	(BIT_ROT_RST)
#define ROT1_DIS_RST_CFG	(ROT1_EN_RST_CFG)


#define AXI_EN_CLK_CFG	(BIT_CLK_AXI)
#define AXI_DIS_CLK_CFG	(AXI_EN_CLK_CFG)
#define AXI_EN_RST_CFG	(BIT_DSS_AXI_RST)
#define AXI_DIS_RST_CFG	(AXI_EN_RST_CFG)


void enable_clk_pdp(struct k3_fb_data_type *k3fd)
{
	BUG_ON(k3fd == NULL);

	enable_clk_axi(k3fd);
	enable_clk_common(k3fd);
	enable_clk_panel(k3fd);
	enable_clk_dpe2(k3fd);
	enable_clk_rot1(k3fd);
}

void disable_clk_pdp(struct k3_fb_data_type *k3fd)
{
	BUG_ON(k3fd == NULL);

	disable_clk_rot1(k3fd);
	disable_clk_dpe2(k3fd);
	disable_clk_panel(k3fd);
	disable_clk_common(k3fd);
	disable_clk_axi(k3fd);
}

void enable_clk_sdp(struct k3_fb_data_type *k3fd)
{
	enable_clk_axi(k3fd);
	enable_clk_common(k3fd);
	enable_clk_dpe2(k3fd);
	enable_clk_rot1(k3fd);
}

void disable_clk_sdp(struct k3_fb_data_type *k3fd)
{
	disable_clk_rot1(k3fd);
	disable_clk_dpe2(k3fd);
	disable_clk_common(k3fd);
	disable_clk_axi(k3fd);
}

void enable_clk_adp(struct k3_fb_data_type *k3fd)
{
	enable_clk_dpe2(k3fd);
	enable_clk_rot1(k3fd);
	enable_clk_axi(k3fd);
}

void disable_clk_adp(struct k3_fb_data_type *k3fd)
{
	disable_clk_axi(k3fd);
	disable_clk_rot1(k3fd);
	disable_clk_dpe2(k3fd);

	set_reg(k3fd->dss_base + DSS_GLB_DPE2_CLK_SW, 0x0, 1, 0);
	set_reg(k3fd->dss_base + DSS_GLB_ROT1_CLK_SW, 0x0, 1, 0);
}

void enable_clk_common(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = NULL;
	u32 val = 0;
	int prev_refcount = 0;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	down(&k3_fb_dss_common_clk_sem);
	prev_refcount = common_refcount++;
	if (!prev_refcount) {
		/* de-reset status */
		val =0x0;
		val |= PDP_DIS_RST_CFG;
		outp32(dss_base + DSS_GLB_DIS_RST_CFG, val);

		/* enable clk */
		val = 0x0;
		val |= PDP_EN_CLK_CFG;
		outp32(dss_base + DSS_GLB_EN_CLK_CFG, val);
	}
	up(&k3_fb_dss_common_clk_sem);
}

void disable_clk_common(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = NULL;
	u32 val = 0;
	int new_refcount = 0;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	down(&k3_fb_dss_common_clk_sem);
	new_refcount = --common_refcount;
	WARN_ON(new_refcount < 0);
	if (!new_refcount) {
		/* disable clk */
		val = 0x0;
		val |= PDP_DIS_CLK_CFG;
		outp32(dss_base + DSS_GLB_DIS_CLK_CFG, val);

		/* reset status */
		val = 0x0;
		val |= PDP_EN_RST_CFG;
		outp32(dss_base + DSS_GLB_EN_RST_CFG, val);
	}
	up(&k3_fb_dss_common_clk_sem);
}

void enable_clk_panel(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = NULL;
	u32 val = 0;
	int prev_refcount = 0;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	down(&k3_fb_dss_panel_clk_sem);
	prev_refcount = panel_refcount++;
	if (!prev_refcount) {
		/* de-reset status */
		val =0x0;
		if (is_mipi_panel(k3fd)) {
			val |= PDP_DSI0_DIS_RST_CFG;
		}
		if (is_dual_mipi_panel(k3fd)) {
			val |= PDP_DSI1_DIS_RST_CFG;
		}
		outp32(dss_base + DSS_GLB_DIS_RST_CFG, val);

		/* enable clk */
		val = 0x0;
		if (is_mipi_panel(k3fd)) {
			val |= PDP_DSI0_EN_CLK_CFG;
		}
		if (is_dual_mipi_panel(k3fd)) {
			val |= PDP_DSI1_EN_CLK_CFG;
			if (is_ifbc_panel(k3fd)) {
				set_reg(dss_base + DSS_GLB_PXL0_DIV, 0xb, 4, 0);
			} else {
				set_reg(dss_base + DSS_GLB_PXL0_DIV, 0x9, 4, 0);
			}
		}
		if (is_ifbc_panel(k3fd)) {
			val |= PDP_IFBC_EN_CLK_CFG;
		}
		outp32(dss_base + DSS_GLB_EN_CLK_CFG, val);
	}
	up(&k3_fb_dss_panel_clk_sem);
}

void disable_clk_panel(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = NULL;
	u32 val = 0;
	int new_refcount = 0;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	down(&k3_fb_dss_panel_clk_sem);
	new_refcount = --panel_refcount;
	WARN_ON(new_refcount < 0);
	if (!new_refcount) {
		/* disable clk */
		val = 0x0;
		if (is_mipi_panel(k3fd)) {
			val |= PDP_DSI0_DIS_CLK_CFG;
		}
		if (is_dual_mipi_panel(k3fd)) {
			val |= PDP_DSI1_DIS_CLK_CFG;
		}
		if (is_ifbc_panel(k3fd)) {
			val |= PDP_IFBC_DIS_CLK_CFG;
		}
		outp32(dss_base + DSS_GLB_DIS_CLK_CFG, val);

		/* reset status */
		val = 0x0;
		if (is_mipi_panel(k3fd)) {
			val |= PDP_DSI0_EN_RST_CFG;
		}
		if (is_dual_mipi_panel(k3fd)) {
			val |= PDP_DSI1_EN_RST_CFG;
		}
		outp32(dss_base + DSS_GLB_EN_RST_CFG, val);
	}
	up(&k3_fb_dss_panel_clk_sem);
}

void enable_clk_dpe2(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = NULL;
	u32 val = 0;
	int prev_refcount = 0;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	down(&k3_fb_dss_dpe2_clk_sem);
	prev_refcount = dpe2_refcount++;
	if (!prev_refcount) {
		/* enable clk */
		val = 0x0;
		val |= (DPE2_EN_CLK_CFG);
		outp32(dss_base + DSS_GLB_EN_CLK_CFG, val);

		/* de-reset status */
		val = 0x0;
		val |= (DPE2_DIS_RST_CFG);
		outp32(dss_base + DSS_GLB_DIS_RST_CFG, val);
	}
	up(&k3_fb_dss_dpe2_clk_sem);
}

void disable_clk_dpe2(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = NULL;
	u32 val = 0;
	int new_refcount = 0;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	down(&k3_fb_dss_dpe2_clk_sem);
	new_refcount = --dpe2_refcount;
	WARN_ON(new_refcount < 0);
	if (!new_refcount) {
		/* reset status */
		val = 0x0;
		val |= (DPE2_EN_RST_CFG);
		outp32(dss_base + DSS_GLB_EN_RST_CFG, val);

		/* disable clk */
		val = 0x0;
		val |= DPE2_DIS_CLK_CFG;
		outp32(dss_base + DSS_GLB_DIS_CLK_CFG, val);
	}
	up(&k3_fb_dss_dpe2_clk_sem);
}

void enable_clk_rot1(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = NULL;
	u32 val = 0;
	int prev_refcount = 0;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	down(&k3_fb_dss_rot1_clk_sem);
	prev_refcount = rot1_refcount++;
	if (!prev_refcount) {
		/* de-reset status */
		val = 0x0;
		val |= (ROT1_DIS_RST_CFG);
		outp32(dss_base + DSS_GLB_DIS_RST_CFG, val);
	}
	up(&k3_fb_dss_rot1_clk_sem);
}

void disable_clk_rot1(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = NULL;
	u32 val = 0;
	int new_refcount = 0;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	down(&k3_fb_dss_rot1_clk_sem);
	new_refcount = --rot1_refcount;
	WARN_ON(new_refcount < 0);
	if (!new_refcount) {
		/* reset status */
		val = 0x0;
		val |= (ROT1_EN_RST_CFG);
		outp32(dss_base + DSS_GLB_EN_RST_CFG, val);
	}
	up(&k3_fb_dss_rot1_clk_sem);
}

void enable_clk_axi(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = NULL;
	u32 val = 0;
	int prev_refcount = 0;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	down(&k3_fb_dss_axi_clk_sem);
	prev_refcount = axi_refcount++;
	if (!prev_refcount) {
		/* enable clk */
		val = 0x0;
		val |= (AXI_EN_CLK_CFG);
		outp32(dss_base + DSS_GLB_EN_CLK_CFG, val);

		/* disable reset status */
		val = 0x0;
		val |= (AXI_DIS_RST_CFG);
		outp32(dss_base + DSS_GLB_DIS_RST_CFG, val);
	}
	up(&k3_fb_dss_axi_clk_sem);
}

void disable_clk_axi(struct k3_fb_data_type *k3fd)
{
	char __iomem *dss_base = NULL;
	u32 val = 0;
	int new_refcount = 0;

	BUG_ON(k3fd == NULL);

	dss_base = k3fd->dss_base;

	down(&k3_fb_dss_axi_clk_sem);
	new_refcount = --axi_refcount;
	WARN_ON(new_refcount < 0);
	if (!new_refcount) {
		/* enable reset status */
		val = 0x0;
		val |= (AXI_EN_RST_CFG);
		outp32(dss_base + DSS_GLB_EN_RST_CFG, val);

		/* disable clk */
		val = 0x0;
		val |= AXI_DIS_CLK_CFG;
		outp32(dss_base + DSS_GLB_DIS_CLK_CFG, val);
	}
	up(&k3_fb_dss_axi_clk_sem);
}
