Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 31 19:11:30 2020
| Host         : Marysia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPU_TEST_timing_summary_routed.rpt -pb GPU_TEST_timing_summary_routed.pb -rpx GPU_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : GPU_TEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.625        0.000                      0                   70        0.171        0.000                      0                   70        3.000        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_65M_clk_wiz_0   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_65M_clk_wiz_0         7.625        0.000                      0                   70        0.171        0.000                      0                   70        6.712        0.000                       0                    49  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65M_clk_wiz_0
  To Clock:  clk_65M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.625ns  (required time - arrival time)
  Source:                 timing_generator/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 2.316ns (30.632%)  route 5.245ns (69.368%))
  Logic Levels:           7  (LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 13.905 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -0.879    timing_generator/CLK
    SLICE_X3Y35          FDRE                                         r  timing_generator/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  timing_generator/vcount_reg[1]/Q
                         net (fo=178, routed)         2.297     1.837    timing_generator/vcount[1]
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.299     2.136 r  timing_generator/rgb_out[11]_i_231/O
                         net (fo=1, routed)           0.000     2.136    timing_generator/rgb_out[11]_i_231_n_0
    SLICE_X14Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     2.377 r  timing_generator/rgb_out_reg[11]_i_117/O
                         net (fo=1, routed)           0.651     3.028    timing_generator/rgb_out_reg[11]_i_117_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.298     3.326 r  timing_generator/rgb_out[11]_i_46/O
                         net (fo=1, routed)           0.000     3.326    timing_generator/rgb_out[11]_i_46_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     3.571 r  timing_generator/rgb_out_reg[11]_i_18/O
                         net (fo=1, routed)           0.769     4.340    timing_generator/line_data[22]
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.298     4.638 r  timing_generator/rgb_out[11]_i_7/O
                         net (fo=1, routed)           0.000     4.638    timing_generator/rgb_out[11]_i_7_n_0
    SLICE_X9Y38          MUXF7 (Prop_muxf7_I1_O)      0.217     4.855 r  timing_generator/rgb_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.930     5.785    timing_generator/rgb_out_reg[11]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.299     6.084 r  timing_generator/rgb_out[11]_i_2/O
                         net (fo=4, routed)           0.598     6.682    text_generator/D[2]
    SLICE_X0Y37          FDRE                                         r  text_generator/rgb_out_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.515    13.905    text_generator/clk_65M
    SLICE_X0Y37          FDRE                                         r  text_generator/rgb_out_reg[11]_lopt_replica_3/C
                         clock pessimism              0.578    14.482    
                         clock uncertainty           -0.079    14.403    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.095    14.308    text_generator/rgb_out_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  7.625    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 timing_generator/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 2.316ns (30.717%)  route 5.224ns (69.283%))
  Logic Levels:           7  (LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 13.905 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -0.879    timing_generator/CLK
    SLICE_X3Y35          FDRE                                         r  timing_generator/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  timing_generator/vcount_reg[1]/Q
                         net (fo=178, routed)         2.297     1.837    timing_generator/vcount[1]
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.299     2.136 r  timing_generator/rgb_out[11]_i_231/O
                         net (fo=1, routed)           0.000     2.136    timing_generator/rgb_out[11]_i_231_n_0
    SLICE_X14Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     2.377 r  timing_generator/rgb_out_reg[11]_i_117/O
                         net (fo=1, routed)           0.651     3.028    timing_generator/rgb_out_reg[11]_i_117_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.298     3.326 r  timing_generator/rgb_out[11]_i_46/O
                         net (fo=1, routed)           0.000     3.326    timing_generator/rgb_out[11]_i_46_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     3.571 r  timing_generator/rgb_out_reg[11]_i_18/O
                         net (fo=1, routed)           0.769     4.340    timing_generator/line_data[22]
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.298     4.638 r  timing_generator/rgb_out[11]_i_7/O
                         net (fo=1, routed)           0.000     4.638    timing_generator/rgb_out[11]_i_7_n_0
    SLICE_X9Y38          MUXF7 (Prop_muxf7_I1_O)      0.217     4.855 r  timing_generator/rgb_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.812     5.667    timing_generator/rgb_out_reg[11]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.299     5.966 r  timing_generator/rgb_out[3]_i_1/O
                         net (fo=4, routed)           0.695     6.661    text_generator/D[0]
    SLICE_X0Y37          FDRE                                         r  text_generator/rgb_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.515    13.905    text_generator/clk_65M
    SLICE_X0Y37          FDRE                                         r  text_generator/rgb_out_reg[3]_lopt_replica/C
                         clock pessimism              0.578    14.482    
                         clock uncertainty           -0.079    14.403    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.061    14.342    text_generator/rgb_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 timing_generator/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 2.316ns (30.693%)  route 5.230ns (69.307%))
  Logic Levels:           7  (LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 13.905 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -0.879    timing_generator/CLK
    SLICE_X3Y35          FDRE                                         r  timing_generator/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  timing_generator/vcount_reg[1]/Q
                         net (fo=178, routed)         2.297     1.837    timing_generator/vcount[1]
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.299     2.136 r  timing_generator/rgb_out[11]_i_231/O
                         net (fo=1, routed)           0.000     2.136    timing_generator/rgb_out[11]_i_231_n_0
    SLICE_X14Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     2.377 r  timing_generator/rgb_out_reg[11]_i_117/O
                         net (fo=1, routed)           0.651     3.028    timing_generator/rgb_out_reg[11]_i_117_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.298     3.326 r  timing_generator/rgb_out[11]_i_46/O
                         net (fo=1, routed)           0.000     3.326    timing_generator/rgb_out[11]_i_46_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     3.571 r  timing_generator/rgb_out_reg[11]_i_18/O
                         net (fo=1, routed)           0.769     4.340    timing_generator/line_data[22]
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.298     4.638 r  timing_generator/rgb_out[11]_i_7/O
                         net (fo=1, routed)           0.000     4.638    timing_generator/rgb_out[11]_i_7_n_0
    SLICE_X9Y38          MUXF7 (Prop_muxf7_I1_O)      0.217     4.855 r  timing_generator/rgb_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.812     5.667    timing_generator/rgb_out_reg[11]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.299     5.966 r  timing_generator/rgb_out[3]_i_1/O
                         net (fo=4, routed)           0.701     6.667    text_generator/D[0]
    SLICE_X0Y37          FDRE                                         r  text_generator/rgb_out_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.515    13.905    text_generator/clk_65M
    SLICE_X0Y37          FDRE                                         r  text_generator/rgb_out_reg[3]_lopt_replica_3/C
                         clock pessimism              0.578    14.482    
                         clock uncertainty           -0.079    14.403    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.047    14.356    text_generator/rgb_out_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 timing_generator/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 2.316ns (30.994%)  route 5.156ns (69.006%))
  Logic Levels:           7  (LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -0.879    timing_generator/CLK
    SLICE_X3Y35          FDRE                                         r  timing_generator/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  timing_generator/vcount_reg[1]/Q
                         net (fo=178, routed)         2.297     1.837    timing_generator/vcount[1]
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.299     2.136 r  timing_generator/rgb_out[11]_i_231/O
                         net (fo=1, routed)           0.000     2.136    timing_generator/rgb_out[11]_i_231_n_0
    SLICE_X14Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     2.377 r  timing_generator/rgb_out_reg[11]_i_117/O
                         net (fo=1, routed)           0.651     3.028    timing_generator/rgb_out_reg[11]_i_117_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.298     3.326 r  timing_generator/rgb_out[11]_i_46/O
                         net (fo=1, routed)           0.000     3.326    timing_generator/rgb_out[11]_i_46_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     3.571 r  timing_generator/rgb_out_reg[11]_i_18/O
                         net (fo=1, routed)           0.769     4.340    timing_generator/line_data[22]
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.298     4.638 r  timing_generator/rgb_out[11]_i_7/O
                         net (fo=1, routed)           0.000     4.638    timing_generator/rgb_out[11]_i_7_n_0
    SLICE_X9Y38          MUXF7 (Prop_muxf7_I1_O)      0.217     4.855 r  timing_generator/rgb_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.930     5.785    timing_generator/rgb_out_reg[11]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.299     6.084 r  timing_generator/rgb_out[11]_i_2/O
                         net (fo=4, routed)           0.510     6.594    text_generator/D[2]
    SLICE_X0Y39          FDRE                                         r  text_generator/rgb_out_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.517    13.907    text_generator/clk_65M
    SLICE_X0Y39          FDRE                                         r  text_generator/rgb_out_reg[11]_lopt_replica_2/C
                         clock pessimism              0.578    14.484    
                         clock uncertainty           -0.079    14.405    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.081    14.324    text_generator/rgb_out_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  7.730    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 timing_generator/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.316ns (30.970%)  route 5.162ns (69.030%))
  Logic Levels:           7  (LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -0.879    timing_generator/CLK
    SLICE_X3Y35          FDRE                                         r  timing_generator/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  timing_generator/vcount_reg[1]/Q
                         net (fo=178, routed)         2.297     1.837    timing_generator/vcount[1]
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.299     2.136 r  timing_generator/rgb_out[11]_i_231/O
                         net (fo=1, routed)           0.000     2.136    timing_generator/rgb_out[11]_i_231_n_0
    SLICE_X14Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     2.377 r  timing_generator/rgb_out_reg[11]_i_117/O
                         net (fo=1, routed)           0.651     3.028    timing_generator/rgb_out_reg[11]_i_117_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.298     3.326 r  timing_generator/rgb_out[11]_i_46/O
                         net (fo=1, routed)           0.000     3.326    timing_generator/rgb_out[11]_i_46_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     3.571 r  timing_generator/rgb_out_reg[11]_i_18/O
                         net (fo=1, routed)           0.769     4.340    timing_generator/line_data[22]
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.298     4.638 r  timing_generator/rgb_out[11]_i_7/O
                         net (fo=1, routed)           0.000     4.638    timing_generator/rgb_out[11]_i_7_n_0
    SLICE_X9Y38          MUXF7 (Prop_muxf7_I1_O)      0.217     4.855 r  timing_generator/rgb_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.930     5.785    timing_generator/rgb_out_reg[11]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.299     6.084 r  timing_generator/rgb_out[11]_i_2/O
                         net (fo=4, routed)           0.516     6.600    text_generator/D[2]
    SLICE_X0Y39          FDRE                                         r  text_generator/rgb_out_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.517    13.907    text_generator/clk_65M
    SLICE_X0Y39          FDRE                                         r  text_generator/rgb_out_reg[11]_lopt_replica/C
                         clock pessimism              0.578    14.484    
                         clock uncertainty           -0.079    14.405    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.067    14.338    text_generator/rgb_out_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 timing_generator/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 2.316ns (30.946%)  route 5.168ns (69.054%))
  Logic Levels:           7  (LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 13.905 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -0.879    timing_generator/CLK
    SLICE_X3Y35          FDRE                                         r  timing_generator/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  timing_generator/vcount_reg[1]/Q
                         net (fo=178, routed)         2.297     1.837    timing_generator/vcount[1]
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.299     2.136 r  timing_generator/rgb_out[11]_i_231/O
                         net (fo=1, routed)           0.000     2.136    timing_generator/rgb_out[11]_i_231_n_0
    SLICE_X14Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     2.377 r  timing_generator/rgb_out_reg[11]_i_117/O
                         net (fo=1, routed)           0.651     3.028    timing_generator/rgb_out_reg[11]_i_117_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.298     3.326 r  timing_generator/rgb_out[11]_i_46/O
                         net (fo=1, routed)           0.000     3.326    timing_generator/rgb_out[11]_i_46_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     3.571 r  timing_generator/rgb_out_reg[11]_i_18/O
                         net (fo=1, routed)           0.769     4.340    timing_generator/line_data[22]
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.298     4.638 r  timing_generator/rgb_out[11]_i_7/O
                         net (fo=1, routed)           0.000     4.638    timing_generator/rgb_out[11]_i_7_n_0
    SLICE_X9Y38          MUXF7 (Prop_muxf7_I1_O)      0.217     4.855 r  timing_generator/rgb_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.812     5.667    timing_generator/rgb_out_reg[11]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.299     5.966 r  timing_generator/rgb_out[3]_i_1/O
                         net (fo=4, routed)           0.640     6.606    text_generator/D[0]
    SLICE_X0Y37          FDRE                                         r  text_generator/rgb_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.515    13.905    text_generator/clk_65M
    SLICE_X0Y37          FDRE                                         r  text_generator/rgb_out_reg[3]_lopt_replica_2/C
                         clock pessimism              0.578    14.482    
                         clock uncertainty           -0.079    14.403    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.058    14.345    text_generator/rgb_out_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  7.739    

Slack (MET) :             7.764ns  (required time - arrival time)
  Source:                 timing_generator/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 2.316ns (31.050%)  route 5.143ns (68.950%))
  Logic Levels:           7  (LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 13.905 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -0.879    timing_generator/CLK
    SLICE_X3Y35          FDRE                                         r  timing_generator/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  timing_generator/vcount_reg[1]/Q
                         net (fo=178, routed)         2.297     1.837    timing_generator/vcount[1]
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.299     2.136 r  timing_generator/rgb_out[11]_i_231/O
                         net (fo=1, routed)           0.000     2.136    timing_generator/rgb_out[11]_i_231_n_0
    SLICE_X14Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     2.377 r  timing_generator/rgb_out_reg[11]_i_117/O
                         net (fo=1, routed)           0.651     3.028    timing_generator/rgb_out_reg[11]_i_117_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.298     3.326 r  timing_generator/rgb_out[11]_i_46/O
                         net (fo=1, routed)           0.000     3.326    timing_generator/rgb_out[11]_i_46_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     3.571 r  timing_generator/rgb_out_reg[11]_i_18/O
                         net (fo=1, routed)           0.769     4.340    timing_generator/line_data[22]
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.298     4.638 r  timing_generator/rgb_out[11]_i_7/O
                         net (fo=1, routed)           0.000     4.638    timing_generator/rgb_out[11]_i_7_n_0
    SLICE_X9Y38          MUXF7 (Prop_muxf7_I1_O)      0.217     4.855 r  timing_generator/rgb_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.930     5.785    timing_generator/rgb_out_reg[11]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.299     6.084 r  timing_generator/rgb_out[11]_i_2/O
                         net (fo=4, routed)           0.496     6.580    text_generator/D[2]
    SLICE_X1Y37          FDRE                                         r  text_generator/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.515    13.905    text_generator/clk_65M
    SLICE_X1Y37          FDRE                                         r  text_generator/rgb_out_reg[11]/C
                         clock pessimism              0.578    14.482    
                         clock uncertainty           -0.079    14.403    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)       -0.058    14.345    text_generator/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                  7.764    

Slack (MET) :             7.850ns  (required time - arrival time)
  Source:                 timing_generator/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 2.316ns (31.508%)  route 5.035ns (68.492%))
  Logic Levels:           7  (LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 13.905 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -0.879    timing_generator/CLK
    SLICE_X3Y35          FDRE                                         r  timing_generator/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  timing_generator/vcount_reg[1]/Q
                         net (fo=178, routed)         2.297     1.837    timing_generator/vcount[1]
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.299     2.136 r  timing_generator/rgb_out[11]_i_231/O
                         net (fo=1, routed)           0.000     2.136    timing_generator/rgb_out[11]_i_231_n_0
    SLICE_X14Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     2.377 r  timing_generator/rgb_out_reg[11]_i_117/O
                         net (fo=1, routed)           0.651     3.028    timing_generator/rgb_out_reg[11]_i_117_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.298     3.326 r  timing_generator/rgb_out[11]_i_46/O
                         net (fo=1, routed)           0.000     3.326    timing_generator/rgb_out[11]_i_46_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     3.571 r  timing_generator/rgb_out_reg[11]_i_18/O
                         net (fo=1, routed)           0.769     4.340    timing_generator/line_data[22]
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.298     4.638 r  timing_generator/rgb_out[11]_i_7/O
                         net (fo=1, routed)           0.000     4.638    timing_generator/rgb_out[11]_i_7_n_0
    SLICE_X9Y38          MUXF7 (Prop_muxf7_I1_O)      0.217     4.855 r  timing_generator/rgb_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.812     5.667    timing_generator/rgb_out_reg[11]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.299     5.966 r  timing_generator/rgb_out[3]_i_1/O
                         net (fo=4, routed)           0.506     6.472    text_generator/D[0]
    SLICE_X0Y37          FDRE                                         r  text_generator/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.515    13.905    text_generator/clk_65M
    SLICE_X0Y37          FDRE                                         r  text_generator/rgb_out_reg[3]/C
                         clock pessimism              0.578    14.482    
                         clock uncertainty           -0.079    14.403    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.081    14.322    text_generator/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  7.850    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 timing_generator/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 2.316ns (32.068%)  route 4.906ns (67.932%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 13.905 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -0.879    timing_generator/CLK
    SLICE_X3Y35          FDRE                                         r  timing_generator/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  timing_generator/vcount_reg[1]/Q
                         net (fo=178, routed)         2.297     1.837    timing_generator/vcount[1]
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.299     2.136 r  timing_generator/rgb_out[11]_i_231/O
                         net (fo=1, routed)           0.000     2.136    timing_generator/rgb_out[11]_i_231_n_0
    SLICE_X14Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     2.377 r  timing_generator/rgb_out_reg[11]_i_117/O
                         net (fo=1, routed)           0.651     3.028    timing_generator/rgb_out_reg[11]_i_117_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.298     3.326 r  timing_generator/rgb_out[11]_i_46/O
                         net (fo=1, routed)           0.000     3.326    timing_generator/rgb_out[11]_i_46_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     3.571 r  timing_generator/rgb_out_reg[11]_i_18/O
                         net (fo=1, routed)           0.769     4.340    timing_generator/line_data[22]
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.298     4.638 r  timing_generator/rgb_out[11]_i_7/O
                         net (fo=1, routed)           0.000     4.638    timing_generator/rgb_out[11]_i_7_n_0
    SLICE_X9Y38          MUXF7 (Prop_muxf7_I1_O)      0.217     4.855 r  timing_generator/rgb_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.527     5.382    timing_generator/rgb_out_reg[11]_i_3_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I3_O)        0.299     5.681 r  timing_generator/rgb_out[7]_i_1__0/O
                         net (fo=4, routed)           0.663     6.344    text_generator/D[1]
    SLICE_X2Y37          FDRE                                         r  text_generator/rgb_out_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.515    13.905    text_generator/clk_65M
    SLICE_X2Y37          FDRE                                         r  text_generator/rgb_out_reg[7]_lopt_replica/C
                         clock pessimism              0.578    14.482    
                         clock uncertainty           -0.079    14.403    
    SLICE_X2Y37          FDRE (Setup_fdre_C_D)       -0.031    14.372    text_generator/rgb_out_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.166ns  (required time - arrival time)
  Source:                 timing_generator/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 2.316ns (32.749%)  route 4.756ns (67.251%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 13.907 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.633    -0.879    timing_generator/CLK
    SLICE_X3Y35          FDRE                                         r  timing_generator/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.419    -0.460 r  timing_generator/vcount_reg[1]/Q
                         net (fo=178, routed)         2.297     1.837    timing_generator/vcount[1]
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.299     2.136 r  timing_generator/rgb_out[11]_i_231/O
                         net (fo=1, routed)           0.000     2.136    timing_generator/rgb_out[11]_i_231_n_0
    SLICE_X14Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     2.377 r  timing_generator/rgb_out_reg[11]_i_117/O
                         net (fo=1, routed)           0.651     3.028    timing_generator/rgb_out_reg[11]_i_117_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.298     3.326 r  timing_generator/rgb_out[11]_i_46/O
                         net (fo=1, routed)           0.000     3.326    timing_generator/rgb_out[11]_i_46_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     3.571 r  timing_generator/rgb_out_reg[11]_i_18/O
                         net (fo=1, routed)           0.769     4.340    timing_generator/line_data[22]
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.298     4.638 r  timing_generator/rgb_out[11]_i_7/O
                         net (fo=1, routed)           0.000     4.638    timing_generator/rgb_out[11]_i_7_n_0
    SLICE_X9Y38          MUXF7 (Prop_muxf7_I1_O)      0.217     4.855 r  timing_generator/rgb_out_reg[11]_i_3/O
                         net (fo=3, routed)           0.527     5.382    timing_generator/rgb_out_reg[11]_i_3_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I3_O)        0.299     5.681 r  timing_generator/rgb_out[7]_i_1__0/O
                         net (fo=4, routed)           0.512     6.193    text_generator/D[1]
    SLICE_X2Y39          FDRE                                         r  text_generator/rgb_out_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          1.517    13.907    text_generator/clk_65M
    SLICE_X2Y39          FDRE                                         r  text_generator/rgb_out_reg[7]_lopt_replica_2/C
                         clock pessimism              0.578    14.484    
                         clock uncertainty           -0.079    14.405    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)       -0.045    14.360    text_generator/rgb_out_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  8.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 timing_generator/hblank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_generator/hblank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.590    timing_generator/CLK
    SLICE_X2Y36          FDRE                                         r  timing_generator/hblank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  timing_generator/hblank_out_reg/Q
                         net (fo=3, routed)           0.067    -0.359    frame_generator/hblank_timing
    SLICE_X2Y36          FDRE                                         r  frame_generator/hblank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.861    -0.829    frame_generator/clk_65M
    SLICE_X2Y36          FDRE                                         r  frame_generator/hblank_out_reg/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.060    -0.530    frame_generator/hblank_out_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timing_generator/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.428%)  route 0.103ns (35.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.590    timing_generator/CLK
    SLICE_X5Y38          FDRE                                         r  timing_generator/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  timing_generator/hcount_reg[0]/Q
                         net (fo=8, routed)           0.103    -0.347    timing_generator/hcount_timing[0]
    SLICE_X4Y38          LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  timing_generator/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    timing_generator/hcount[5]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  timing_generator/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.862    -0.828    timing_generator/CLK
    SLICE_X4Y38          FDRE                                         r  timing_generator/hcount_reg[5]/C
                         clock pessimism              0.250    -0.577    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.091    -0.486    timing_generator/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timing_generator/vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.443%)  route 0.176ns (48.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.592    -0.589    timing_generator/CLK
    SLICE_X3Y37          FDRE                                         r  timing_generator/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  timing_generator/hcount_reg[10]/Q
                         net (fo=8, routed)           0.176    -0.273    timing_generator/hcount_timing[10]
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  timing_generator/vcount[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    timing_generator/vcount_timing[10]
    SLICE_X2Y36          FDRE                                         r  timing_generator/vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.861    -0.829    timing_generator/CLK
    SLICE_X2Y36          FDRE                                         r  timing_generator/vcount_reg[10]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.121    -0.454    timing_generator/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_generator/hcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.135%)  route 0.149ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.590    timing_generator/CLK
    SLICE_X5Y38          FDRE                                         r  timing_generator/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  timing_generator/hcount_reg[4]/Q
                         net (fo=6, routed)           0.149    -0.313    frame_generator/hcount_out_reg[4]_0[3]
    SLICE_X7Y38          FDRE                                         r  frame_generator/hcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.862    -0.828    frame_generator/clk_65M
    SLICE_X7Y38          FDRE                                         r  frame_generator/hcount_out_reg[4]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.017    -0.557    frame_generator/hcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 timing_generator/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timing_generator/vblank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.540%)  route 0.197ns (51.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.590    timing_generator/CLK
    SLICE_X3Y34          FDRE                                         r  timing_generator/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  timing_generator/vcount_reg[8]/Q
                         net (fo=8, routed)           0.197    -0.252    timing_generator/vcount[8]
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  timing_generator/vblank_out_i_1/O
                         net (fo=1, routed)           0.000    -0.207    timing_generator/vblank_nxt
    SLICE_X2Y35          FDRE                                         r  timing_generator/vblank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.861    -0.829    timing_generator/CLK
    SLICE_X2Y35          FDRE                                         r  timing_generator/vblank_out_reg/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.121    -0.454    timing_generator/vblank_out_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 timing_generator/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timing_generator/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.354%)  route 0.156ns (45.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.590    timing_generator/CLK
    SLICE_X3Y34          FDRE                                         r  timing_generator/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  timing_generator/vcount_reg[8]/Q
                         net (fo=8, routed)           0.156    -0.293    timing_generator/vcount[8]
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.045    -0.248 r  timing_generator/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    timing_generator/vcount_timing[8]
    SLICE_X3Y34          FDRE                                         r  timing_generator/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.860    -0.830    timing_generator/CLK
    SLICE_X3Y34          FDRE                                         r  timing_generator/vcount_reg[8]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.092    -0.498    timing_generator/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_generator/hcount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.898%)  route 0.212ns (60.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.590    timing_generator/CLK
    SLICE_X5Y38          FDRE                                         r  timing_generator/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  timing_generator/hcount_reg[1]/Q
                         net (fo=8, routed)           0.212    -0.237    frame_generator/hcount_out_reg[4]_0[0]
    SLICE_X6Y38          FDRE                                         r  frame_generator/hcount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.862    -0.828    frame_generator/clk_65M
    SLICE_X6Y38          FDRE                                         r  frame_generator/hcount_out_reg[1]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.063    -0.511    frame_generator/hcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timing_generator/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.227ns (59.138%)  route 0.157ns (40.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.593    -0.588    timing_generator/CLK
    SLICE_X3Y38          FDRE                                         r  timing_generator/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  timing_generator/hcount_reg[8]/Q
                         net (fo=11, routed)          0.157    -0.304    timing_generator/hcount_timing[8]
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.099    -0.205 r  timing_generator/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    timing_generator/hcount[10]_i_2_n_0
    SLICE_X3Y37          FDRE                                         r  timing_generator/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.862    -0.828    timing_generator/CLK
    SLICE_X3Y37          FDRE                                         r  timing_generator/hcount_reg[10]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.091    -0.483    timing_generator/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 timing_generator/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timing_generator/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.590    timing_generator/CLK
    SLICE_X3Y35          FDRE                                         r  timing_generator/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  timing_generator/vcount_reg[5]/Q
                         net (fo=11, routed)          0.193    -0.257    timing_generator/vcount[5]
    SLICE_X3Y35          LUT6 (Prop_lut6_I4_O)        0.045    -0.212 r  timing_generator/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    timing_generator/vcount_timing[5]
    SLICE_X3Y35          FDRE                                         r  timing_generator/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.861    -0.829    timing_generator/CLK
    SLICE_X3Y35          FDRE                                         r  timing_generator/vcount_reg[5]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.091    -0.499    timing_generator/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timing_generator/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.252%)  route 0.213ns (53.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.591    -0.590    timing_generator/CLK
    SLICE_X5Y38          FDRE                                         r  timing_generator/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  timing_generator/hcount_reg[1]/Q
                         net (fo=8, routed)           0.213    -0.237    timing_generator/hcount_reg[4]_0[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.042    -0.195 r  timing_generator/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    timing_generator/hcount[2]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  timing_generator/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=47, routed)          0.862    -0.828    timing_generator/CLK
    SLICE_X5Y38          FDRE                                         r  timing_generator/hcount_reg[2]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.107    -0.483    timing_generator/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65M_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    clk_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y36      frame_generator/hblank_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y38      frame_generator/hcount_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X7Y38      frame_generator/hcount_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X7Y38      frame_generator/hcount_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X7Y38      frame_generator/hcount_out_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y35      frame_generator/rgb_out_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y36      frame_generator/vblank_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y38      text_generator/hsync_out_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y38      frame_generator/hsync_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y38      frame_generator/hsync_out_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y31      frame_generator/vsync_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y31      frame_generator/vsync_out_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y36      frame_generator/hblank_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y36      frame_generator/hblank_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y38      frame_generator/hcount_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y38      frame_generator/hcount_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y38      frame_generator/hcount_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y38      frame_generator/hcount_out_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y38      frame_generator/hsync_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y38      frame_generator/hsync_out_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y31      frame_generator/vsync_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y31      frame_generator/vsync_out_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y36      frame_generator/hblank_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y36      frame_generator/hblank_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y38      frame_generator/hcount_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y38      frame_generator/hcount_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y38      frame_generator/hcount_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y38      frame_generator/hcount_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



