0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALU.v,1730509922,verilog,,C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Instruction_Register.v,,ALU,,,,,,,,
C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Instruction_Register.v,1731140091,verilog,,C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Memory_Data_Register.v,,Instruction_Register,,,,,,,,
C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Memory_Data_Register.v,1731134692,verilog,,C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Registers_Unit.v,,Binary_32bit_Register,,,,,,,,
C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Registers_Unit.v,1731770994,verilog,,C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Sign_extention.v,,Registers_Unit,,,,,,,,
C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Sign_extention.v,1731138091,verilog,,C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v,,Sign_extender,,,,,,,,
C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v,1731771346,verilog,,,,top_MIPS,,,,,,,,
