# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab7_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/modelsim.ini
# 
# vlib lab7soc
# vmap lab7soc lab7soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab7soc lab7soc 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/modelsim.ini
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis {C:/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:58 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis" C:/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v 
# -- Compiling module lab7soc
# 
# Top level modules:
# 	lab7soc
# End time: 19:27:58 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:58 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:27:58 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:58 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:27:58 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:58 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v 
# -- Compiling module lab7soc_mm_interconnect_0
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0
# End time: 19:27:58 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:58 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module lab7soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 19:27:58 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:58 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab7soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_avalon_st_adapter
# End time: 19:27:58 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:58 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 19:27:59 on Mar 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_usb_rst.v 
# -- Compiling module lab7soc_usb_rst
# 
# Top level modules:
# 	lab7soc_usb_rst
# End time: 19:27:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_timer_0.v 
# -- Compiling module lab7soc_timer_0
# 
# Top level modules:
# 	lab7soc_timer_0
# End time: 19:27:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v 
# -- Compiling module lab7soc_sysid_qsys_0
# 
# Top level modules:
# 	lab7soc_sysid_qsys_0
# End time: 19:27:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_spi_0.v 
# -- Compiling module lab7soc_spi_0
# 
# Top level modules:
# 	lab7soc_spi_0
# End time: 19:27:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v 
# -- Compiling module lab7soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab7soc_sdram_pll_stdsync_sv6
# -- Compiling module lab7soc_sdram_pll_altpll_vg92
# -- Compiling module lab7soc_sdram_pll
# 
# Top level modules:
# 	lab7soc_sdram_pll
# End time: 19:27:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram.v 
# -- Compiling module lab7soc_sdram_input_efifo_module
# -- Compiling module lab7soc_sdram
# 
# Top level modules:
# 	lab7soc_sdram
# End time: 19:27:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v 
# -- Compiling module lab7soc_onchip_memory2_0
# 
# Top level modules:
# 	lab7soc_onchip_memory2_0
# End time: 19:27:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v 
# -- Compiling module lab7soc_nios2_gen2_0
# 
# Top level modules:
# 	lab7soc_nios2_gen2_0
# End time: 19:27:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab7soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab7soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab7soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab7soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab7soc_nios2_gen2_0_cpu
# End time: 19:27:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 19:27:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module lab7soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	lab7soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 19:28:00 on Mar 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 19:28:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module lab7soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	lab7soc_nios2_gen2_0_cpu_test_bench
# End time: 19:28:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_leds_pio.v 
# -- Compiling module lab7soc_leds_pio
# 
# Top level modules:
# 	lab7soc_leds_pio
# End time: 19:28:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_keycode.v 
# -- Compiling module lab7soc_keycode
# 
# Top level modules:
# 	lab7soc_keycode
# End time: 19:28:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_key.v 
# -- Compiling module lab7soc_key
# 
# Top level modules:
# 	lab7soc_key
# End time: 19:28:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v 
# -- Compiling module lab7soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab7soc_jtag_uart_0_scfifo_w
# -- Compiling module lab7soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab7soc_jtag_uart_0_scfifo_r
# -- Compiling module lab7soc_jtag_uart_0
# 
# Top level modules:
# 	lab7soc_jtag_uart_0
# End time: 19:28:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_hex_digits_pio.v 
# -- Compiling module lab7soc_hex_digits_pio
# 
# Top level modules:
# 	lab7soc_hex_digits_pio
# End time: 19:28:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_Button.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_Button.v 
# -- Compiling module lab7soc_Button
# 
# Top level modules:
# 	lab7soc_Button
# End time: 19:28:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/lab7jaia2andvarun/Lab\ 7\ alt_material {C:/lab7jaia2andvarun/Lab 7 alt_material/vga_text_avl_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:00 on Mar 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/lab7jaia2andvarun/Lab 7 alt_material" C:/lab7jaia2andvarun/Lab 7 alt_material/vga_text_avl_interface.sv 
# -- Compiling module vga_text_avl_interface
# 
# Top level modules:
# 	vga_text_avl_interface
# End time: 19:28:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/lab7jaia2andvarun/Lab\ 7\ alt_material {C:/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:00 on Mar 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/lab7jaia2andvarun/Lab 7 alt_material" C:/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv 
# -- Compiling module lab7
# 
# Top level modules:
# 	lab7
# End time: 19:28:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/lab7jaia2andvarun {C:/lab7jaia2andvarun/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:00 on Mar 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/lab7jaia2andvarun" C:/lab7jaia2andvarun/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:28:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:00 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv 
# -- Compiling module lab7soc_irq_mapper
# 
# Top level modules:
# 	lab7soc_irq_mapper
# End time: 19:28:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 19:28:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 19:28:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:01 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 19:28:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:01 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 19:28:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:01 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 19:28:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 19:28:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 19:28:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module lab7soc_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_rsp_mux_001
# End time: 19:28:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:28:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module lab7soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_rsp_mux
# End time: 19:28:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_010.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_010.sv 
# -- Compiling module lab7soc_mm_interconnect_0_rsp_demux_010
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_rsp_demux_010
# End time: 19:28:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module lab7soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_rsp_demux
# End time: 19:28:02 on Mar 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_010.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_010.sv 
# -- Compiling module lab7soc_mm_interconnect_0_cmd_mux_010
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_cmd_mux_010
# End time: 19:28:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module lab7soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_cmd_mux
# End time: 19:28:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module lab7soc_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_cmd_demux_001
# End time: 19:28:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module lab7soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_cmd_demux
# End time: 19:28:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 19:28:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 19:28:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv 
# -- Compiling module lab7soc_mm_interconnect_0_router_012_default_decode
# -- Compiling module lab7soc_mm_interconnect_0_router_012
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_router_012
# End time: 19:28:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv 
# -- Compiling module lab7soc_mm_interconnect_0_router_007_default_decode
# -- Compiling module lab7soc_mm_interconnect_0_router_007
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_router_007
# End time: 19:28:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv 
# -- Compiling module lab7soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module lab7soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_router_002
# End time: 19:28:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv 
# -- Compiling module lab7soc_mm_interconnect_0_router_001_default_decode
# -- Compiling module lab7soc_mm_interconnect_0_router_001
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_router_001
# End time: 19:28:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv 
# -- Compiling module lab7soc_mm_interconnect_0_router_default_decode
# -- Compiling module lab7soc_mm_interconnect_0_router
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_router
# End time: 19:28:03 on Mar 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 19:28:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 19:28:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 19:28:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 19:28:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/vga_text_avl_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/vga_text_avl_interface.sv 
# -- Compiling module vga_text_avl_interface
# 
# Top level modules:
# 	vga_text_avl_interface
# End time: 19:28:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/lab7jaia2andvarun {C:/lab7jaia2andvarun/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/lab7jaia2andvarun" C:/lab7jaia2andvarun/testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) C:/lab7jaia2andvarun/testbench.sv(3): near "end": syntax error, unexpected end.
# End time: 19:28:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Lab7_run_msim_rtl_systemverilog.do line 69
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/lab7jaia2andvarun {C:/lab7jaia2andvarun/testbench.sv}"
do Lab7_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/modelsim.ini
# 
# vlib lab7soc
# ** Warning: (vlib-34) Library already exists at "lab7soc".
# vmap lab7soc lab7soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab7soc lab7soc 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/modelsim.ini
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis {C:/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis" C:/lab7jaia2andvarun/lab7soc/synthesis/lab7soc.v 
# -- Compiling module lab7soc
# 
# Top level modules:
# 	lab7soc
# End time: 19:34:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:34:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:34:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0.v 
# -- Compiling module lab7soc_mm_interconnect_0
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0
# End time: 19:34:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module lab7soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 19:34:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab7soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_avalon_st_adapter
# End time: 19:34:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 19:34:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_usb_rst.v 
# -- Compiling module lab7soc_usb_rst
# 
# Top level modules:
# 	lab7soc_usb_rst
# End time: 19:34:59 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:34:59 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_timer_0.v 
# -- Compiling module lab7soc_timer_0
# 
# Top level modules:
# 	lab7soc_timer_0
# End time: 19:35:00 on Mar 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sysid_qsys_0.v 
# -- Compiling module lab7soc_sysid_qsys_0
# 
# Top level modules:
# 	lab7soc_sysid_qsys_0
# End time: 19:35:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_spi_0.v 
# -- Compiling module lab7soc_spi_0
# 
# Top level modules:
# 	lab7soc_spi_0
# End time: 19:35:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v 
# -- Compiling module lab7soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab7soc_sdram_pll_stdsync_sv6
# -- Compiling module lab7soc_sdram_pll_altpll_vg92
# -- Compiling module lab7soc_sdram_pll
# 
# Top level modules:
# 	lab7soc_sdram_pll
# End time: 19:35:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_sdram.v 
# -- Compiling module lab7soc_sdram_input_efifo_module
# -- Compiling module lab7soc_sdram
# 
# Top level modules:
# 	lab7soc_sdram
# End time: 19:35:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_onchip_memory2_0.v 
# -- Compiling module lab7soc_onchip_memory2_0
# 
# Top level modules:
# 	lab7soc_onchip_memory2_0
# End time: 19:35:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0.v 
# -- Compiling module lab7soc_nios2_gen2_0
# 
# Top level modules:
# 	lab7soc_nios2_gen2_0
# End time: 19:35:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab7soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab7soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab7soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab7soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab7soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab7soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab7soc_nios2_gen2_0_cpu
# End time: 19:35:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	lab7soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 19:35:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module lab7soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	lab7soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 19:35:00 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:00 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	lab7soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 19:35:01 on Mar 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:01 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module lab7soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	lab7soc_nios2_gen2_0_cpu_test_bench
# End time: 19:35:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:01 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_leds_pio.v 
# -- Compiling module lab7soc_leds_pio
# 
# Top level modules:
# 	lab7soc_leds_pio
# End time: 19:35:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:01 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_keycode.v 
# -- Compiling module lab7soc_keycode
# 
# Top level modules:
# 	lab7soc_keycode
# End time: 19:35:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:01 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_key.v 
# -- Compiling module lab7soc_key
# 
# Top level modules:
# 	lab7soc_key
# End time: 19:35:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:01 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_jtag_uart_0.v 
# -- Compiling module lab7soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab7soc_jtag_uart_0_scfifo_w
# -- Compiling module lab7soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab7soc_jtag_uart_0_scfifo_r
# -- Compiling module lab7soc_jtag_uart_0
# 
# Top level modules:
# 	lab7soc_jtag_uart_0
# End time: 19:35:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:01 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_hex_digits_pio.v 
# -- Compiling module lab7soc_hex_digits_pio
# 
# Top level modules:
# 	lab7soc_hex_digits_pio
# End time: 19:35:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_Button.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:01 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_Button.v 
# -- Compiling module lab7soc_Button
# 
# Top level modules:
# 	lab7soc_Button
# End time: 19:35:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/lab7jaia2andvarun/Lab\ 7\ alt_material {C:/lab7jaia2andvarun/Lab 7 alt_material/vga_text_avl_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/lab7jaia2andvarun/Lab 7 alt_material" C:/lab7jaia2andvarun/Lab 7 alt_material/vga_text_avl_interface.sv 
# -- Compiling module vga_text_avl_interface
# 
# Top level modules:
# 	vga_text_avl_interface
# End time: 19:35:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/lab7jaia2andvarun/Lab\ 7\ alt_material {C:/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/lab7jaia2andvarun/Lab 7 alt_material" C:/lab7jaia2andvarun/Lab 7 alt_material/lab7.sv 
# -- Compiling module lab7
# 
# Top level modules:
# 	lab7
# End time: 19:35:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/lab7jaia2andvarun {C:/lab7jaia2andvarun/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/lab7jaia2andvarun" C:/lab7jaia2andvarun/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:35:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_irq_mapper.sv 
# -- Compiling module lab7soc_irq_mapper
# 
# Top level modules:
# 	lab7soc_irq_mapper
# End time: 19:35:01 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:01 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 19:35:02 on Mar 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 19:35:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:02 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 19:35:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:02 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 19:35:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:02 on Mar 29,2023
# vlog -reportprogress 300 -vlog01compat -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 19:35:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 19:35:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 19:35:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module lab7soc_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_rsp_mux_001
# End time: 19:35:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:35:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module lab7soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_rsp_mux
# End time: 19:35:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_010.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:02 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux_010.sv 
# -- Compiling module lab7soc_mm_interconnect_0_rsp_demux_010
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_rsp_demux_010
# End time: 19:35:02 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module lab7soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_rsp_demux
# End time: 19:35:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_010.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux_010.sv 
# -- Compiling module lab7soc_mm_interconnect_0_cmd_mux_010
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_cmd_mux_010
# End time: 19:35:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module lab7soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_cmd_mux
# End time: 19:35:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module lab7soc_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_cmd_demux_001
# End time: 19:35:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module lab7soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_cmd_demux
# End time: 19:35:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 19:35:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 19:35:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_012.sv 
# -- Compiling module lab7soc_mm_interconnect_0_router_012_default_decode
# -- Compiling module lab7soc_mm_interconnect_0_router_012
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_router_012
# End time: 19:35:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_007.sv 
# -- Compiling module lab7soc_mm_interconnect_0_router_007_default_decode
# -- Compiling module lab7soc_mm_interconnect_0_router_007
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_router_007
# End time: 19:35:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_002.sv 
# -- Compiling module lab7soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module lab7soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_router_002
# End time: 19:35:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router_001.sv 
# -- Compiling module lab7soc_mm_interconnect_0_router_001_default_decode
# -- Compiling module lab7soc_mm_interconnect_0_router_001
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_router_001
# End time: 19:35:03 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:03 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/lab7soc_mm_interconnect_0_router.sv 
# -- Compiling module lab7soc_mm_interconnect_0_router_default_decode
# -- Compiling module lab7soc_mm_interconnect_0_router
# 
# Top level modules:
# 	lab7soc_mm_interconnect_0_router
# End time: 19:35:04 on Mar 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:04 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 19:35:04 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:04 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 19:35:04 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:04 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 19:35:04 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:04 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 19:35:04 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab7soc +incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules {C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/vga_text_avl_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:04 on Mar 29,2023
# vlog -reportprogress 300 -sv -work lab7soc "+incdir+C:/lab7jaia2andvarun/lab7soc/synthesis/submodules" C:/lab7jaia2andvarun/lab7soc/synthesis/submodules/vga_text_avl_interface.sv 
# -- Compiling module vga_text_avl_interface
# 
# Top level modules:
# 	vga_text_avl_interface
# End time: 19:35:04 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/lab7jaia2andvarun {C:/lab7jaia2andvarun/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:04 on Mar 29,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/lab7jaia2andvarun" C:/lab7jaia2andvarun/testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) C:/lab7jaia2andvarun/testbench.sv(3): near "end": syntax error, unexpected end.
# End time: 19:35:04 on Mar 29,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Lab7_run_msim_rtl_systemverilog.do line 69
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/lab7jaia2andvarun {C:/lab7jaia2andvarun/testbench.sv}"
