$date
	Mon Jun  8 11:37:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ALUCU $end
$var wire 4 ! ALUControl [3:0] $end
$var reg 2 " ALUOp [1:0] $end
$var reg 6 # OpCode [5:0] $end
$var reg 9 $ XO [8:0] $end
$var reg 1 % clk $end
$scope module m $end
$var wire 2 & ALUOp [1:0] $end
$var wire 6 ' OpCode [5:0] $end
$var wire 9 ( XO [8:0] $end
$var wire 17 ) ALUControlIn [16:0] $end
$var wire 4 * ALUControl [3:0] $end
$var reg 4 + ALUCtrl [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 +
b10 *
b111010000000000 )
b0 (
b111010 '
b0 &
0%
b0 $
b111010 #
b0 "
b10 !
$end
#2
1%
#4
0%
b111110000000000 )
b111110 #
b111110 '
#6
1%
#8
b110 !
b110 *
b110 +
0%
b10011 #
b10011 '
b1010011000000000 )
b1 "
b1 &
#10
1%
#12
b10 !
b10 *
b10 +
0%
b1110 #
b1110 '
b10001110000000000 )
b10 "
b10 &
#14
1%
#16
b1 !
b1 *
b1 +
0%
b10011000000000000 )
b11000 #
b11000 '
#18
1%
#20
b0 !
b0 *
b0 +
0%
b10011100000000000 )
b11100 #
b11100 '
#22
1%
#24
0%
b11100 $
b11100 (
b10011111000011100 )
b11111 #
b11111 '
#26
1%
#28
b110 !
b110 *
b110 +
0%
b10011111000101000 )
b101000 $
b101000 (
#30
1%
#32
b10 !
b10 *
b10 +
0%
b10011111100001010 )
b100001010 $
b100001010 (
#34
1%
#36
b1 !
b1 *
b1 +
0%
b10011111110111100 )
b110111100 $
b110111100 (
#38
1%
#40
b1101 !
b1101 *
b1101 +
0%
b10011111111011100 )
b111011100 $
b111011100 (
#42
1%
#44
0%
#46
1%
#48
0%
#50
1%
#52
0%
#54
1%
#56
0%
#58
1%
#60
0%
#62
1%
#64
0%
#66
1%
#68
0%
#70
1%
#72
0%
#74
1%
#76
0%
#78
1%
#80
0%
#82
1%
#84
0%
#86
1%
#88
0%
#90
1%
#92
0%
#94
1%
#96
0%
#98
1%
#100
0%
#102
1%
#104
0%
#106
1%
#108
0%
#110
1%
#112
0%
#114
1%
#116
0%
#118
1%
#120
0%
#122
1%
#124
0%
#126
1%
#128
0%
#130
1%
#132
0%
#134
1%
#136
0%
#138
1%
#140
0%
#142
1%
#144
0%
#146
1%
#148
0%
#150
1%
#152
0%
#154
1%
#156
0%
#158
1%
#160
0%
#162
1%
#164
0%
#166
1%
#168
0%
#170
1%
#172
0%
#174
1%
#176
0%
#178
1%
#180
0%
#182
1%
#184
0%
#186
1%
#188
0%
#190
1%
#192
0%
#194
1%
#196
0%
#198
1%
#200
0%
