// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pointwise_conv2d_fix_4_HH_
#define _pointwise_conv2d_fix_4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mux_164_16_4_1_x.h"
#include "network_add_23ns_23s_23_2_1.h"
#include "network_mac_muladd_11ns_5ns_11s_15_1_1.h"
#include "network_mul_mul_16s_16s_32_1_1.h"

namespace ap_rtl {

struct pointwise_conv2d_fix_4 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_signal< sc_logic > ap_var_for_const16;
    sc_signal< sc_lv<16> > ap_var_for_const0;
    sc_signal< sc_lv<16> > ap_var_for_const1;
    sc_signal< sc_lv<16> > ap_var_for_const2;
    sc_signal< sc_lv<16> > ap_var_for_const3;
    sc_signal< sc_lv<16> > ap_var_for_const4;
    sc_signal< sc_lv<16> > ap_var_for_const5;
    sc_signal< sc_lv<16> > ap_var_for_const6;
    sc_signal< sc_lv<16> > ap_var_for_const7;
    sc_signal< sc_lv<16> > ap_var_for_const8;
    sc_signal< sc_lv<16> > ap_var_for_const9;
    sc_signal< sc_lv<16> > ap_var_for_const10;
    sc_signal< sc_lv<16> > ap_var_for_const11;
    sc_signal< sc_lv<16> > ap_var_for_const12;
    sc_signal< sc_lv<16> > ap_var_for_const13;
    sc_signal< sc_lv<16> > ap_var_for_const14;
    sc_signal< sc_lv<16> > ap_var_for_const15;


    // Module declarations
    pointwise_conv2d_fix_4(sc_module_name name);
    SC_HAS_PROCESS(pointwise_conv2d_fix_4);

    ~pointwise_conv2d_fix_4();

    sc_trace_file* mVcdFile;

    network_mux_164_16_4_1_x<1,4,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,4,16>* network_mux_164_16_4_1_x_U134;
    network_add_23ns_23s_23_2_1<1,2,23,23,23>* network_add_23ns_23s_23_2_1_U135;
    network_mac_muladd_11ns_5ns_11s_15_1_1<1,1,11,5,11,15>* network_mac_muladd_11ns_5ns_11s_15_1_1_U136;
    network_mul_mul_16s_16s_32_1_1<1,1,16,16,32>* network_mul_mul_16s_16s_32_1_1_U137;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > indvar_flatten59_reg_134;
    sc_signal< sc_lv<14> > indvar_flatten18_reg_146;
    sc_signal< sc_lv<10> > indvar_flatten_reg_157;
    sc_signal< sc_lv<5> > out_h_0_reg_168;
    sc_signal< sc_lv<1> > out_d_0_reg_179;
    sc_signal< sc_lv<5> > out_w_0_reg_191;
    sc_signal< sc_lv<23> > buffer_0_reg_203;
    sc_signal< sc_lv<5> > in_d_0_reg_215;
    sc_signal< sc_lv<1> > icmp_ln34_fu_227_p2;
    sc_signal< sc_lv<1> > icmp_ln34_reg_665;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln34_reg_665_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_665_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln34_reg_665_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln20_fu_233_p2;
    sc_signal< sc_lv<1> > icmp_ln20_reg_669;
    sc_signal< sc_lv<1> > icmp_ln20_reg_669_pp0_iter1_reg;
    sc_signal< sc_lv<14> > add_ln20_1_fu_239_p2;
    sc_signal< sc_lv<14> > add_ln20_1_reg_683;
    sc_signal< sc_lv<1> > xor_ln34_fu_245_p2;
    sc_signal< sc_lv<1> > xor_ln34_reg_688;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter4;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln21_fu_250_p2;
    sc_signal< sc_lv<1> > icmp_ln21_reg_694;
    sc_signal< sc_lv<10> > add_ln21_fu_256_p2;
    sc_signal< sc_lv<10> > add_ln21_reg_700;
    sc_signal< sc_lv<11> > sub_ln29_fu_286_p2;
    sc_signal< sc_lv<11> > sub_ln29_reg_705;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<5> > select_ln34_fu_292_p3;
    sc_signal< sc_lv<5> > select_ln34_reg_711;
    sc_signal< sc_lv<1> > and_ln34_2_fu_299_p2;
    sc_signal< sc_lv<1> > and_ln34_2_reg_717;
    sc_signal< sc_lv<1> > and_ln34_2_reg_717_pp0_iter1_reg;
    sc_signal< sc_lv<11> > add_ln29_fu_307_p2;
    sc_signal< sc_lv<11> > add_ln29_reg_726;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage3_iter3;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<14> > add_ln34_2_fu_312_p2;
    sc_signal< sc_lv<14> > add_ln34_2_reg_731;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln24_fu_318_p2;
    sc_signal< sc_lv<1> > icmp_ln24_reg_736;
    sc_signal< sc_lv<5> > out_h_fu_324_p2;
    sc_signal< sc_lv<5> > out_h_reg_741;
    sc_signal< sc_lv<1> > or_ln29_fu_329_p2;
    sc_signal< sc_lv<1> > or_ln29_reg_748;
    sc_signal< sc_lv<14> > select_ln20_1_fu_333_p3;
    sc_signal< sc_lv<14> > select_ln20_1_reg_754;
    sc_signal< sc_lv<5> > select_ln29_fu_343_p3;
    sc_signal< sc_lv<5> > select_ln29_reg_759;
    sc_signal< sc_lv<11> > sub_ln29_1_fu_372_p2;
    sc_signal< sc_lv<11> > sub_ln29_1_reg_765;
    sc_signal< sc_lv<1> > and_ln29_fu_388_p2;
    sc_signal< sc_lv<1> > and_ln29_reg_771;
    sc_signal< sc_lv<5> > select_ln20_fu_394_p3;
    sc_signal< sc_lv<5> > select_ln20_reg_778;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<10> > select_ln21_9_fu_399_p3;
    sc_signal< sc_lv<10> > select_ln21_9_reg_783;
    sc_signal< sc_lv<11> > select_ln29_1_fu_411_p3;
    sc_signal< sc_lv<11> > select_ln29_1_reg_788;
    sc_signal< sc_lv<5> > out_w_fu_417_p2;
    sc_signal< sc_lv<5> > out_w_reg_794;
    sc_signal< sc_lv<1> > or_ln24_1_fu_426_p2;
    sc_signal< sc_lv<1> > or_ln24_1_reg_800;
    sc_signal< sc_lv<1> > or_ln24_1_reg_800_pp0_iter2_reg;
    sc_signal< sc_lv<5> > select_ln24_1_fu_431_p3;
    sc_signal< sc_lv<5> > select_ln24_1_reg_806;
    sc_signal< sc_lv<11> > add_ln29_2_fu_441_p2;
    sc_signal< sc_lv<11> > add_ln29_2_reg_812;
    sc_signal< sc_lv<5> > select_ln21_fu_446_p3;
    sc_signal< sc_lv<5> > select_ln21_reg_817;
    sc_signal< sc_lv<4> > trunc_ln29_fu_451_p1;
    sc_signal< sc_lv<4> > trunc_ln29_reg_823;
    sc_signal< sc_lv<5> > select_ln34_3_fu_477_p3;
    sc_signal< sc_lv<5> > select_ln34_3_reg_828;
    sc_signal< sc_lv<1> > out_d_0_mid2_fu_490_p3;
    sc_signal< sc_lv<1> > out_d_0_mid2_reg_833;
    sc_signal< sc_lv<11> > select_ln24_2_fu_503_p3;
    sc_signal< sc_lv<11> > select_ln24_2_reg_838;
    sc_signal< sc_lv<5> > in_d_fu_509_p2;
    sc_signal< sc_lv<5> > in_d_reg_843;
    sc_signal< sc_lv<15> > grp_fu_651_p3;
    sc_signal< sc_lv<15> > add_ln29_1_reg_849;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln24_1_fu_520_p2;
    sc_signal< sc_lv<1> > icmp_ln24_1_reg_854;
    sc_signal< sc_lv<1> > icmp_ln24_1_reg_854_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln24_1_reg_854_pp0_iter4_reg;
    sc_signal< sc_lv<5> > add_ln34_fu_525_p2;
    sc_signal< sc_lv<5> > add_ln34_reg_858;
    sc_signal< sc_lv<11> > add_ln34_1_fu_577_p2;
    sc_signal< sc_lv<11> > add_ln34_1_reg_868;
    sc_signal< sc_lv<11> > add_ln34_1_reg_868_pp0_iter3_reg;
    sc_signal< sc_lv<16> > input_load_reg_873;
    sc_signal< sc_lv<23> > select_ln24_fu_582_p3;
    sc_signal< sc_lv<23> > select_ln24_reg_878;
    sc_signal< sc_lv<16> > grp_fu_537_p18;
    sc_signal< sc_lv<16> > tmp_4_reg_883;
    sc_signal< sc_lv<32> > mul_ln29_fu_659_p2;
    sc_signal< sc_lv<32> > mul_ln29_reg_888;
    sc_signal< sc_lv<23> > grp_fu_608_p2;
    sc_signal< sc_lv<23> > buffer_reg_898;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<16> > and_ln34_fu_637_p2;
    sc_signal< sc_lv<16> > and_ln34_reg_905;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten59_phi_fu_138_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten18_phi_fu_150_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_161_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<5> > ap_phi_mux_out_h_0_phi_fu_172_p4;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<1> > ap_phi_mux_out_d_0_phi_fu_183_p4;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<5> > ap_phi_mux_out_w_0_phi_fu_195_p4;
    sc_signal< sc_lv<23> > ap_phi_mux_buffer_0_phi_fu_207_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_in_d_0_phi_fu_219_p4;
    sc_signal< sc_lv<64> > zext_ln29_5_fu_532_p1;
    sc_signal< sc_lv<64> > zext_ln34_fu_646_p1;
    sc_signal< sc_lv<10> > shl_ln_fu_262_p3;
    sc_signal< sc_lv<7> > shl_ln29_7_fu_274_p3;
    sc_signal< sc_lv<11> > zext_ln29_fu_270_p1;
    sc_signal< sc_lv<11> > zext_ln29_1_fu_282_p1;
    sc_signal< sc_lv<11> > zext_ln24_fu_303_p1;
    sc_signal< sc_lv<10> > shl_ln29_mid1_fu_350_p3;
    sc_signal< sc_lv<7> > shl_ln29_7_mid1_fu_361_p3;
    sc_signal< sc_lv<11> > zext_ln29_2_fu_357_p1;
    sc_signal< sc_lv<11> > zext_ln29_3_fu_368_p1;
    sc_signal< sc_lv<1> > xor_ln29_fu_378_p2;
    sc_signal< sc_lv<1> > and_ln34_1_fu_339_p2;
    sc_signal< sc_lv<1> > or_ln29_1_fu_383_p2;
    sc_signal< sc_lv<11> > select_ln34_4_fu_405_p3;
    sc_signal< sc_lv<1> > or_ln24_fu_422_p2;
    sc_signal< sc_lv<11> > zext_ln24_1_fu_438_p1;
    sc_signal< sc_lv<5> > select_ln34_1_fu_461_p3;
    sc_signal< sc_lv<5> > select_ln34_2_fu_469_p3;
    sc_signal< sc_lv<1> > out_d_fu_455_p2;
    sc_signal< sc_lv<11> > select_ln34_5_fu_484_p3;
    sc_signal< sc_lv<11> > select_ln29_2_fu_497_p3;
    sc_signal< sc_lv<32> > sext_ln29_fu_529_p1;
    sc_signal< sc_lv<11> > zext_ln34_1_fu_574_p1;
    sc_signal< sc_lv<18> > trunc_ln29_2_fu_595_p4;
    sc_signal< sc_lv<23> > grp_fu_608_p1;
    sc_signal< sc_lv<1> > tmp_1_fu_613_p3;
    sc_signal< sc_lv<1> > xor_ln33_fu_623_p2;
    sc_signal< sc_lv<16> > select_ln33_fu_629_p3;
    sc_signal< sc_lv<16> > trunc_ln33_fu_620_p1;
    sc_signal< sc_lv<32> > sext_ln34_fu_643_p1;
    sc_signal< sc_lv<11> > grp_fu_651_p0;
    sc_signal< sc_lv<5> > grp_fu_651_p1;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<15> > grp_fu_651_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state20;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<23> ap_const_lv23_7FD60D;
    static const sc_lv<14> ap_const_lv14_3100;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<10> ap_const_lv10_1C0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<16> ap_const_lv16_E69A;
    static const sc_lv<16> ap_const_lv16_C003;
    static const sc_lv<16> ap_const_lv16_1C17;
    static const sc_lv<16> ap_const_lv16_F91C;
    static const sc_lv<16> ap_const_lv16_D6A;
    static const sc_lv<16> ap_const_lv16_F46C;
    static const sc_lv<16> ap_const_lv16_FFDC;
    static const sc_lv<16> ap_const_lv16_FE22;
    static const sc_lv<16> ap_const_lv16_2EC;
    static const sc_lv<16> ap_const_lv16_1B7E;
    static const sc_lv<16> ap_const_lv16_1ECE;
    static const sc_lv<16> ap_const_lv16_ED6;
    static const sc_lv<16> ap_const_lv16_D2BE;
    static const sc_lv<16> ap_const_lv16_15C7;
    static const sc_lv<16> ap_const_lv16_E34D;
    static const sc_lv<16> ap_const_lv16_DA7B;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_FFFF;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<15> ap_const_lv15_310;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const16();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const15();
    void thread_ap_clk_no_reset_();
    void thread_add_ln20_1_fu_239_p2();
    void thread_add_ln21_fu_256_p2();
    void thread_add_ln29_2_fu_441_p2();
    void thread_add_ln29_fu_307_p2();
    void thread_add_ln34_1_fu_577_p2();
    void thread_add_ln34_2_fu_312_p2();
    void thread_add_ln34_fu_525_p2();
    void thread_and_ln29_fu_388_p2();
    void thread_and_ln34_1_fu_339_p2();
    void thread_and_ln34_2_fu_299_p2();
    void thread_and_ln34_fu_637_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state20();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state11_pp0_stage1_iter2();
    void thread_ap_block_state12_pp0_stage2_iter2();
    void thread_ap_block_state13_pp0_stage3_iter2();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state15_pp0_stage1_iter3();
    void thread_ap_block_state16_pp0_stage2_iter3();
    void thread_ap_block_state17_pp0_stage3_iter3();
    void thread_ap_block_state18_pp0_stage0_iter4();
    void thread_ap_block_state19_pp0_stage1_iter4();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_buffer_0_phi_fu_207_p4();
    void thread_ap_phi_mux_in_d_0_phi_fu_219_p4();
    void thread_ap_phi_mux_indvar_flatten18_phi_fu_150_p4();
    void thread_ap_phi_mux_indvar_flatten59_phi_fu_138_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_161_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_183_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_172_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_195_p4();
    void thread_ap_ready();
    void thread_grp_fu_608_p1();
    void thread_grp_fu_651_p0();
    void thread_grp_fu_651_p1();
    void thread_grp_fu_651_p10();
    void thread_icmp_ln20_fu_233_p2();
    void thread_icmp_ln21_fu_250_p2();
    void thread_icmp_ln24_1_fu_520_p2();
    void thread_icmp_ln24_fu_318_p2();
    void thread_icmp_ln34_fu_227_p2();
    void thread_in_d_fu_509_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_or_ln24_1_fu_426_p2();
    void thread_or_ln24_fu_422_p2();
    void thread_or_ln29_1_fu_383_p2();
    void thread_or_ln29_fu_329_p2();
    void thread_out_d_0_mid2_fu_490_p3();
    void thread_out_d_fu_455_p2();
    void thread_out_h_fu_324_p2();
    void thread_out_w_fu_417_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln20_1_fu_333_p3();
    void thread_select_ln20_fu_394_p3();
    void thread_select_ln21_9_fu_399_p3();
    void thread_select_ln21_fu_446_p3();
    void thread_select_ln24_1_fu_431_p3();
    void thread_select_ln24_2_fu_503_p3();
    void thread_select_ln24_fu_582_p3();
    void thread_select_ln29_1_fu_411_p3();
    void thread_select_ln29_2_fu_497_p3();
    void thread_select_ln29_fu_343_p3();
    void thread_select_ln33_fu_629_p3();
    void thread_select_ln34_1_fu_461_p3();
    void thread_select_ln34_2_fu_469_p3();
    void thread_select_ln34_3_fu_477_p3();
    void thread_select_ln34_4_fu_405_p3();
    void thread_select_ln34_5_fu_484_p3();
    void thread_select_ln34_fu_292_p3();
    void thread_sext_ln29_fu_529_p1();
    void thread_sext_ln34_fu_643_p1();
    void thread_shl_ln29_7_fu_274_p3();
    void thread_shl_ln29_7_mid1_fu_361_p3();
    void thread_shl_ln29_mid1_fu_350_p3();
    void thread_shl_ln_fu_262_p3();
    void thread_sub_ln29_1_fu_372_p2();
    void thread_sub_ln29_fu_286_p2();
    void thread_tmp_1_fu_613_p3();
    void thread_trunc_ln29_2_fu_595_p4();
    void thread_trunc_ln29_fu_451_p1();
    void thread_trunc_ln33_fu_620_p1();
    void thread_xor_ln29_fu_378_p2();
    void thread_xor_ln33_fu_623_p2();
    void thread_xor_ln34_fu_245_p2();
    void thread_zext_ln24_1_fu_438_p1();
    void thread_zext_ln24_fu_303_p1();
    void thread_zext_ln29_1_fu_282_p1();
    void thread_zext_ln29_2_fu_357_p1();
    void thread_zext_ln29_3_fu_368_p1();
    void thread_zext_ln29_5_fu_532_p1();
    void thread_zext_ln29_fu_270_p1();
    void thread_zext_ln34_1_fu_574_p1();
    void thread_zext_ln34_fu_646_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
