#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x150e44470 .scope module, "CPU" "CPU" 2 11;
 .timescale 0 0;
v0x150e68690_0 .net "CONTROL_ALU_DONE", 0 0, v0x150e67bf0_0;  1 drivers
v0x150e68770_0 .net "CONTROL_ALUvalB", 0 0, v0x150e64190_0;  1 drivers
v0x150e68840_0 .net "CONTROL_BEQ", 0 0, v0x150e63580_0;  1 drivers
v0x150e68910_0 .net "CONTROL_ENABLE_MEM_WRITE", 0 0, v0x150e64240_0;  1 drivers
v0x150e689e0_0 .net "CONTROL_ENABLE_REG_WRITE", 0 0, v0x150e642e0_0;  1 drivers
v0x150e68af0_0 .net "CONTROL_HALT", 0 0, v0x150e64390_0;  1 drivers
v0x150e68bc0_0 .net "CONTROL_JALR", 0 0, v0x150e64440_0;  1 drivers
v0x150e68c90_0 .net "CONTROL_MEM_ACCESS", 0 0, v0x150e64510_0;  1 drivers
v0x150e68d60_0 .net "CONTROL_OPERATION", 1 0, v0x150e645b0_0;  1 drivers
v0x150e68e70_0 .net "CONTROL_WRITE_DATA", 0 0, v0x150e64650_0;  1 drivers
v0x150e68f40_0 .net "CONTROL_WRITE_REG", 0 0, v0x150e646e0_0;  1 drivers
v0x150e69010_0 .net *"_ivl_20", 2 0, L_0x150e6b0c0;  1 drivers
v0x150e690a0_0 .net *"_ivl_5", 0 0, L_0x150e6a1d0;  1 drivers
v0x150e69130_0 .net *"_ivl_6", 15 0, L_0x150e6a270;  1 drivers
v0x150e691c0_0 .net *"_ivl_9", 15 0, L_0x150e6a480;  1 drivers
v0x150e69250_0 .net "aluResult", 31 0, v0x150e636d0_0;  1 drivers
v0x150e692e0_0 .net "aluValA", 31 0, v0x150e66a30_0;  1 drivers
v0x150e69470_0 .net "aluValB", 31 0, L_0x150e6ac30;  1 drivers
v0x150e69540_0 .net "clk", 0 0, v0x150e64ce0_0;  1 drivers
v0x150e695d0_0 .var "curOpcode", 32 0;
v0x150e69660_0 .net "instruction", 31 0, L_0x150e69f40;  1 drivers
v0x150e696f0_0 .net "memResult", 31 0, L_0x150e6af30;  1 drivers
v0x150e69780_0 .net "offsetExtended", 31 0, L_0x150e6a3c0;  1 drivers
v0x150e69850_0 .net "pcCurrent", 31 0, v0x150e63020_0;  1 drivers
v0x150e69960_0 .net "pcInput", 31 0, v0x150e662f0_0;  1 drivers
v0x150e699f0_0 .net "pcPlusOne", 31 0, v0x150e63170_0;  1 drivers
v0x150e69a80_0 .net "reg1val", 31 0, v0x150e66d20_0;  1 drivers
v0x150e69b10_0 .net "regBvalue", 31 0, v0x150e66dd0_0;  1 drivers
v0x150e69ba0_0 .net "write_reg", 2 0, v0x150e68580_0;  1 drivers
v0x150e69c70_0 .net "write_value", 31 0, v0x150e67ff0_0;  1 drivers
E_0x150e4b2d0 .event anyedge, L_0x150e6b0c0;
L_0x150e69ff0 .part L_0x150e69f40, 16, 3;
L_0x150e6a110 .part L_0x150e69f40, 0, 3;
L_0x150e6a1d0 .part L_0x150e69f40, 15, 1;
LS_0x150e6a270_0_0 .concat [ 1 1 1 1], L_0x150e6a1d0, L_0x150e6a1d0, L_0x150e6a1d0, L_0x150e6a1d0;
LS_0x150e6a270_0_4 .concat [ 1 1 1 1], L_0x150e6a1d0, L_0x150e6a1d0, L_0x150e6a1d0, L_0x150e6a1d0;
LS_0x150e6a270_0_8 .concat [ 1 1 1 1], L_0x150e6a1d0, L_0x150e6a1d0, L_0x150e6a1d0, L_0x150e6a1d0;
LS_0x150e6a270_0_12 .concat [ 1 1 1 1], L_0x150e6a1d0, L_0x150e6a1d0, L_0x150e6a1d0, L_0x150e6a1d0;
L_0x150e6a270 .concat [ 4 4 4 4], LS_0x150e6a270_0_0, LS_0x150e6a270_0_4, LS_0x150e6a270_0_8, LS_0x150e6a270_0_12;
L_0x150e6a480 .part L_0x150e69f40, 0, 16;
L_0x150e6a3c0 .concat [ 16 16 0 0], L_0x150e6a480, L_0x150e6a270;
L_0x150e6a800 .part L_0x150e69f40, 19, 3;
L_0x150e6a9a0 .part L_0x150e69f40, 16, 3;
L_0x150e6afd0 .part L_0x150e69f40, 22, 3;
L_0x150e6b0c0 .part L_0x150e69f40, 22, 3;
S_0x150e33630 .scope module, "PC" "Program_Counter" 2 35, 3 1 0, S_0x150e44470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pcInput";
    .port_info 2 /INPUT 1 "CONTROL_HALT";
    .port_info 3 /OUTPUT 32 "pcCurrent";
    .port_info 4 /OUTPUT 32 "pcPlusOne";
v0x150e31f10_0 .net "CONTROL_HALT", 0 0, v0x150e64390_0;  alias, 1 drivers
v0x150e62f80_0 .net "clk", 0 0, v0x150e64ce0_0;  alias, 1 drivers
v0x150e63020_0 .var "pcCurrent", 31 0;
v0x150e630c0_0 .net "pcInput", 31 0, v0x150e662f0_0;  alias, 1 drivers
v0x150e63170_0 .var "pcPlusOne", 31 0;
E_0x150e29a80 .event posedge, v0x150e62f80_0;
S_0x150e632e0 .scope module, "alu" "ALU" 2 101, 4 1 0, S_0x150e44470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluValA";
    .port_info 1 /INPUT 32 "aluValB";
    .port_info 2 /INPUT 2 "CONTROL_OPERATION";
    .port_info 3 /OUTPUT 32 "aluResult";
    .port_info 4 /OUTPUT 1 "CONTROL_BEQ";
v0x150e63580_0 .var "CONTROL_BEQ", 0 0;
v0x150e63620_0 .net "CONTROL_OPERATION", 1 0, v0x150e645b0_0;  alias, 1 drivers
v0x150e636d0_0 .var "aluResult", 31 0;
v0x150e63790_0 .net "aluValA", 31 0, v0x150e66a30_0;  alias, 1 drivers
v0x150e63840_0 .net "aluValB", 31 0, L_0x150e6ac30;  alias, 1 drivers
E_0x150e63520 .event anyedge, v0x150e63620_0, v0x150e63840_0, v0x150e63790_0;
S_0x150e639b0 .scope module, "cRom" "Control_ROM" 2 118, 5 1 0, S_0x150e44470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcCurrent";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 1 "CONTROL_WRITE_REG";
    .port_info 4 /OUTPUT 1 "CONTROL_WRITE_DATA";
    .port_info 5 /OUTPUT 1 "CONTROL_ENABLE_REG_WRITE";
    .port_info 6 /OUTPUT 1 "CONTROL_ALUvalB";
    .port_info 7 /OUTPUT 2 "CONTROL_OPERATION";
    .port_info 8 /OUTPUT 1 "CONTROL_MEM_ACCESS";
    .port_info 9 /OUTPUT 1 "CONTROL_ENABLE_MEM_WRITE";
    .port_info 10 /OUTPUT 1 "CONTROL_HALT";
    .port_info 11 /OUTPUT 1 "CONTROL_JALR";
P_0x150e63b70 .param/l "OP_ADD" 0 5 17, C4<000>;
P_0x150e63bb0 .param/l "OP_BEQ" 0 5 21, C4<100>;
P_0x150e63bf0 .param/l "OP_HALT" 0 5 23, C4<110>;
P_0x150e63c30 .param/l "OP_JALR" 0 5 22, C4<101>;
P_0x150e63c70 .param/l "OP_LW" 0 5 19, C4<010>;
P_0x150e63cb0 .param/l "OP_NOOP" 0 5 24, C4<111>;
P_0x150e63cf0 .param/l "OP_NOR" 0 5 18, C4<001>;
P_0x150e63d30 .param/l "OP_SW" 0 5 20, C4<011>;
v0x150e64190_0 .var "CONTROL_ALUvalB", 0 0;
v0x150e64240_0 .var "CONTROL_ENABLE_MEM_WRITE", 0 0;
v0x150e642e0_0 .var "CONTROL_ENABLE_REG_WRITE", 0 0;
v0x150e64390_0 .var "CONTROL_HALT", 0 0;
v0x150e64440_0 .var "CONTROL_JALR", 0 0;
v0x150e64510_0 .var "CONTROL_MEM_ACCESS", 0 0;
v0x150e645b0_0 .var "CONTROL_OPERATION", 1 0;
v0x150e64650_0 .var "CONTROL_WRITE_DATA", 0 0;
v0x150e646e0_0 .var "CONTROL_WRITE_REG", 0 0;
v0x150e64800_0 .net "instruction", 31 0, L_0x150e69f40;  alias, 1 drivers
v0x150e648b0_0 .net "opcode", 2 0, L_0x150e6afd0;  1 drivers
v0x150e64960_0 .net "pcCurrent", 31 0, v0x150e63020_0;  alias, 1 drivers
E_0x150e64140 .event anyedge, v0x150e648b0_0;
S_0x150e64af0 .scope module, "clock" "Clock" 2 31, 6 1 0, S_0x150e44470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
v0x150e64ce0_0 .var "clk", 0 0;
S_0x150e64da0 .scope module, "dataM" "Data_Memory" 2 109, 7 1 0, S_0x150e44470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluResult";
    .port_info 1 /INPUT 32 "regBvalue";
    .port_info 2 /INPUT 1 "CONTROL_MEM_ACCESS";
    .port_info 3 /INPUT 1 "CONTROL_ENABLE_MEM_WRITE";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "memResult";
v0x150e65050_0 .net "CONTROL_ENABLE_MEM_WRITE", 0 0, v0x150e64240_0;  alias, 1 drivers
v0x150e65110_0 .net "CONTROL_MEM_ACCESS", 0 0, v0x150e64510_0;  alias, 1 drivers
v0x150e651c0 .array "Data", 0 63, 63 0;
v0x150e65270_0 .net *"_ivl_0", 63 0, L_0x150e6ae10;  1 drivers
v0x150e65300_0 .net "aluResult", 31 0, v0x150e636d0_0;  alias, 1 drivers
v0x150e653e0_0 .net "clk", 0 0, v0x150e64ce0_0;  alias, 1 drivers
v0x150e654b0_0 .var/i "ii", 31 0;
v0x150e65550_0 .net "memResult", 31 0, L_0x150e6af30;  alias, 1 drivers
v0x150e65600_0 .net "regBvalue", 31 0, v0x150e66dd0_0;  alias, 1 drivers
E_0x150e65010 .event anyedge, v0x150e64240_0, v0x150e64510_0, v0x150e65600_0, v0x150e636d0_0;
L_0x150e6ae10 .array/port v0x150e651c0, v0x150e636d0_0;
L_0x150e6af30 .part L_0x150e6ae10, 0, 32;
S_0x150e657a0 .scope module, "instrM" "Instr_Memory" 2 53, 8 1 0, S_0x150e44470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcCurrent";
    .port_info 1 /OUTPUT 32 "instr";
L_0x150e69f40 .functor BUFZ 32, L_0x150e69ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x150e65960 .array "Instruction", 0 11, 31 0;
v0x150e659f0_0 .net *"_ivl_0", 31 0, L_0x150e69ea0;  1 drivers
v0x150e65a90_0 .net "instr", 31 0, L_0x150e69f40;  alias, 1 drivers
v0x150e65b60_0 .net "pcCurrent", 31 0, v0x150e63020_0;  alias, 1 drivers
L_0x150e69ea0 .array/port v0x150e65960, v0x150e63020_0;
S_0x150e65c60 .scope module, "pM" "Program_Mux" 2 43, 9 1 0, S_0x150e44470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcCurrent";
    .port_info 1 /INPUT 32 "pcPlusOne";
    .port_info 2 /INPUT 1 "CONTROL_BEQ";
    .port_info 3 /INPUT 32 "offsetExtended";
    .port_info 4 /INPUT 1 "CONTROL_JALR";
    .port_info 5 /INPUT 32 "aluValA";
    .port_info 6 /OUTPUT 32 "pcOutput";
v0x150e65f50_0 .net "CONTROL_BEQ", 0 0, v0x150e63580_0;  alias, 1 drivers
v0x150e66010_0 .net "CONTROL_JALR", 0 0, v0x150e64440_0;  alias, 1 drivers
v0x150e660c0_0 .net "aluValA", 31 0, v0x150e66a30_0;  alias, 1 drivers
v0x150e66190_0 .net "offsetExtended", 31 0, L_0x150e6a3c0;  alias, 1 drivers
v0x150e66220_0 .net "pcCurrent", 31 0, v0x150e63020_0;  alias, 1 drivers
v0x150e662f0_0 .var "pcOutput", 31 0;
v0x150e66390_0 .net "pcPlusOne", 31 0, v0x150e63170_0;  alias, 1 drivers
E_0x150e65f10 .event anyedge, v0x150e64440_0, v0x150e63580_0, v0x150e63020_0;
S_0x150e664e0 .scope module, "regM" "Reg_Memory" 2 82, 10 1 0, S_0x150e44470;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "read_regA";
    .port_info 1 /INPUT 3 "read_regB";
    .port_info 2 /INPUT 3 "write_reg";
    .port_info 3 /INPUT 32 "write_value";
    .port_info 4 /INPUT 1 "CONTROL_ENABLE_REG_WRITE";
    .port_info 5 /INPUT 1 "CONTROL_ALU_DONE";
    .port_info 6 /OUTPUT 32 "aluValA";
    .port_info 7 /OUTPUT 32 "regBvalue";
    .port_info 8 /OUTPUT 32 "reg1val";
v0x150e66810_0 .net "CONTROL_ALU_DONE", 0 0, v0x150e67bf0_0;  alias, 1 drivers
v0x150e668c0_0 .net "CONTROL_ENABLE_REG_WRITE", 0 0, v0x150e642e0_0;  alias, 1 drivers
v0x150e66980 .array "Register", 0 31, 7 0;
v0x150e66a30_0 .var "aluValA", 31 0;
v0x150e66b00_0 .var/i "ii", 31 0;
v0x150e66bd0_0 .net "read_regA", 2 0, L_0x150e6a800;  1 drivers
v0x150e66c70_0 .net "read_regB", 2 0, L_0x150e6a9a0;  1 drivers
v0x150e66d20_0 .var "reg1val", 31 0;
v0x150e66dd0_0 .var "regBvalue", 31 0;
v0x150e66f00_0 .net "write_reg", 2 0, v0x150e68580_0;  alias, 1 drivers
v0x150e66f90_0 .net "write_value", 31 0, v0x150e67ff0_0;  alias, 1 drivers
E_0x150e65e20/0 .event anyedge, v0x150e66810_0, v0x150e642e0_0, v0x150e66f90_0, v0x150e66f00_0;
E_0x150e65e20/1 .event anyedge, v0x150e66c70_0, v0x150e66bd0_0;
E_0x150e65e20 .event/or E_0x150e65e20/0, E_0x150e65e20/1;
S_0x150e670e0 .scope module, "vbMux" "ALU_ValB_Mux" 2 94, 11 1 0, S_0x150e44470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "offsetExtended";
    .port_info 1 /INPUT 32 "regBvalue";
    .port_info 2 /INPUT 1 "CONTROL_ALUvalB";
    .port_info 3 /OUTPUT 32 "aluValB";
v0x150e67350_0 .net "CONTROL_ALUvalB", 0 0, v0x150e64190_0;  alias, 1 drivers
v0x150e67410_0 .net *"_ivl_0", 31 0, L_0x150e6aa40;  1 drivers
L_0x158060010 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x150e674a0_0 .net *"_ivl_3", 30 0, L_0x158060010;  1 drivers
L_0x158060058 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x150e67530_0 .net/2u *"_ivl_4", 31 0, L_0x158060058;  1 drivers
v0x150e675e0_0 .net *"_ivl_6", 0 0, L_0x150e6ab10;  1 drivers
v0x150e676c0_0 .net "aluValB", 31 0, L_0x150e6ac30;  alias, 1 drivers
v0x150e67760_0 .net "offsetExtended", 31 0, L_0x150e6a3c0;  alias, 1 drivers
v0x150e67810_0 .net "regBvalue", 31 0, v0x150e66dd0_0;  alias, 1 drivers
L_0x150e6aa40 .concat [ 1 31 0 0], v0x150e64190_0, L_0x158060010;
L_0x150e6ab10 .cmp/eq 32, L_0x150e6aa40, L_0x158060058;
L_0x150e6ac30 .functor MUXZ 32, L_0x150e6a3c0, v0x150e66dd0_0, L_0x150e6ab10, C4<>;
S_0x150e67920 .scope module, "wdMux" "Write_Data_Mux" 2 58, 12 1 0, S_0x150e44470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "memResult";
    .port_info 1 /INPUT 32 "aluResult";
    .port_info 2 /INPUT 32 "pcPlusOne";
    .port_info 3 /INPUT 1 "CONTROL_WRITE_DATA";
    .port_info 4 /OUTPUT 32 "write_value";
    .port_info 5 /OUTPUT 1 "CONTROL_ALU_DONE";
v0x150e67bf0_0 .var "CONTROL_ALU_DONE", 0 0;
v0x150e67cb0_0 .net "CONTROL_WRITE_DATA", 0 0, v0x150e64650_0;  alias, 1 drivers
v0x150e67d60_0 .net "aluResult", 31 0, v0x150e636d0_0;  alias, 1 drivers
v0x150e67e50_0 .net "memResult", 31 0, L_0x150e6af30;  alias, 1 drivers
v0x150e67ee0_0 .net "pcPlusOne", 31 0, v0x150e63170_0;  alias, 1 drivers
v0x150e67ff0_0 .var "write_value", 31 0;
E_0x150e67ba0 .event anyedge, v0x150e63170_0, v0x150e636d0_0, v0x150e65550_0, v0x150e64650_0;
S_0x150e680e0 .scope module, "wrMux" "Write_Reg_Mux" 2 67, 13 1 0, S_0x150e44470;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "regB";
    .port_info 1 /INPUT 3 "destReg";
    .port_info 2 /INPUT 1 "CONTROL_WRITE_REG";
    .port_info 3 /OUTPUT 3 "write_reg";
v0x150e68390_0 .net "CONTROL_WRITE_REG", 0 0, v0x150e646e0_0;  alias, 1 drivers
v0x150e68450_0 .net "destReg", 2 0, L_0x150e6a110;  1 drivers
v0x150e684e0_0 .net "regB", 2 0, L_0x150e69ff0;  1 drivers
v0x150e68580_0 .var "write_reg", 2 0;
E_0x150e68320 .event anyedge, v0x150e684e0_0, v0x150e68450_0, v0x150e646e0_0;
S_0x150e4ddb0 .scope module, "Sign_Extend" "Sign_Extend" 14 1;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "offset";
    .port_info 1 /OUTPUT 32 "offsetExtended";
o0x158029390 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x150e69d80_0 .net "offset", 15 0, o0x158029390;  0 drivers
v0x150e69e10_0 .var "offsetExtended", 31 0;
E_0x150e69d40 .event anyedge, v0x150e69d80_0;
    .scope S_0x150e64af0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e64ce0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x150e64af0;
T_1 ;
    %delay 100, 0;
    %load/vec4 v0x150e64ce0_0;
    %inv;
    %store/vec4 v0x150e64ce0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x150e33630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150e63020_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x150e63170_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x150e33630;
T_3 ;
    %wait E_0x150e29a80;
    %load/vec4 v0x150e31f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 3 17 "$finish" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x150e630c0_0;
    %assign/vec4 v0x150e63020_0, 0;
    %load/vec4 v0x150e630c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x150e63170_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x150e65c60;
T_4 ;
    %wait E_0x150e65f10;
    %load/vec4 v0x150e65f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x150e66390_0;
    %load/vec4 v0x150e66190_0;
    %add;
    %store/vec4 v0x150e662f0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x150e66010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x150e660c0_0;
    %store/vec4 v0x150e662f0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x150e66390_0;
    %store/vec4 v0x150e662f0_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x150e657a0;
T_5 ;
    %pushi/vec4 8454158, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e65960, 4, 0;
    %pushi/vec4 8519693, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e65960, 4, 0;
    %pushi/vec4 8585228, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e65960, 4, 0;
    %pushi/vec4 17432578, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e65960, 4, 0;
    %pushi/vec4 720897, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e65960, 4, 0;
    %pushi/vec4 16842749, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e65960, 4, 0;
    %pushi/vec4 29360128, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e65960, 4, 0;
    %pushi/vec4 65540, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e65960, 4, 0;
    %pushi/vec4 8454159, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e65960, 4, 0;
    %pushi/vec4 12845071, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e65960, 4, 0;
    %pushi/vec4 8454159, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e65960, 4, 0;
    %pushi/vec4 25165824, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e65960, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x150e67920;
T_6 ;
    %wait E_0x150e67ba0;
    %load/vec4 v0x150e67cb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x150e67d60_0;
    %assign/vec4 v0x150e67ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e67bf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x150e67cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x150e67e50_0;
    %assign/vec4 v0x150e67ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e67bf0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x150e67ee0_0;
    %assign/vec4 v0x150e67ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e67bf0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x150e680e0;
T_7 ;
    %wait E_0x150e68320;
    %load/vec4 v0x150e68390_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x150e68450_0;
    %assign/vec4 v0x150e68580_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x150e684e0_0;
    %assign/vec4 v0x150e68580_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x150e664e0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150e66b00_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x150e66b00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x150e66b00_0;
    %store/vec4a v0x150e66980, 4, 0;
    %load/vec4 v0x150e66b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x150e66b00_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x150e664e0;
T_9 ;
    %wait E_0x150e65e20;
    %load/vec4 v0x150e66810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x150e66f90_0;
    %pad/u 8;
    %load/vec4 v0x150e66f00_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x150e66980, 4, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x150e66bd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x150e66980, 4;
    %pad/u 32;
    %assign/vec4 v0x150e66a30_0, 0;
    %load/vec4 v0x150e66c70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x150e66980, 4;
    %pad/u 32;
    %assign/vec4 v0x150e66dd0_0, 0;
    %load/vec4 v0x150e668c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x150e66f90_0;
    %pad/u 8;
    %load/vec4 v0x150e66f00_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x150e66980, 4, 0;
T_9.2 ;
T_9.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x150e66980, 4;
    %pad/u 32;
    %assign/vec4 v0x150e66d20_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x150e632e0;
T_10 ;
    %wait E_0x150e63520;
    %load/vec4 v0x150e63620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x150e63790_0;
    %load/vec4 v0x150e63840_0;
    %add;
    %store/vec4 v0x150e636d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e63580_0, 0, 1;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x150e63790_0;
    %load/vec4 v0x150e63840_0;
    %or;
    %inv;
    %store/vec4 v0x150e636d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e63580_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x150e63790_0;
    %load/vec4 v0x150e63840_0;
    %cmp/e;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e63580_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e63580_0, 0, 1;
T_10.5 ;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x150e64da0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150e654b0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x150e654b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x150e654b0_0;
    %store/vec4a v0x150e651c0, 4, 0;
    %load/vec4 v0x150e654b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x150e654b0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e651c0, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e651c0, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e651c0, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150e651c0, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x150e64da0;
T_12 ;
    %wait E_0x150e65010;
    %load/vec4 v0x150e65050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x150e65600_0;
    %pad/u 64;
    %ix/getv 3, v0x150e65300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e651c0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x150e639b0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e646e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e642e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x150e645b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64240_0, 0;
    %end;
    .thread T_13;
    .scope S_0x150e639b0;
T_14 ;
    %wait E_0x150e64140;
    %load/vec4 v0x150e648b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e646e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x150e645b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e642e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64240_0, 0;
    %jmp T_14.9;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e646e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e64650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e642e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e64190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x150e645b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64240_0, 0;
    %jmp T_14.9;
T_14.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e646e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e64650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e642e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e64190_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x150e645b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64240_0, 0;
    %jmp T_14.9;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e646e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e642e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x150e645b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e64510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64240_0, 0;
    %jmp T_14.9;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e646e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e642e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x150e645b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e64510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e64240_0, 0;
    %jmp T_14.9;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e646e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e642e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e64190_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x150e645b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64240_0, 0;
    %jmp T_14.9;
T_14.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e646e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e642e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e64440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x150e645b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64240_0, 0;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x150e64390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e646e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e642e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x150e645b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64240_0, 0;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e646e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e642e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x150e645b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x150e64240_0, 0;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x150e44470;
T_15 ;
    %pushi/vec4 4277316, 0, 33;
    %store/vec4 v0x150e695d0_0, 0, 33;
    %end;
    .thread T_15;
    .scope S_0x150e44470;
T_16 ;
    %vpi_call 2 138 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 139 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x150e44470 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x150e44470;
T_17 ;
    %wait E_0x150e4b2d0;
    %load/vec4 v0x150e69660_0;
    %parti/s 3, 22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.0 ;
    %pushi/vec4 4277316, 0, 33;
    %store/vec4 v0x150e695d0_0, 0, 33;
    %jmp T_17.8;
T_17.1 ;
    %pushi/vec4 5132114, 0, 33;
    %store/vec4 v0x150e695d0_0, 0, 33;
    %jmp T_17.8;
T_17.2 ;
    %pushi/vec4 19543, 0, 33;
    %store/vec4 v0x150e695d0_0, 0, 33;
    %jmp T_17.8;
T_17.3 ;
    %pushi/vec4 21335, 0, 33;
    %store/vec4 v0x150e695d0_0, 0, 33;
    %jmp T_17.8;
T_17.4 ;
    %pushi/vec4 4343121, 0, 33;
    %store/vec4 v0x150e695d0_0, 0, 33;
    %jmp T_17.8;
T_17.5 ;
    %pushi/vec4 1245793362, 0, 33;
    %store/vec4 v0x150e695d0_0, 0, 33;
    %jmp T_17.8;
T_17.6 ;
    %pushi/vec4 1212238932, 0, 33;
    %store/vec4 v0x150e695d0_0, 0, 33;
    %jmp T_17.8;
T_17.7 ;
    %pushi/vec4 1313820496, 0, 33;
    %store/vec4 v0x150e695d0_0, 0, 33;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x150e44470;
T_18 ;
    %vpi_call 2 166 "$monitor", "At time %t, pcCurrent = %0d, instruction = %s, reg1 value = %0d", $time, v0x150e69850_0, v0x150e695d0_0, v0x150e69a80_0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x150e4ddb0;
T_19 ;
    %wait E_0x150e69d40;
    %load/vec4 v0x150e69d80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x150e69d80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x150e69e10_0, 0;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "CPU.v";
    "Program_Counter.v";
    "ALU.v";
    "Control_ROM.v";
    "Clock.V";
    "Data_Memory.v";
    "Instr_Memory.v";
    "Program_Mux.v";
    "Reg_Memory.v";
    "ALU_ValB_Mux.v";
    "Write_Data_Mux.v";
    "Write_Reg_Mux.v";
    "Sign_Extend.v";
