<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='104' type='bool llvm::SIRegisterInfo::spillSGPR(MachineBasicBlock::iterator MI, int FI, llvm::RegScavenger * RS, bool OnlyToVGPR = false) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='103'>/// If \p OnlyToVGPR is true, this will only succeed if this</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='687' ll='866' type='bool llvm::SIRegisterInfo::spillSGPR(MachineBasicBlock::iterator MI, int Index, llvm::RegScavenger * RS, bool OnlyToVGPR = false) const'/>
