#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Apr 26 17:31:55 2018
# Process ID: 32736
# Current directory: H:/FPGA-Neural-Network-/fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32580 H:\FPGA-Neural-Network-\fpga\fpga.xpr
# Log file: H:/FPGA-Neural-Network-/fpga/vivado.log
# Journal file: H:/FPGA-Neural-Network-/fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FPGA-Neural-Network-/fpga/fpga.xpr
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 830.988 ; gain = 47.715
update_compile_order -fileset sources_1
create_bd_design "System"
Wrote  : <H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/System.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 846.566 ; gain = 15.578
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
create_peripheral uiowa.edu user axis_fifo 1.0 -dir H:/FPGA-Neural-Network-/fpga/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
generate_peripheral [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
write_peripheral [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
set_property  ip_repo_paths  H:/FPGA-Neural-Network-/fpga/../ip_repo/axis_fifo_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_axis_fifo_v1_0 -directory H:/FPGA-Neural-Network-/fpga/../ip_repo h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.641 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'
startgroup
create_bd_cell -type ip -vlnv uiowa.edu:user:axis_fifo:1.0 axis_fifo_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_SG" intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_SG> at <0x00000000 [ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" intc_ip "/axi_smc" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_MM2S> at <0x00000000 [ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" intc_ip "/axi_smc" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000 [ 1G ]>
endgroup
set_property location {2 481 -301} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_fifo_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_fifo_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_fifo_0/s00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_fifo_0/m00_axis_aclk]
endgroup
startgroup
set_property -dict [list CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
Wrote  : <H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/System.bd> 
Wrote  : <H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/ui/bd_671e18af.ui> 
make_wrapper -files [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/System.bd] -top
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1251.953 ; gain = 53.023
Wrote  : <H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/System.bd> 
VHDL Output written to : H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/synth/System.v
VHDL Output written to : H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/sim/System.v
VHDL Output written to : H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/hdl/System_wrapper.v
make_wrapper: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1343.520 ; gain = 154.289
add_files -norecurse H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/hdl/System_wrapper.v
update_compile_order -fileset sources_1
set_property top System_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
INFO: [BD 41-1662] The design 'System.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/synth/System.v
VHDL Output written to : H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/sim/System.v
VHDL Output written to : H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/hdl/System_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/ip/System_axi_smc_0/bd_0/hw_handoff/System_axi_smc_0.hwh
Generated Block Design Tcl file h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/ip/System_axi_smc_0/bd_0/hw_handoff/System_axi_smc_0_bd.tcl
Generated Hardware Definition File h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/ip/System_axi_smc_0/bd_0/synth/System_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/hw_handoff/System.hwh
Generated Block Design Tcl file H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/hw_handoff/System_bd.tcl
Generated Hardware Definition File H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/synth/System.hwdef
[Thu Apr 26 17:50:00 2018] Launched System_axis_fifo_0_0_synth_1, System_xlconcat_0_0_synth_1, System_rst_ps7_0_100M_1_synth_1, System_axi_dma_0_1_synth_1, System_axi_smc_0_synth_1, System_processing_system7_0_0_synth_1, System_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
System_axis_fifo_0_0_synth_1: H:/FPGA-Neural-Network-/fpga/fpga.runs/System_axis_fifo_0_0_synth_1/runme.log
System_xlconcat_0_0_synth_1: H:/FPGA-Neural-Network-/fpga/fpga.runs/System_xlconcat_0_0_synth_1/runme.log
System_rst_ps7_0_100M_1_synth_1: H:/FPGA-Neural-Network-/fpga/fpga.runs/System_rst_ps7_0_100M_1_synth_1/runme.log
System_axi_dma_0_1_synth_1: H:/FPGA-Neural-Network-/fpga/fpga.runs/System_axi_dma_0_1_synth_1/runme.log
System_axi_smc_0_synth_1: H:/FPGA-Neural-Network-/fpga/fpga.runs/System_axi_smc_0_synth_1/runme.log
System_processing_system7_0_0_synth_1: H:/FPGA-Neural-Network-/fpga/fpga.runs/System_processing_system7_0_0_synth_1/runme.log
System_auto_pc_0_synth_1: H:/FPGA-Neural-Network-/fpga/fpga.runs/System_auto_pc_0_synth_1/runme.log
synth_1: H:/FPGA-Neural-Network-/fpga/fpga.runs/synth_1/runme.log
[Thu Apr 26 17:50:01 2018] Launched impl_1...
Run output will be captured here: H:/FPGA-Neural-Network-/fpga/fpga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1508.281 ; gain = 111.480
export_ip_user_files -of_objects  [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/System.bd] -no_script -reset -force -quiet
remove_files  H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/System.bd
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1545.957 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.957 ; gain = 0.000
remove_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1545.957 ; gain = 0.000
export_ip_user_files -of_objects  [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/hdl/System_wrapper.v] -no_script -reset -force -quiet
remove_files  H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/hdl/System_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::package_project -root_dir h:/fpga-neural-network-/fpga/fpga.srcs -vendor uiowa.edu -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Conv.sv'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/FWMult.sv'.
WARNING: [IP_Flow 19-4963] design_1_xbip_dsp48_macro_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo-z7-10:part0:1.0'
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
export_ip_user_files -of_objects  [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Conv.sv] -no_script -reset -force -quiet
remove_files  H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Conv.sv
export_ip_user_files -of_objects  [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/FWMult.sv] -no_script -reset -force -quiet
remove_files  H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/FWMult.sv
reset_run impl_1
launch_runs impl_1 -jobs 4
[Thu Apr 26 18:01:38 2018] Launched synth_1...
Run output will be captured here: H:/FPGA-Neural-Network-/fpga/fpga.runs/synth_1/runme.log
[Thu Apr 26 18:01:38 2018] Launched impl_1...
Run output will be captured here: H:/FPGA-Neural-Network-/fpga/fpga.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Apr 26 18:04:21 2018] Launched synth_1...
Run output will be captured here: H:/FPGA-Neural-Network-/fpga/fpga.runs/synth_1/runme.log
[Thu Apr 26 18:04:21 2018] Launched impl_1...
Run output will be captured here: H:/FPGA-Neural-Network-/fpga/fpga.runs/impl_1/runme.log
ipx::unload_core h:/fpga-neural-network-/fpga/fpga.srcs/component.xml
create_peripheral uiowa.edu user axis_fifo 1.0 -dir H:/FPGA-Neural-Network-/fpga/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
generate_peripheral -force [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
write_peripheral [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
set_property  ip_repo_paths  {H:/FPGA-Neural-Network-/fpga/../ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
reset_run impl_1 -prev_step 
create_peripheral uiowa.edu user axis_fifo 1.0 -dir H:/FPGA-Neural-Network-/fpga/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
generate_peripheral -force [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
write_peripheral [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
set_property  ip_repo_paths  {H:/FPGA-Neural-Network-/fpga/../ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_axis_fifo_v1_0 -directory H:/FPGA-Neural-Network-/fpga/../ip_repo h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv
update_compile_order -fileset sources_1
add_files -norecurse -copy_to h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv}
update_compile_order -fileset sources_1
ERROR: [BD 41-1809] Block design name 'design_1' found in BD file does not match with actual file name 'mult_acc.bd'. BD file on disk must be named 'design_1.bd'
add_files -norecurse -scan_for_includes -copy_to h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/mult_acc/mult_acc.bd
ERROR: [Common 17-69] Command failed: '-scan_for_includes' and '-copy_to' are mutually exclusive and cannot be paired together.

export_ip_user_files -of_objects  [get_files h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ConvEngine.sv] -no_script -reset -force -quiet
remove_files  h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ConvEngine.sv
export_ip_user_files -of_objects  [get_files h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/Buffer.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ConvWrapper.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/DDR_Shiftreg.sv] -no_script -reset -force -quiet
remove_files  {h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/Buffer.sv h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ConvWrapper.sv h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/DDR_Shiftreg.sv}
export_ip_user_files -of_objects  [get_files h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ShiftReg.sv] -no_script -reset -force -quiet
remove_files  h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ShiftReg.sv
add_files -norecurse -scan_for_includes H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv
update_compile_order -fileset sources_1
current_project fpga
current_project edit_axis_fifo_v1_0
current_project fpga
current_project edit_axis_fifo_v1_0
current_project fpga
current_project edit_axis_fifo_v1_0
update_compile_order -fileset sources_1
current_project fpga
current_project edit_axis_fifo_v1_0
WARNING: [Ptgen 51-57] A bus_interface named "S00_AXI" already exists, overwriting older interface.
create_peripheral uiowa.edu user myip 1.0 -dir h:/fpga-neural-network-/ip_repo/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core uiowa.edu:user:myip:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core uiowa.edu:user:myip:1.0]
generate_peripheral [ipx::find_open_core uiowa.edu:user:myip:1.0]
write_peripheral [ipx::find_open_core uiowa.edu:user:myip:1.0]
set_property  ip_repo_paths  {h:/fpga-neural-network-/ip_repo/../ip_repo/myip_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/fpga-neural-network-/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
ERROR: [Common 17-190] Invalid Tcl eval of 'current_project fpga' during processing of event '278'.
ERROR: [Common 17-39] 'update_ip_catalog' failed due to earlier errors.
create_peripheral uiowa.edu user myip 1.0 -dir H:/FPGA-Neural-Network-/fpga/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core uiowa.edu:user:myip:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core uiowa.edu:user:myip:1.0]
generate_peripheral -force [ipx::find_open_core uiowa.edu:user:myip:1.0]
write_peripheral [ipx::find_open_core uiowa.edu:user:myip:1.0]
current_project fpga
set_property  ip_repo_paths  {H:/FPGA-Neural-Network-/fpga/../ip_repo/myip_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_myip_v1_0 -directory H:/FPGA-Neural-Network-/fpga/../ip_repo h:/FPGA-Neural-Network-/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ERROR: [Common 17-49] Internal Data Exception: Cannot locate file h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/ip/System_axi_smc_0/System_axi_smc_0.xci.

update_compile_order -fileset sources_1
close_project
launch_runs impl_1 -jobs 4
[Thu Apr 26 19:07:36 2018] Launched synth_1...
Run output will be captured here: h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/runme.log
[Thu Apr 26 19:07:36 2018] Launched impl_1...
Run output will be captured here: h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/runme.log
add_files -norecurse -scan_for_includes {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvCell.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/FWMult.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Conv.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv}
WARNING: [filemgmt 56-12] File 'H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes -copy_to h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd}
ERROR: [Common 17-69] Command failed: '-scan_for_includes' and '-copy_to' are mutually exclusive and cannot be paired together.

add_files -norecurse -scan_for_includes {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd}
export_ip_user_files -of_objects  [get_files  {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd}] -lib_map_path [list {modelsim=h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/modelsim} {questa=h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/questa} {riviera=h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/riviera} {activehdl=h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/activehdl}] -force -quiet
add_files -norecurse -scan_for_includes {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Apr 26 19:11:58 2018] Launched synth_1...
Run output will be captured here: h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/runme.log
[Thu Apr 26 19:11:58 2018] Launched impl_1...
Run output will be captured here: h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/runme.log
current_project fpga
current_project edit_axis_fifo_v1_0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ConvEngine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ConvEngine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ConvEngine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:]
ERROR: [Common 17-180] Spawn failed: No error
add_files -norecurse -scan_for_includes H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/mult_acc/mult_acc.bd
ERROR: [BD 41-1809] Block design name 'design_1' found in BD file does not match with actual file name 'mult_acc.bd'. BD file on disk must be named 'design_1.bd'
ERROR: [Common 17-39] 'add_files' failed due to earlier errors.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 26 19:15:18 2018] Launched synth_1...
Run output will be captured here: h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Apr 26 19:18:11 2018] Launched synth_1...
Run output will be captured here: h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/runme.log
[Thu Apr 26 19:18:11 2018] Launched impl_1...
Run output will be captured here: h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Apr 26 19:19:04 2018] Launched synth_1...
Run output will be captured here: h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/runme.log
[Thu Apr 26 19:19:04 2018] Launched impl_1...
Run output will be captured here: h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/dcp31/axis_fifo_v1_0_board.xdc]
Finished Parsing XDC File [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/dcp31/axis_fifo_v1_0_board.xdc]
Parsing XDC File [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/dcp31/axis_fifo_v1_0_early.xdc]
Finished Parsing XDC File [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/dcp31/axis_fifo_v1_0_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1784.535 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1784.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1891.684 ; gain = 236.832
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: axis_fifo_v1_0
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2336.496 ; gain = 48.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axis_fifo_v1_0' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:20]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter WAIT bound to: 3'b000 
	Parameter RECV bound to: 3'b001 
	Parameter SEND bound to: 3'b011 
	Parameter SLST bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'ConvEngine' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:23]
INFO: [Synth 8-638] synthesizing module 'ConvWrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:23]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter IDX_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1' [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_clk_wiz_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1' (1#1) [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_clk_wiz_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz' of module 'design_1_clk_wiz_1' requires 4 connections, but only 3 given [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:37]
INFO: [Synth 8-638] synthesizing module 'design_1_xbip_dsp48_macro_0_0' [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_xbip_dsp48_macro_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbip_dsp48_macro_0_0' (2#1) [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_xbip_dsp48_macro_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (3#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (4#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3848] Net dataReady in module/entity ConvWrapper does not have driver. [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:35]
INFO: [Synth 8-256] done synthesizing module 'ConvWrapper' (5#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'Buffer' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'bram_wrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'bram' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-638] synthesizing module 'bram_blk_mem_gen_0_0' [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_blk_mem_gen_0_0' (6#1) [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram' (7#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'bram_wrapper' (8#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ShiftReg' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:23]
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftReg' (9#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:23]
WARNING: [Synth 8-324] index 4 out of range [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:62]
WARNING: [Synth 8-324] index 4 out of range [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:62]
INFO: [Synth 8-256] done synthesizing module 'Buffer' (10#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'DDR_Shiftreg' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv:23]
INFO: [Synth 8-256] done synthesizing module 'DDR_Shiftreg' (11#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv:23]
WARNING: [Synth 8-6014] Unused sequential element beat_reg was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:51]
WARNING: [Synth 8-3848] Net ddr_rval in module/entity ConvEngine does not have driver. [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:25]
INFO: [Synth 8-256] done synthesizing module 'ConvEngine' (12#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'ddr_rval' does not match port width (25) of module 'ConvEngine' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:127]
WARNING: [Synth 8-689] width (32) of port connection 'ddr_wval' does not match port width (24) of module 'ConvEngine' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:127]
INFO: [Synth 8-155] case statement is not full and has no default [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:143]
WARNING: [Synth 8-3848] Net m00_axis_tdata in module/entity axis_fifo_v1_0 does not have driver. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:49]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity axis_fifo_v1_0 does not have driver. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:50]
INFO: [Synth 8-256] done synthesizing module 'axis_fifo_v1_0' (13#1) [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:20]
WARNING: [Synth 8-3331] design ConvWrapper has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_rval[24]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[23]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[22]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[21]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[20]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[19]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[18]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[17]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[16]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[15]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[14]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[13]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[12]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[11]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[10]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[9]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[8]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[7]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[6]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[5]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[4]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[3]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[2]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[1]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[31]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[30]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[29]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[28]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[27]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[26]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[25]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[24]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2380.645 ; gain = 92.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2380.645 ; gain = 92.324
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/bram_blk_mem_gen_0_0.dcp' for cell 'engine/buffers[0].buffer/brams[0].bram/bram_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.dcp' for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/design_1_xbip_dsp48_macro_0_0.dcp' for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
INFO: [Netlist 29-17] Analyzing 237 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg. Found overlapping instances within the shape: engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg and engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port s00_axis_aclk can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port s00_axis_aclk [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc:3]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
WARNING: [Constraints 18-619] A clock with name 's00_axis_aclk' already exists, overwriting the previous clock with the same name. [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:56]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axis_fifo_v1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axis_fifo_v1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: s00_axis_aclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2568.398 ; gain = 280.078
39 Infos, 207 Warnings, 149 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2568.398 ; gain = 280.078
current_design impl_1
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2568.398 ; gain = 0.000
current_design rtl_1
open_bd_design {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:xbip_dsp48_macro:3.0 - xbip_dsp48_macro_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz
Successfully read diagram <design_1> from BD file <H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2593.121 ; gain = 0.000
the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.PRIM_SOURCE {No_buffer}] [get_bd_cells clk_wiz]
endgroup
save_bd_design
Wrote  : <H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 4
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /xbip_dsp48_macro_0 a_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /xbip_dsp48_macro_0 b_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /xbip_dsp48_macro_0 b_binarywidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xbip_dsp48_macro_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
Exporting to file H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Apr 26 19:53:20 2018] Launched design_1_clk_wiz_1_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_1_synth_1: h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.runs/design_1_clk_wiz_1_synth_1/runme.log
synth_1: h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/runme.log
[Thu Apr 26 19:53:20 2018] Launched impl_1...
Run output will be captured here: h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2642.684 ; gain = 6.496
current_project fpga
current_project edit_axis_fifo_v1_0
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/dcp49/axis_fifo_v1_0_board.xdc]
Finished Parsing XDC File [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/dcp49/axis_fifo_v1_0_board.xdc]
Parsing XDC File [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/dcp49/axis_fifo_v1_0_early.xdc]
Finished Parsing XDC File [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/dcp49/axis_fifo_v1_0_early.xdc]
Parsing XDC File [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/dcp49/axis_fifo_v1_0_late.xdc]
Finished Parsing XDC File [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/dcp49/axis_fifo_v1_0_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2657.281 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2657.281 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2673.434 ; gain = 30.750
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_bd_design {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd}
the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

current_design rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2714.980 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axis_fifo_v1_0' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:20]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter WAIT bound to: 3'b000 
	Parameter RECV bound to: 3'b001 
	Parameter SEND bound to: 3'b011 
	Parameter SLST bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'ConvEngine' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:23]
INFO: [Synth 8-638] synthesizing module 'ConvWrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:23]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter IDX_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1' [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_clk_wiz_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1' (1#1) [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_clk_wiz_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz' of module 'design_1_clk_wiz_1' requires 4 connections, but only 3 given [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:37]
INFO: [Synth 8-638] synthesizing module 'design_1_xbip_dsp48_macro_0_0' [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_xbip_dsp48_macro_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbip_dsp48_macro_0_0' (2#1) [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_xbip_dsp48_macro_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (3#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (4#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3848] Net dataReady in module/entity ConvWrapper does not have driver. [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:35]
INFO: [Synth 8-256] done synthesizing module 'ConvWrapper' (5#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'Buffer' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'bram_wrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'bram' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-638] synthesizing module 'bram_blk_mem_gen_0_0' [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_blk_mem_gen_0_0' (6#1) [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram' (7#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'bram_wrapper' (8#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ShiftReg' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:23]
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftReg' (9#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:23]
WARNING: [Synth 8-324] index 4 out of range [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:62]
WARNING: [Synth 8-324] index 4 out of range [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:62]
INFO: [Synth 8-256] done synthesizing module 'Buffer' (10#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'DDR_Shiftreg' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv:23]
INFO: [Synth 8-256] done synthesizing module 'DDR_Shiftreg' (11#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv:23]
WARNING: [Synth 8-6014] Unused sequential element beat_reg was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:51]
WARNING: [Synth 8-3848] Net ddr_rval in module/entity ConvEngine does not have driver. [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:25]
INFO: [Synth 8-256] done synthesizing module 'ConvEngine' (12#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'ddr_rval' does not match port width (25) of module 'ConvEngine' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:127]
WARNING: [Synth 8-689] width (32) of port connection 'ddr_wval' does not match port width (24) of module 'ConvEngine' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:127]
INFO: [Synth 8-155] case statement is not full and has no default [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:143]
WARNING: [Synth 8-3848] Net m00_axis_tdata in module/entity axis_fifo_v1_0 does not have driver. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:49]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity axis_fifo_v1_0 does not have driver. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:50]
INFO: [Synth 8-256] done synthesizing module 'axis_fifo_v1_0' (13#1) [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:20]
WARNING: [Synth 8-3331] design ConvWrapper has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_rval[24]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[23]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[22]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[21]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[20]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[19]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[18]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[17]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[16]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[15]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[14]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[13]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[12]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[11]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[10]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[9]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[8]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[7]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[6]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[5]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[4]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[3]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[2]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[1]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[31]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[30]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[29]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[28]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[27]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[26]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[25]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[24]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_aresetn
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2737.297 ; gain = 22.316
INFO: [Common 17-344] 'refresh_design' was cancelled
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.297 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axis_fifo_v1_0' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:20]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter WAIT bound to: 3'b000 
	Parameter RECV bound to: 3'b001 
	Parameter SEND bound to: 3'b011 
	Parameter SLST bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'ConvEngine' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:23]
INFO: [Synth 8-638] synthesizing module 'ConvWrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:23]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter IDX_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1' [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_clk_wiz_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1' (1#1) [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_clk_wiz_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz' of module 'design_1_clk_wiz_1' requires 4 connections, but only 3 given [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:37]
INFO: [Synth 8-638] synthesizing module 'design_1_xbip_dsp48_macro_0_0' [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_xbip_dsp48_macro_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbip_dsp48_macro_0_0' (2#1) [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_xbip_dsp48_macro_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (3#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (4#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3848] Net dataReady in module/entity ConvWrapper does not have driver. [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:35]
INFO: [Synth 8-256] done synthesizing module 'ConvWrapper' (5#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'Buffer' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'bram_wrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'bram' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-638] synthesizing module 'bram_blk_mem_gen_0_0' [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_blk_mem_gen_0_0' (6#1) [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram' (7#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'bram_wrapper' (8#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ShiftReg' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:23]
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftReg' (9#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:23]
WARNING: [Synth 8-324] index 4 out of range [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:62]
WARNING: [Synth 8-324] index 4 out of range [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:62]
INFO: [Synth 8-256] done synthesizing module 'Buffer' (10#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'DDR_Shiftreg' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv:23]
INFO: [Synth 8-256] done synthesizing module 'DDR_Shiftreg' (11#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv:23]
WARNING: [Synth 8-6014] Unused sequential element beat_reg was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:51]
WARNING: [Synth 8-3848] Net ddr_rval in module/entity ConvEngine does not have driver. [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:25]
INFO: [Synth 8-256] done synthesizing module 'ConvEngine' (12#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'ddr_rval' does not match port width (25) of module 'ConvEngine' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:127]
WARNING: [Synth 8-689] width (32) of port connection 'ddr_wval' does not match port width (24) of module 'ConvEngine' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:127]
INFO: [Synth 8-155] case statement is not full and has no default [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:143]
WARNING: [Synth 8-3848] Net m00_axis_tdata in module/entity axis_fifo_v1_0 does not have driver. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:49]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity axis_fifo_v1_0 does not have driver. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:50]
INFO: [Synth 8-256] done synthesizing module 'axis_fifo_v1_0' (13#1) [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:20]
WARNING: [Synth 8-3331] design ConvWrapper has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_rval[24]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[23]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[22]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[21]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[20]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[19]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[18]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[17]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[16]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[15]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[14]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[13]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[12]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[11]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[10]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[9]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[8]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[7]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[6]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[5]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[4]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[3]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[2]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[1]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[31]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[30]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[29]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[28]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[27]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[26]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[25]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[24]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2745.363 ; gain = 8.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2745.363 ; gain = 8.066
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/bram_blk_mem_gen_0_0.dcp' for cell 'engine/buffers[0].buffer/brams[0].bram/bram_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.dcp' for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/design_1_xbip_dsp48_macro_0_0.dcp' for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/inst'
Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_late.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2838.414 ; gain = 101.117
current_project fpga
current_project edit_axis_fifo_v1_0
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2838.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axis_fifo_v1_0' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:20]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter WAIT bound to: 3'b000 
	Parameter RECV bound to: 3'b001 
	Parameter SEND bound to: 3'b011 
	Parameter SLST bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'ConvEngine' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:23]
INFO: [Synth 8-638] synthesizing module 'ConvWrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:23]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter IDX_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1' [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_clk_wiz_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1' (1#1) [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_clk_wiz_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz' of module 'design_1_clk_wiz_1' requires 4 connections, but only 3 given [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:37]
INFO: [Synth 8-638] synthesizing module 'design_1_xbip_dsp48_macro_0_0' [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_xbip_dsp48_macro_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbip_dsp48_macro_0_0' (2#1) [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/design_1_xbip_dsp48_macro_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (3#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (4#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3848] Net dataReady in module/entity ConvWrapper does not have driver. [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:35]
INFO: [Synth 8-256] done synthesizing module 'ConvWrapper' (5#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'Buffer' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'bram_wrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'bram' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-638] synthesizing module 'bram_blk_mem_gen_0_0' [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_blk_mem_gen_0_0' (6#1) [H:/FPGA-Neural-Network-/fpga/.Xil/Vivado-32736-CS-S110/realtime/bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram' (7#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'bram_wrapper' (8#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ShiftReg' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:23]
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftReg' (9#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:23]
WARNING: [Synth 8-324] index 4 out of range [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:62]
WARNING: [Synth 8-324] index 4 out of range [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:62]
INFO: [Synth 8-256] done synthesizing module 'Buffer' (10#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'DDR_Shiftreg' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv:23]
INFO: [Synth 8-256] done synthesizing module 'DDR_Shiftreg' (11#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv:23]
WARNING: [Synth 8-3848] Net ddr_rval in module/entity ConvEngine does not have driver. [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:25]
INFO: [Synth 8-256] done synthesizing module 'ConvEngine' (12#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'ddr_rval' does not match port width (25) of module 'ConvEngine' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:127]
WARNING: [Synth 8-689] width (32) of port connection 'ddr_wval' does not match port width (24) of module 'ConvEngine' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:127]
INFO: [Synth 8-155] case statement is not full and has no default [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:143]
WARNING: [Synth 8-3848] Net m00_axis_tdata in module/entity axis_fifo_v1_0 does not have driver. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:49]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity axis_fifo_v1_0 does not have driver. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:50]
INFO: [Synth 8-256] done synthesizing module 'axis_fifo_v1_0' (13#1) [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:20]
WARNING: [Synth 8-3331] design ConvWrapper has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_rval[24]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[23]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[22]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[21]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[20]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[19]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[18]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[17]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[16]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[15]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[14]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[13]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[12]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[11]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[10]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[9]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[8]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[7]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[6]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[5]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[4]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[3]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[2]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[1]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[31]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[30]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[29]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[28]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[27]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[26]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[25]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[24]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2838.414 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2838.414 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: Error: Wrapper with null DB pointer (See H:/FPGA-Neural-Network-/fpga/vivado_pid32736.debug)
