// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module packet_handler_ethernet_remover (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        eth_level_pkt_dout,
        eth_level_pkt_empty_n,
        eth_level_pkt_read,
        m_axis_TREADY,
        m_axis_TDATA,
        m_axis_TVALID,
        m_axis_TKEEP,
        m_axis_TSTRB,
        m_axis_TLAST,
        m_axis_TDEST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] eth_level_pkt_dout;
input   eth_level_pkt_empty_n;
output   eth_level_pkt_read;
input   m_axis_TREADY;
output  [511:0] m_axis_TDATA;
output   m_axis_TVALID;
output  [63:0] m_axis_TKEEP;
output  [63:0] m_axis_TSTRB;
output  [0:0] m_axis_TLAST;
output  [2:0] m_axis_TDEST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg eth_level_pkt_read;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [1:0] er_fsm_state_load_load_fu_250_p1;
wire   [0:0] grp_nbreadreq_fu_102_p3;
reg    ap_predicate_op17_read_state1;
reg    ap_predicate_op34_read_state1;
reg    ap_predicate_op43_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] er_fsm_state_load_reg_460;
reg   [0:0] tmp_1_i_reg_479;
reg    ap_predicate_op76_write_state2;
reg   [0:0] tmp_i_16_reg_498;
reg    ap_predicate_op77_write_state2;
reg   [0:0] tmp_i_reg_517;
reg   [0:0] sendWord_last_V_reg_521;
reg   [0:0] icmp_ln1064_reg_525;
reg    ap_predicate_op83_write_state2;
reg    ap_predicate_op84_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg   [1:0] er_fsm_state_load_reg_460_pp0_iter1_reg;
reg   [0:0] tmp_1_i_reg_479_pp0_iter1_reg;
reg    ap_predicate_op85_write_state3;
reg   [0:0] tmp_i_16_reg_498_pp0_iter1_reg;
reg    ap_predicate_op86_write_state3;
reg   [0:0] tmp_i_reg_517_pp0_iter1_reg;
reg   [0:0] sendWord_last_V_reg_521_pp0_iter1_reg;
reg   [0:0] icmp_ln1064_reg_525_pp0_iter1_reg;
reg    ap_predicate_op88_write_state3;
reg    ap_predicate_op90_write_state3;
wire    regslice_both_m_axis_V_data_V_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] er_fsm_state;
reg   [511:0] prevWord_data_V;
reg   [63:0] prevWord_keep_V;
reg   [2:0] prevWord_dest_V;
reg    m_axis_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    eth_level_pkt_blk_n;
wire   [2:0] grp_fu_217_p4;
reg   [2:0] reg_245;
reg    ap_block_pp0_stage0_11001;
reg   [511:0] p_Val2_s_reg_464;
reg   [63:0] p_Val2_1_reg_469;
reg   [2:0] sendWord_dest_V_1_reg_474;
wire   [111:0] trunc_ln674_fu_270_p1;
reg   [111:0] trunc_ln674_reg_483;
reg   [13:0] p_Result_4_i_reg_488;
wire   [0:0] sendWord_last_V_5_fu_307_p2;
reg   [0:0] sendWord_last_V_5_reg_493;
wire   [511:0] currWord_data_V_fu_331_p1;
reg   [511:0] currWord_data_V_reg_502;
wire   [63:0] grp_fu_197_p4;
reg   [63:0] currWord_keep_V_reg_507;
wire   [0:0] grp_fu_207_p3;
reg   [0:0] currWord_last_V_reg_512;
wire   [0:0] icmp_ln1064_fu_339_p2;
wire   [511:0] sendWord_data_V_fu_382_p3;
reg   [511:0] sendWord_data_V_reg_529;
wire   [63:0] sendWord_keep_V_fu_390_p3;
reg   [63:0] sendWord_keep_V_reg_534;
wire   [0:0] sendWord_last_V_4_fu_404_p2;
reg   [0:0] sendWord_last_V_4_reg_539;
wire   [511:0] p_Result_3_fu_434_p3;
wire   [63:0] p_Result_4_fu_442_p3;
wire   [511:0] zext_ln414_fu_450_p1;
wire   [63:0] zext_ln414_1_fu_455_p1;
reg   [1:0] ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_er_fsm_state_new_0_i_reg_138;
wire   [1:0] select_ln1064_fu_373_p3;
reg   [0:0] ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_er_fsm_state_flag_6_i_reg_148;
reg   [1:0] ap_phi_mux_er_fsm_state_new_6_i_phi_fu_175_p14;
wire   [1:0] ap_phi_reg_pp0_iter0_er_fsm_state_new_6_i_reg_172;
wire   [1:0] select_ln121_fu_298_p3;
wire   [511:0] currWord_data_V_1_fu_266_p1;
wire   [511:0] sendWord_data_V_5_fu_335_p1;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] tmp_fu_284_p3;
wire   [0:0] p_Result_s_fu_292_p2;
wire   [399:0] p_Result_1_fu_345_p4;
wire   [49:0] p_Result_2_fu_359_p4;
wire   [511:0] zext_ln414_2_fu_355_p1;
wire   [63:0] zext_ln414_3_fu_369_p1;
wire   [0:0] xor_ln1064_fu_398_p2;
wire   [399:0] grp_fu_227_p4;
wire   [49:0] grp_fu_236_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg   [511:0] m_axis_TDATA_int_regslice;
reg    m_axis_TVALID_int_regslice;
wire    m_axis_TREADY_int_regslice;
wire    regslice_both_m_axis_V_data_V_U_vld_out;
wire    regslice_both_m_axis_V_keep_V_U_apdone_blk;
reg   [63:0] m_axis_TKEEP_int_regslice;
wire    regslice_both_m_axis_V_keep_V_U_ack_in_dummy;
wire    regslice_both_m_axis_V_keep_V_U_vld_out;
wire    regslice_both_m_axis_V_strb_V_U_apdone_blk;
wire    regslice_both_m_axis_V_strb_V_U_ack_in_dummy;
wire    regslice_both_m_axis_V_strb_V_U_vld_out;
wire    regslice_both_m_axis_V_last_V_U_apdone_blk;
reg   [0:0] m_axis_TLAST_int_regslice;
wire    regslice_both_m_axis_V_last_V_U_ack_in_dummy;
wire    regslice_both_m_axis_V_last_V_U_vld_out;
wire    regslice_both_m_axis_V_dest_V_U_apdone_blk;
reg   [2:0] m_axis_TDEST_int_regslice;
wire    regslice_both_m_axis_V_dest_V_U_ack_in_dummy;
wire    regslice_both_m_axis_V_dest_V_U_vld_out;
reg    ap_condition_582;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 er_fsm_state = 2'd0;
#0 prevWord_data_V = 512'd0;
#0 prevWord_keep_V = 64'd0;
#0 prevWord_dest_V = 3'd0;
end

packet_handler_regslice_both #(
    .DataWidth( 512 ))
regslice_both_m_axis_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_TDATA_int_regslice),
    .vld_in(m_axis_TVALID_int_regslice),
    .ack_in(m_axis_TREADY_int_regslice),
    .data_out(m_axis_TDATA),
    .vld_out(regslice_both_m_axis_V_data_V_U_vld_out),
    .ack_out(m_axis_TREADY),
    .apdone_blk(regslice_both_m_axis_V_data_V_U_apdone_blk)
);

packet_handler_regslice_both #(
    .DataWidth( 64 ))
regslice_both_m_axis_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_TKEEP_int_regslice),
    .vld_in(m_axis_TVALID_int_regslice),
    .ack_in(regslice_both_m_axis_V_keep_V_U_ack_in_dummy),
    .data_out(m_axis_TKEEP),
    .vld_out(regslice_both_m_axis_V_keep_V_U_vld_out),
    .ack_out(m_axis_TREADY),
    .apdone_blk(regslice_both_m_axis_V_keep_V_U_apdone_blk)
);

packet_handler_regslice_both #(
    .DataWidth( 64 ))
regslice_both_m_axis_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(64'd0),
    .vld_in(m_axis_TVALID_int_regslice),
    .ack_in(regslice_both_m_axis_V_strb_V_U_ack_in_dummy),
    .data_out(m_axis_TSTRB),
    .vld_out(regslice_both_m_axis_V_strb_V_U_vld_out),
    .ack_out(m_axis_TREADY),
    .apdone_blk(regslice_both_m_axis_V_strb_V_U_apdone_blk)
);

packet_handler_regslice_both #(
    .DataWidth( 1 ))
regslice_both_m_axis_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_TLAST_int_regslice),
    .vld_in(m_axis_TVALID_int_regslice),
    .ack_in(regslice_both_m_axis_V_last_V_U_ack_in_dummy),
    .data_out(m_axis_TLAST),
    .vld_out(regslice_both_m_axis_V_last_V_U_vld_out),
    .ack_out(m_axis_TREADY),
    .apdone_blk(regslice_both_m_axis_V_last_V_U_apdone_blk)
);

packet_handler_regslice_both #(
    .DataWidth( 3 ))
regslice_both_m_axis_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_TDEST_int_regslice),
    .vld_in(m_axis_TVALID_int_regslice),
    .ack_in(regslice_both_m_axis_V_dest_V_U_ack_in_dummy),
    .data_out(m_axis_TDEST),
    .vld_out(regslice_both_m_axis_V_dest_V_U_vld_out),
    .ack_out(m_axis_TREADY),
    .apdone_blk(regslice_both_m_axis_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_582)) begin
        if ((er_fsm_state == 2'd0)) begin
            prevWord_data_V <= sendWord_data_V_5_fu_335_p1;
        end else if ((er_fsm_state == 2'd2)) begin
            prevWord_data_V <= currWord_data_V_1_fu_266_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_data_V_reg_502 <= currWord_data_V_fu_331_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_keep_V_reg_507 <= {{eth_level_pkt_dout[575:512]}};
        currWord_last_V_reg_512 <= eth_level_pkt_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p14 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        er_fsm_state <= ap_phi_mux_er_fsm_state_new_6_i_phi_fu_175_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        er_fsm_state_load_reg_460 <= er_fsm_state;
        er_fsm_state_load_reg_460_pp0_iter1_reg <= er_fsm_state_load_reg_460;
        icmp_ln1064_reg_525_pp0_iter1_reg <= icmp_ln1064_reg_525;
        p_Val2_1_reg_469 <= prevWord_keep_V;
        p_Val2_s_reg_464 <= prevWord_data_V;
        sendWord_dest_V_1_reg_474 <= prevWord_dest_V;
        sendWord_last_V_reg_521_pp0_iter1_reg <= sendWord_last_V_reg_521;
        tmp_1_i_reg_479_pp0_iter1_reg <= tmp_1_i_reg_479;
        tmp_i_16_reg_498_pp0_iter1_reg <= tmp_i_16_reg_498;
        tmp_i_reg_517_pp0_iter1_reg <= tmp_i_reg_517;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1064_reg_525 <= icmp_ln1064_fu_339_p2;
        sendWord_data_V_reg_529 <= sendWord_data_V_fu_382_p3;
        sendWord_keep_V_reg_534 <= sendWord_keep_V_fu_390_p3;
        sendWord_last_V_4_reg_539 <= sendWord_last_V_4_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_4_i_reg_488 <= {{eth_level_pkt_dout[525:512]}};
        sendWord_last_V_5_reg_493 <= sendWord_last_V_5_fu_307_p2;
        trunc_ln674_reg_483 <= trunc_ln674_fu_270_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        prevWord_dest_V <= {{eth_level_pkt_dout[586:584]}};
        prevWord_keep_V <= {{eth_level_pkt_dout[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_245 <= {{eth_level_pkt_dout[586:584]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sendWord_last_V_reg_521 <= eth_level_pkt_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((er_fsm_state == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_i_reg_479 <= grp_nbreadreq_fu_102_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((er_fsm_state == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_16_reg_498 <= grp_nbreadreq_fu_102_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((er_fsm_state == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_517 <= grp_nbreadreq_fu_102_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd1)) | ((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd2)))) begin
        ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p14 = eth_level_pkt_dout[32'd576];
    end else if ((((grp_nbreadreq_fu_102_p3 == 1'd0) & (er_fsm_state == 2'd0)) | ((grp_nbreadreq_fu_102_p3 == 1'd0) & (er_fsm_state == 2'd1)) | ((grp_nbreadreq_fu_102_p3 == 1'd0) & (er_fsm_state == 2'd2)))) begin
        ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p14 = 1'd0;
    end else if (((er_fsm_state_load_load_fu_250_p1 == 2'd3) | ((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd0)))) begin
        ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p14 = 1'd1;
    end else begin
        ap_phi_mux_er_fsm_state_flag_6_i_phi_fu_151_p14 = ap_phi_reg_pp0_iter0_er_fsm_state_flag_6_i_reg_148;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd0))) begin
        if ((grp_fu_207_p3 == 1'd0)) begin
            ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4 = select_ln1064_fu_373_p3;
        end else if ((grp_fu_207_p3 == 1'd1)) begin
            ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4 = 2'd0;
        end else begin
            ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4 = ap_phi_reg_pp0_iter0_er_fsm_state_new_0_i_reg_138;
        end
    end else begin
        ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4 = ap_phi_reg_pp0_iter0_er_fsm_state_new_0_i_reg_138;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd0))) begin
        ap_phi_mux_er_fsm_state_new_6_i_phi_fu_175_p14 = ap_phi_mux_er_fsm_state_new_0_i_phi_fu_141_p4;
    end else if (((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd2))) begin
        ap_phi_mux_er_fsm_state_new_6_i_phi_fu_175_p14 = select_ln121_fu_298_p3;
    end else if (((er_fsm_state_load_load_fu_250_p1 == 2'd3) | ((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd1)) | ((grp_nbreadreq_fu_102_p3 == 1'd0) & (er_fsm_state == 2'd1)))) begin
        ap_phi_mux_er_fsm_state_new_6_i_phi_fu_175_p14 = 2'd0;
    end else begin
        ap_phi_mux_er_fsm_state_new_6_i_phi_fu_175_p14 = ap_phi_reg_pp0_iter0_er_fsm_state_new_6_i_reg_172;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op43_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op34_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op17_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        eth_level_pkt_blk_n = eth_level_pkt_empty_n;
    end else begin
        eth_level_pkt_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op43_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op34_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op17_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        eth_level_pkt_read = 1'b1;
    end else begin
        eth_level_pkt_read = 1'b0;
    end
end

always @ (*) begin
    if ((((er_fsm_state_load_reg_460 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op77_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op76_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op90_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op88_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (er_fsm_state_load_reg_460_pp0_iter1_reg == 2'd3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op86_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op85_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op84_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op83_write_state2 == 1'b1)))) begin
        m_axis_TDATA_blk_n = m_axis_TREADY_int_regslice;
    end else begin
        m_axis_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op84_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op83_write_state2 == 1'b1)))) begin
        m_axis_TDATA_int_regslice = sendWord_data_V_reg_529;
    end else if (((er_fsm_state_load_reg_460 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_axis_TDATA_int_regslice = zext_ln414_fu_450_p1;
    end else if (((ap_predicate_op77_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_axis_TDATA_int_regslice = currWord_data_V_reg_502;
    end else if (((ap_predicate_op76_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_axis_TDATA_int_regslice = p_Result_3_fu_434_p3;
    end else begin
        m_axis_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op83_write_state2 == 1'b1))) begin
        m_axis_TDEST_int_regslice = 3'd0;
    end else if ((((ap_predicate_op77_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op84_write_state2 == 1'b1)))) begin
        m_axis_TDEST_int_regslice = reg_245;
    end else if ((((er_fsm_state_load_reg_460 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_predicate_op76_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        m_axis_TDEST_int_regslice = sendWord_dest_V_1_reg_474;
    end else begin
        m_axis_TDEST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op84_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op83_write_state2 == 1'b1)))) begin
        m_axis_TKEEP_int_regslice = sendWord_keep_V_reg_534;
    end else if (((er_fsm_state_load_reg_460 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_axis_TKEEP_int_regslice = zext_ln414_1_fu_455_p1;
    end else if (((ap_predicate_op77_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_axis_TKEEP_int_regslice = currWord_keep_V_reg_507;
    end else if (((ap_predicate_op76_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_axis_TKEEP_int_regslice = p_Result_4_fu_442_p3;
    end else begin
        m_axis_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op84_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op83_write_state2 == 1'b1)))) begin
        m_axis_TLAST_int_regslice = sendWord_last_V_4_reg_539;
    end else if (((er_fsm_state_load_reg_460 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_axis_TLAST_int_regslice = 1'd1;
    end else if (((ap_predicate_op77_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_axis_TLAST_int_regslice = currWord_last_V_reg_512;
    end else if (((ap_predicate_op76_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        m_axis_TLAST_int_regslice = sendWord_last_V_5_reg_493;
    end else begin
        m_axis_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((er_fsm_state_load_reg_460 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op77_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op76_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op84_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op83_write_state2 == 1'b1)))) begin
        m_axis_TVALID_int_regslice = 1'b1;
    end else begin
        m_axis_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op43_read_state1 == 1'b1) & (eth_level_pkt_empty_n == 1'b0)) | ((ap_predicate_op34_read_state1 == 1'b1) & (eth_level_pkt_empty_n == 1'b0)) | ((ap_predicate_op17_read_state1 == 1'b1) & (eth_level_pkt_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_V_data_V_U_apdone_blk == 1'b1) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op90_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op88_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (er_fsm_state_load_reg_460_pp0_iter1_reg == 2'd3)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op86_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op85_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((er_fsm_state_load_reg_460 == 2'd3) & (m_axis_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op77_write_state2 == 1'b1) & (m_axis_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op76_write_state2 == 1'b1) & (m_axis_TREADY_int_regslice == 1'b0)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op84_write_state2 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op83_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op43_read_state1 == 1'b1) & (eth_level_pkt_empty_n == 1'b0)) | ((ap_predicate_op34_read_state1 == 1'b1) & (eth_level_pkt_empty_n == 1'b0)) | ((ap_predicate_op17_read_state1 == 1'b1) & (eth_level_pkt_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | (regslice_both_m_axis_V_data_V_U_apdone_blk == 1'b1) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op90_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op88_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (er_fsm_state_load_reg_460_pp0_iter1_reg == 2'd3)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op86_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op85_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((er_fsm_state_load_reg_460 == 2'd3) & (m_axis_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op77_write_state2 == 1'b1) & (m_axis_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op76_write_state2 == 1'b1) & (m_axis_TREADY_int_regslice == 1'b0)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op84_write_state2 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op83_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op43_read_state1 == 1'b1) & (eth_level_pkt_empty_n == 1'b0)) | ((ap_predicate_op34_read_state1 == 1'b1) & (eth_level_pkt_empty_n == 1'b0)) | ((ap_predicate_op17_read_state1 == 1'b1) & (eth_level_pkt_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | (regslice_both_m_axis_V_data_V_U_apdone_blk == 1'b1) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op90_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op88_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (er_fsm_state_load_reg_460_pp0_iter1_reg == 2'd3)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op86_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op85_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((er_fsm_state_load_reg_460 == 2'd3) & (m_axis_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op77_write_state2 == 1'b1) & (m_axis_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op76_write_state2 == 1'b1) & (m_axis_TREADY_int_regslice == 1'b0)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op84_write_state2 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op83_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op43_read_state1 == 1'b1) & (eth_level_pkt_empty_n == 1'b0)) | ((ap_predicate_op34_read_state1 == 1'b1) & (eth_level_pkt_empty_n == 1'b0)) | ((ap_predicate_op17_read_state1 == 1'b1) & (eth_level_pkt_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_io = (((er_fsm_state_load_reg_460 == 2'd3) & (m_axis_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op77_write_state2 == 1'b1) & (m_axis_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op76_write_state2 == 1'b1) & (m_axis_TREADY_int_regslice == 1'b0)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op84_write_state2 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op83_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((er_fsm_state_load_reg_460 == 2'd3) & (m_axis_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op77_write_state2 == 1'b1) & (m_axis_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op76_write_state2 == 1'b1) & (m_axis_TREADY_int_regslice == 1'b0)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op84_write_state2 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op83_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_io = (((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op90_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op88_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (er_fsm_state_load_reg_460_pp0_iter1_reg == 2'd3)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op86_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op85_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((regslice_both_m_axis_V_data_V_U_apdone_blk == 1'b1) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op90_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op88_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (er_fsm_state_load_reg_460_pp0_iter1_reg == 2'd3)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op86_write_state3 == 1'b1)) | ((m_axis_TREADY_int_regslice == 1'b0) & (ap_predicate_op85_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_582 = ((grp_nbreadreq_fu_102_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_er_fsm_state_flag_6_i_reg_148 = 'bx;

assign ap_phi_reg_pp0_iter0_er_fsm_state_new_0_i_reg_138 = 'bx;

assign ap_phi_reg_pp0_iter0_er_fsm_state_new_6_i_reg_172 = 'bx;

always @ (*) begin
    ap_predicate_op17_read_state1 = ((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd2));
end

always @ (*) begin
    ap_predicate_op34_read_state1 = ((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd1));
end

always @ (*) begin
    ap_predicate_op43_read_state1 = ((grp_nbreadreq_fu_102_p3 == 1'd1) & (er_fsm_state == 2'd0));
end

always @ (*) begin
    ap_predicate_op76_write_state2 = ((tmp_1_i_reg_479 == 1'd1) & (er_fsm_state_load_reg_460 == 2'd2));
end

always @ (*) begin
    ap_predicate_op77_write_state2 = ((tmp_i_16_reg_498 == 1'd1) & (er_fsm_state_load_reg_460 == 2'd1));
end

always @ (*) begin
    ap_predicate_op83_write_state2 = ((icmp_ln1064_reg_525 == 1'd1) & (sendWord_last_V_reg_521 == 1'd0) & (tmp_i_reg_517 == 1'd1) & (er_fsm_state_load_reg_460 == 2'd0));
end

always @ (*) begin
    ap_predicate_op84_write_state2 = ((sendWord_last_V_reg_521 == 1'd1) & (tmp_i_reg_517 == 1'd1) & (er_fsm_state_load_reg_460 == 2'd0));
end

always @ (*) begin
    ap_predicate_op85_write_state3 = ((tmp_1_i_reg_479_pp0_iter1_reg == 1'd1) & (er_fsm_state_load_reg_460_pp0_iter1_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op86_write_state3 = ((tmp_i_16_reg_498_pp0_iter1_reg == 1'd1) & (er_fsm_state_load_reg_460_pp0_iter1_reg == 2'd1));
end

always @ (*) begin
    ap_predicate_op88_write_state3 = ((icmp_ln1064_reg_525_pp0_iter1_reg == 1'd1) & (sendWord_last_V_reg_521_pp0_iter1_reg == 1'd0) & (tmp_i_reg_517_pp0_iter1_reg == 1'd1) & (er_fsm_state_load_reg_460_pp0_iter1_reg == 2'd0));
end

always @ (*) begin
    ap_predicate_op90_write_state3 = ((sendWord_last_V_reg_521_pp0_iter1_reg == 1'd1) & (tmp_i_reg_517_pp0_iter1_reg == 1'd1) & (er_fsm_state_load_reg_460_pp0_iter1_reg == 2'd0));
end

assign currWord_data_V_1_fu_266_p1 = eth_level_pkt_dout[511:0];

assign currWord_data_V_fu_331_p1 = eth_level_pkt_dout[511:0];

assign er_fsm_state_load_load_fu_250_p1 = er_fsm_state;

assign grp_fu_197_p4 = {{eth_level_pkt_dout[575:512]}};

assign grp_fu_207_p3 = eth_level_pkt_dout[32'd576];

assign grp_fu_217_p4 = {{eth_level_pkt_dout[586:584]}};

assign grp_fu_227_p4 = {{p_Val2_s_reg_464[511:112]}};

assign grp_fu_236_p4 = {{p_Val2_1_reg_469[63:14]}};

assign grp_nbreadreq_fu_102_p3 = eth_level_pkt_empty_n;

assign icmp_ln1064_fu_339_p2 = ((grp_fu_217_p4 == 3'd0) ? 1'b1 : 1'b0);

assign m_axis_TVALID = regslice_both_m_axis_V_data_V_U_vld_out;

assign p_Result_1_fu_345_p4 = {{eth_level_pkt_dout[511:112]}};

assign p_Result_2_fu_359_p4 = {{eth_level_pkt_dout[575:526]}};

assign p_Result_3_fu_434_p3 = {{trunc_ln674_reg_483}, {grp_fu_227_p4}};

assign p_Result_4_fu_442_p3 = {{p_Result_4_i_reg_488}, {grp_fu_236_p4}};

assign p_Result_s_fu_292_p2 = (tmp_fu_284_p3 ^ 1'd1);

assign select_ln1064_fu_373_p3 = ((icmp_ln1064_fu_339_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln121_fu_298_p3 = ((tmp_fu_284_p3[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign sendWord_data_V_5_fu_335_p1 = eth_level_pkt_dout[511:0];

assign sendWord_data_V_fu_382_p3 = ((icmp_ln1064_fu_339_p2[0:0] == 1'b1) ? sendWord_data_V_5_fu_335_p1 : zext_ln414_2_fu_355_p1);

assign sendWord_keep_V_fu_390_p3 = ((icmp_ln1064_fu_339_p2[0:0] == 1'b1) ? grp_fu_197_p4 : zext_ln414_3_fu_369_p1);

assign sendWord_last_V_4_fu_404_p2 = (xor_ln1064_fu_398_p2 | grp_fu_207_p3);

assign sendWord_last_V_5_fu_307_p2 = (p_Result_s_fu_292_p2 & grp_fu_207_p3);

assign tmp_fu_284_p3 = eth_level_pkt_dout[32'd526];

assign trunc_ln674_fu_270_p1 = eth_level_pkt_dout[111:0];

assign xor_ln1064_fu_398_p2 = (icmp_ln1064_fu_339_p2 ^ 1'd1);

assign zext_ln414_1_fu_455_p1 = grp_fu_236_p4;

assign zext_ln414_2_fu_355_p1 = p_Result_1_fu_345_p4;

assign zext_ln414_3_fu_369_p1 = p_Result_2_fu_359_p4;

assign zext_ln414_fu_450_p1 = grp_fu_227_p4;

endmodule //packet_handler_ethernet_remover
