// Seed: 1837373579
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  for (id_4 = id_1; 1'b0; id_4 = (1)) begin
    wire id_5, id_6;
    begin
      wire id_7;
      wire id_8;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6, id_7;
  module_0(
      id_7, id_6, id_7
  );
  wire id_8;
  initial id_5 = 1;
endmodule
