//  Precision RTL Synthesis 64-bit 2018.1.0.19 (Production Release) Fri Aug 10 05:55:53 PDT 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 Xiaoxi Lin@DESKTOP-A0VSQRS  10.0.17763 x64
//  
//  Start time Fri Apr 12 12:36:45 2019

***************************************************************
Device Utilization for 6SLX16CSG324
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               26      232      11.21%
Global Buffers                    0       16        0.00%
LUTs                              0       9112      0.00%
CLB Slices                        0       2278      0.00%
Dffs or Latches                   0       18224     0.00%
Block RAMs                        0       32        0.00%
DSP48A1s                          0       32        0.00%
---------------------------------------------------------------

****************************************************

Library: work    Cell: Reg_tracker    View: Behavior

****************************************************

  Cell    Library  References     Total Area

 GND     xis6     1 x
 OBUF    xis6     1 x

 Number of ports :                           26
 Number of nets :                             2
 Number of instances :                        2
 Number of references to this view :          0

Total accumulated area : 
 Number of gates :                            0
 Number of accumulated instances :            2


*****************************
 IO Register Mapping Report
*****************************
Design: work.Reg_tracker.Behavior

+--------------+-----------+----------+----------+----------+
| Port         | Direction |   INFF   |  OUTFF   |  TRIFF   |
+--------------+-----------+----------+----------+----------+
| RFRA_A(4)    | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFRA_A(3)    | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFRA_A(2)    | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFRA_A(1)    | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFRA_A(0)    | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFRA_B(4)    | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFRA_B(3)    | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFRA_B(2)    | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFRA_B(1)    | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFRA_B(0)    | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFWA(4)      | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFWA(3)      | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFWA(2)      | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFWA(1)      | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFWA(0)      | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFWA2(4)     | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFWA2(3)     | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFWA2(2)     | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFWA2(1)     | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| RFWA2(0)     | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| reserve      | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| free         | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| read_A       | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| read_B       | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| Clock        | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| stall        | Output    |          |          |          |
+--------------+-----------+----------+----------+----------+
Total registers mapped: 0
