// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_out_HH_
#define _dense_out_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "soft_max.h"
#include "cnn_mac_muladd_13vdy.h"
#include "dense_out_dense_osc4.h"
#include "dense_out_dense_otde.h"
#include "dense_out_dense_audo.h"

namespace ap_rtl {

struct dense_out : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > dense_2_out_V_address0;
    sc_out< sc_logic > dense_2_out_V_ce0;
    sc_in< sc_lv<13> > dense_2_out_V_q0;
    sc_out< sc_lv<5> > dense_2_out_V_address1;
    sc_out< sc_logic > dense_2_out_V_ce1;
    sc_in< sc_lv<13> > dense_2_out_V_q1;
    sc_out< sc_lv<4> > prediction_V_address0;
    sc_out< sc_logic > prediction_V_ce0;
    sc_out< sc_logic > prediction_V_we0;
    sc_out< sc_lv<14> > prediction_V_d0;


    // Module declarations
    dense_out(sc_module_name name);
    SC_HAS_PROCESS(dense_out);

    ~dense_out();

    sc_trace_file* mVcdFile;

    dense_out_dense_osc4* dense_out_weights_V_U;
    dense_out_dense_otde* dense_out_bias_V_U;
    dense_out_dense_audo* dense_array_V_U;
    soft_max* grp_soft_max_fu_342;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U42;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U43;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U44;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U45;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U46;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U47;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U48;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U49;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U50;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U51;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > dense_out_weights_V_address0;
    sc_signal< sc_logic > dense_out_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_out_weights_V_q0;
    sc_signal< sc_lv<9> > dense_out_weights_V_address1;
    sc_signal< sc_logic > dense_out_weights_V_ce1;
    sc_signal< sc_lv<9> > dense_out_weights_V_q1;
    sc_signal< sc_lv<4> > dense_out_bias_V_address0;
    sc_signal< sc_logic > dense_out_bias_V_ce0;
    sc_signal< sc_lv<8> > dense_out_bias_V_q0;
    sc_signal< sc_lv<14> > p_Val2_0_reg_318;
    sc_signal< sc_lv<5> > f_0_0_reg_330;
    sc_signal< sc_lv<1> > icmp_ln41_fu_355_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > d_fu_361_p2;
    sc_signal< sc_lv<4> > d_reg_1244;
    sc_signal< sc_lv<64> > zext_ln48_fu_367_p1;
    sc_signal< sc_lv<64> > zext_ln48_reg_1249;
    sc_signal< sc_lv<10> > zext_ln46_fu_371_p1;
    sc_signal< sc_lv<10> > zext_ln46_reg_1255;
    sc_signal< sc_lv<9> > zext_ln46_1_fu_375_p1;
    sc_signal< sc_lv<9> > zext_ln46_1_reg_1266;
    sc_signal< sc_lv<1> > icmp_ln46_fu_379_p2;
    sc_signal< sc_lv<1> > icmp_ln46_reg_1273;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > f_0_0_cast1_fu_481_p1;
    sc_signal< sc_lv<6> > f_0_0_cast1_reg_1297;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<14> > tmp_8_reg_1317;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<14> > tmp_14_reg_1342;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<14> > tmp_20_reg_1367;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<14> > tmp_26_reg_1392;
    sc_signal< sc_lv<5> > add_ln46_8_fu_1084_p2;
    sc_signal< sc_lv<5> > add_ln46_8_reg_1407;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<4> > dense_array_V_address0;
    sc_signal< sc_logic > dense_array_V_ce0;
    sc_signal< sc_logic > dense_array_V_we0;
    sc_signal< sc_lv<14> > dense_array_V_d0;
    sc_signal< sc_lv<14> > dense_array_V_q0;
    sc_signal< sc_logic > dense_array_V_ce1;
    sc_signal< sc_logic > dense_array_V_we1;
    sc_signal< sc_lv<14> > dense_array_V_q1;
    sc_signal< sc_logic > grp_soft_max_fu_342_ap_start;
    sc_signal< sc_logic > grp_soft_max_fu_342_ap_done;
    sc_signal< sc_logic > grp_soft_max_fu_342_ap_idle;
    sc_signal< sc_logic > grp_soft_max_fu_342_ap_ready;
    sc_signal< sc_lv<4> > grp_soft_max_fu_342_dense_array_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_342_dense_array_V_ce0;
    sc_signal< sc_lv<4> > grp_soft_max_fu_342_dense_array_V_address1;
    sc_signal< sc_logic > grp_soft_max_fu_342_dense_array_V_ce1;
    sc_signal< sc_logic > grp_soft_max_fu_342_dense_array_V_we1;
    sc_signal< sc_lv<14> > grp_soft_max_fu_342_dense_array_V_d1;
    sc_signal< sc_lv<4> > grp_soft_max_fu_342_prediction_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_342_prediction_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_342_prediction_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_342_prediction_V_d0;
    sc_signal< sc_lv<4> > d_0_reg_307;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_f_0_0_phi_fu_334_p4;
    sc_signal< sc_logic > grp_soft_max_fu_342_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<64> > zext_ln1116_2_fu_425_p1;
    sc_signal< sc_lv<64> > zext_ln48_1_fu_385_p1;
    sc_signal< sc_lv<64> > zext_ln1116_5_fu_476_p1;
    sc_signal< sc_lv<64> > zext_ln48_2_fu_436_p1;
    sc_signal< sc_lv<64> > zext_ln1116_8_fu_572_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln48_3_fu_532_p1;
    sc_signal< sc_lv<64> > zext_ln1116_11_fu_632_p1;
    sc_signal< sc_lv<64> > zext_ln48_4_fu_592_p1;
    sc_signal< sc_lv<64> > zext_ln1116_14_fu_722_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln48_5_fu_682_p1;
    sc_signal< sc_lv<64> > zext_ln1116_17_fu_781_p1;
    sc_signal< sc_lv<64> > zext_ln48_6_fu_741_p1;
    sc_signal< sc_lv<64> > zext_ln1116_20_fu_871_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln48_7_fu_831_p1;
    sc_signal< sc_lv<64> > zext_ln1116_23_fu_930_p1;
    sc_signal< sc_lv<64> > zext_ln48_8_fu_890_p1;
    sc_signal< sc_lv<64> > zext_ln1116_26_fu_1020_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln48_9_fu_980_p1;
    sc_signal< sc_lv<64> > zext_ln1116_29_fu_1079_p1;
    sc_signal< sc_lv<64> > zext_ln48_10_fu_1039_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_390_p3;
    sc_signal< sc_lv<6> > tmp_2_fu_402_p3;
    sc_signal< sc_lv<9> > zext_ln1116_1_fu_410_p1;
    sc_signal< sc_lv<9> > zext_ln1116_fu_398_p1;
    sc_signal< sc_lv<9> > add_ln1116_fu_414_p2;
    sc_signal< sc_lv<9> > add_ln1116_1_fu_420_p2;
    sc_signal< sc_lv<5> > or_ln46_fu_430_p2;
    sc_signal< sc_lv<8> > tmp_3_fu_441_p3;
    sc_signal< sc_lv<6> > tmp_4_fu_453_p3;
    sc_signal< sc_lv<9> > zext_ln1116_4_fu_461_p1;
    sc_signal< sc_lv<9> > zext_ln1116_3_fu_449_p1;
    sc_signal< sc_lv<9> > add_ln1116_2_fu_465_p2;
    sc_signal< sc_lv<9> > add_ln1116_3_fu_471_p2;
    sc_signal< sc_lv<22> > grp_fu_1150_p3;
    sc_signal< sc_lv<14> > tmp_5_fu_509_p4;
    sc_signal< sc_lv<5> > add_ln46_fu_526_p2;
    sc_signal< sc_lv<8> > tmp_6_fu_537_p3;
    sc_signal< sc_lv<6> > tmp_7_fu_549_p3;
    sc_signal< sc_lv<9> > zext_ln1116_7_fu_557_p1;
    sc_signal< sc_lv<9> > zext_ln1116_6_fu_545_p1;
    sc_signal< sc_lv<9> > add_ln1116_4_fu_561_p2;
    sc_signal< sc_lv<9> > add_ln1116_5_fu_567_p2;
    sc_signal< sc_lv<22> > grp_fu_1159_p3;
    sc_signal< sc_lv<6> > add_ln46_1_fu_586_p2;
    sc_signal< sc_lv<9> > tmp_9_fu_597_p3;
    sc_signal< sc_lv<7> > tmp_10_fu_609_p3;
    sc_signal< sc_lv<10> > zext_ln1116_10_fu_617_p1;
    sc_signal< sc_lv<10> > zext_ln1116_9_fu_605_p1;
    sc_signal< sc_lv<10> > add_ln1116_6_fu_621_p2;
    sc_signal< sc_lv<10> > add_ln1116_7_fu_627_p2;
    sc_signal< sc_lv<22> > grp_fu_1168_p3;
    sc_signal< sc_lv<14> > tmp_11_fu_660_p4;
    sc_signal< sc_lv<6> > add_ln46_2_fu_677_p2;
    sc_signal< sc_lv<9> > tmp_12_fu_687_p3;
    sc_signal< sc_lv<7> > tmp_13_fu_699_p3;
    sc_signal< sc_lv<10> > zext_ln1116_13_fu_707_p1;
    sc_signal< sc_lv<10> > zext_ln1116_12_fu_695_p1;
    sc_signal< sc_lv<10> > add_ln1116_8_fu_711_p2;
    sc_signal< sc_lv<10> > add_ln1116_9_fu_717_p2;
    sc_signal< sc_lv<22> > grp_fu_1177_p3;
    sc_signal< sc_lv<6> > add_ln46_3_fu_736_p2;
    sc_signal< sc_lv<9> > tmp_15_fu_746_p3;
    sc_signal< sc_lv<7> > tmp_16_fu_758_p3;
    sc_signal< sc_lv<10> > zext_ln1116_16_fu_766_p1;
    sc_signal< sc_lv<10> > zext_ln1116_15_fu_754_p1;
    sc_signal< sc_lv<10> > add_ln1116_10_fu_770_p2;
    sc_signal< sc_lv<10> > add_ln1116_11_fu_776_p2;
    sc_signal< sc_lv<22> > grp_fu_1186_p3;
    sc_signal< sc_lv<14> > tmp_17_fu_809_p4;
    sc_signal< sc_lv<6> > add_ln46_4_fu_826_p2;
    sc_signal< sc_lv<9> > tmp_18_fu_836_p3;
    sc_signal< sc_lv<7> > tmp_19_fu_848_p3;
    sc_signal< sc_lv<10> > zext_ln1116_19_fu_856_p1;
    sc_signal< sc_lv<10> > zext_ln1116_18_fu_844_p1;
    sc_signal< sc_lv<10> > add_ln1116_12_fu_860_p2;
    sc_signal< sc_lv<10> > add_ln1116_13_fu_866_p2;
    sc_signal< sc_lv<22> > grp_fu_1195_p3;
    sc_signal< sc_lv<6> > add_ln46_5_fu_885_p2;
    sc_signal< sc_lv<9> > tmp_21_fu_895_p3;
    sc_signal< sc_lv<7> > tmp_22_fu_907_p3;
    sc_signal< sc_lv<10> > zext_ln1116_22_fu_915_p1;
    sc_signal< sc_lv<10> > zext_ln1116_21_fu_903_p1;
    sc_signal< sc_lv<10> > add_ln1116_14_fu_919_p2;
    sc_signal< sc_lv<10> > add_ln1116_15_fu_925_p2;
    sc_signal< sc_lv<22> > grp_fu_1204_p3;
    sc_signal< sc_lv<14> > tmp_23_fu_958_p4;
    sc_signal< sc_lv<6> > add_ln46_6_fu_975_p2;
    sc_signal< sc_lv<9> > tmp_24_fu_985_p3;
    sc_signal< sc_lv<7> > tmp_25_fu_997_p3;
    sc_signal< sc_lv<10> > zext_ln1116_25_fu_1005_p1;
    sc_signal< sc_lv<10> > zext_ln1116_24_fu_993_p1;
    sc_signal< sc_lv<10> > add_ln1116_16_fu_1009_p2;
    sc_signal< sc_lv<10> > add_ln1116_17_fu_1015_p2;
    sc_signal< sc_lv<22> > grp_fu_1213_p3;
    sc_signal< sc_lv<6> > add_ln46_7_fu_1034_p2;
    sc_signal< sc_lv<9> > tmp_27_fu_1044_p3;
    sc_signal< sc_lv<7> > tmp_28_fu_1056_p3;
    sc_signal< sc_lv<10> > zext_ln1116_28_fu_1064_p1;
    sc_signal< sc_lv<10> > zext_ln1116_27_fu_1052_p1;
    sc_signal< sc_lv<10> > add_ln1116_18_fu_1068_p2;
    sc_signal< sc_lv<10> > add_ln1116_19_fu_1074_p2;
    sc_signal< sc_lv<22> > grp_fu_1222_p3;
    sc_signal< sc_lv<14> > tmp_29_fu_1113_p4;
    sc_signal< sc_lv<22> > grp_fu_1231_p3;
    sc_signal< sc_lv<14> > sext_ln1265_fu_1139_p1;
    sc_signal< sc_lv<13> > grp_fu_1150_p0;
    sc_signal< sc_lv<22> > grp_fu_1150_p2;
    sc_signal< sc_lv<13> > grp_fu_1159_p0;
    sc_signal< sc_lv<22> > grp_fu_1159_p2;
    sc_signal< sc_lv<13> > grp_fu_1168_p0;
    sc_signal< sc_lv<22> > grp_fu_1168_p2;
    sc_signal< sc_lv<13> > grp_fu_1177_p0;
    sc_signal< sc_lv<22> > grp_fu_1177_p2;
    sc_signal< sc_lv<13> > grp_fu_1186_p0;
    sc_signal< sc_lv<22> > grp_fu_1186_p2;
    sc_signal< sc_lv<13> > grp_fu_1195_p0;
    sc_signal< sc_lv<22> > grp_fu_1195_p2;
    sc_signal< sc_lv<13> > grp_fu_1204_p0;
    sc_signal< sc_lv<22> > grp_fu_1204_p2;
    sc_signal< sc_lv<13> > grp_fu_1213_p0;
    sc_signal< sc_lv<22> > grp_fu_1213_p2;
    sc_signal< sc_lv<13> > grp_fu_1222_p0;
    sc_signal< sc_lv<22> > grp_fu_1222_p2;
    sc_signal< sc_lv<13> > grp_fu_1231_p0;
    sc_signal< sc_lv<22> > grp_fu_1231_p2;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<22> > grp_fu_1150_p00;
    sc_signal< sc_lv<22> > grp_fu_1159_p00;
    sc_signal< sc_lv<22> > grp_fu_1168_p00;
    sc_signal< sc_lv<22> > grp_fu_1177_p00;
    sc_signal< sc_lv<22> > grp_fu_1186_p00;
    sc_signal< sc_lv<22> > grp_fu_1195_p00;
    sc_signal< sc_lv<22> > grp_fu_1204_p00;
    sc_signal< sc_lv<22> > grp_fu_1213_p00;
    sc_signal< sc_lv<22> > grp_fu_1222_p00;
    sc_signal< sc_lv<22> > grp_fu_1231_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage3;
    static const sc_lv<10> ap_ST_fsm_pp0_stage4;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<10> ap_ST_fsm_state11;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<5> ap_const_lv5_A;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1116_10_fu_770_p2();
    void thread_add_ln1116_11_fu_776_p2();
    void thread_add_ln1116_12_fu_860_p2();
    void thread_add_ln1116_13_fu_866_p2();
    void thread_add_ln1116_14_fu_919_p2();
    void thread_add_ln1116_15_fu_925_p2();
    void thread_add_ln1116_16_fu_1009_p2();
    void thread_add_ln1116_17_fu_1015_p2();
    void thread_add_ln1116_18_fu_1068_p2();
    void thread_add_ln1116_19_fu_1074_p2();
    void thread_add_ln1116_1_fu_420_p2();
    void thread_add_ln1116_2_fu_465_p2();
    void thread_add_ln1116_3_fu_471_p2();
    void thread_add_ln1116_4_fu_561_p2();
    void thread_add_ln1116_5_fu_567_p2();
    void thread_add_ln1116_6_fu_621_p2();
    void thread_add_ln1116_7_fu_627_p2();
    void thread_add_ln1116_8_fu_711_p2();
    void thread_add_ln1116_9_fu_717_p2();
    void thread_add_ln1116_fu_414_p2();
    void thread_add_ln46_1_fu_586_p2();
    void thread_add_ln46_2_fu_677_p2();
    void thread_add_ln46_3_fu_736_p2();
    void thread_add_ln46_4_fu_826_p2();
    void thread_add_ln46_5_fu_885_p2();
    void thread_add_ln46_6_fu_975_p2();
    void thread_add_ln46_7_fu_1034_p2();
    void thread_add_ln46_8_fu_1084_p2();
    void thread_add_ln46_fu_526_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_f_0_0_phi_fu_334_p4();
    void thread_ap_ready();
    void thread_d_fu_361_p2();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_address1();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_ce1();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_ce1();
    void thread_dense_array_V_d0();
    void thread_dense_array_V_we0();
    void thread_dense_array_V_we1();
    void thread_dense_out_bias_V_address0();
    void thread_dense_out_bias_V_ce0();
    void thread_dense_out_weights_V_address0();
    void thread_dense_out_weights_V_address1();
    void thread_dense_out_weights_V_ce0();
    void thread_dense_out_weights_V_ce1();
    void thread_f_0_0_cast1_fu_481_p1();
    void thread_grp_fu_1150_p0();
    void thread_grp_fu_1150_p00();
    void thread_grp_fu_1150_p2();
    void thread_grp_fu_1159_p0();
    void thread_grp_fu_1159_p00();
    void thread_grp_fu_1159_p2();
    void thread_grp_fu_1168_p0();
    void thread_grp_fu_1168_p00();
    void thread_grp_fu_1168_p2();
    void thread_grp_fu_1177_p0();
    void thread_grp_fu_1177_p00();
    void thread_grp_fu_1177_p2();
    void thread_grp_fu_1186_p0();
    void thread_grp_fu_1186_p00();
    void thread_grp_fu_1186_p2();
    void thread_grp_fu_1195_p0();
    void thread_grp_fu_1195_p00();
    void thread_grp_fu_1195_p2();
    void thread_grp_fu_1204_p0();
    void thread_grp_fu_1204_p00();
    void thread_grp_fu_1204_p2();
    void thread_grp_fu_1213_p0();
    void thread_grp_fu_1213_p00();
    void thread_grp_fu_1213_p2();
    void thread_grp_fu_1222_p0();
    void thread_grp_fu_1222_p00();
    void thread_grp_fu_1222_p2();
    void thread_grp_fu_1231_p0();
    void thread_grp_fu_1231_p00();
    void thread_grp_fu_1231_p2();
    void thread_grp_soft_max_fu_342_ap_start();
    void thread_icmp_ln41_fu_355_p2();
    void thread_icmp_ln46_fu_379_p2();
    void thread_or_ln46_fu_430_p2();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_sext_ln1265_fu_1139_p1();
    void thread_tmp_10_fu_609_p3();
    void thread_tmp_11_fu_660_p4();
    void thread_tmp_12_fu_687_p3();
    void thread_tmp_13_fu_699_p3();
    void thread_tmp_15_fu_746_p3();
    void thread_tmp_16_fu_758_p3();
    void thread_tmp_17_fu_809_p4();
    void thread_tmp_18_fu_836_p3();
    void thread_tmp_19_fu_848_p3();
    void thread_tmp_1_fu_390_p3();
    void thread_tmp_21_fu_895_p3();
    void thread_tmp_22_fu_907_p3();
    void thread_tmp_23_fu_958_p4();
    void thread_tmp_24_fu_985_p3();
    void thread_tmp_25_fu_997_p3();
    void thread_tmp_27_fu_1044_p3();
    void thread_tmp_28_fu_1056_p3();
    void thread_tmp_29_fu_1113_p4();
    void thread_tmp_2_fu_402_p3();
    void thread_tmp_3_fu_441_p3();
    void thread_tmp_4_fu_453_p3();
    void thread_tmp_5_fu_509_p4();
    void thread_tmp_6_fu_537_p3();
    void thread_tmp_7_fu_549_p3();
    void thread_tmp_9_fu_597_p3();
    void thread_zext_ln1116_10_fu_617_p1();
    void thread_zext_ln1116_11_fu_632_p1();
    void thread_zext_ln1116_12_fu_695_p1();
    void thread_zext_ln1116_13_fu_707_p1();
    void thread_zext_ln1116_14_fu_722_p1();
    void thread_zext_ln1116_15_fu_754_p1();
    void thread_zext_ln1116_16_fu_766_p1();
    void thread_zext_ln1116_17_fu_781_p1();
    void thread_zext_ln1116_18_fu_844_p1();
    void thread_zext_ln1116_19_fu_856_p1();
    void thread_zext_ln1116_1_fu_410_p1();
    void thread_zext_ln1116_20_fu_871_p1();
    void thread_zext_ln1116_21_fu_903_p1();
    void thread_zext_ln1116_22_fu_915_p1();
    void thread_zext_ln1116_23_fu_930_p1();
    void thread_zext_ln1116_24_fu_993_p1();
    void thread_zext_ln1116_25_fu_1005_p1();
    void thread_zext_ln1116_26_fu_1020_p1();
    void thread_zext_ln1116_27_fu_1052_p1();
    void thread_zext_ln1116_28_fu_1064_p1();
    void thread_zext_ln1116_29_fu_1079_p1();
    void thread_zext_ln1116_2_fu_425_p1();
    void thread_zext_ln1116_3_fu_449_p1();
    void thread_zext_ln1116_4_fu_461_p1();
    void thread_zext_ln1116_5_fu_476_p1();
    void thread_zext_ln1116_6_fu_545_p1();
    void thread_zext_ln1116_7_fu_557_p1();
    void thread_zext_ln1116_8_fu_572_p1();
    void thread_zext_ln1116_9_fu_605_p1();
    void thread_zext_ln1116_fu_398_p1();
    void thread_zext_ln46_1_fu_375_p1();
    void thread_zext_ln46_fu_371_p1();
    void thread_zext_ln48_10_fu_1039_p1();
    void thread_zext_ln48_1_fu_385_p1();
    void thread_zext_ln48_2_fu_436_p1();
    void thread_zext_ln48_3_fu_532_p1();
    void thread_zext_ln48_4_fu_592_p1();
    void thread_zext_ln48_5_fu_682_p1();
    void thread_zext_ln48_6_fu_741_p1();
    void thread_zext_ln48_7_fu_831_p1();
    void thread_zext_ln48_8_fu_890_p1();
    void thread_zext_ln48_9_fu_980_p1();
    void thread_zext_ln48_fu_367_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
