// Seed: 4041321662
module module_0;
  tri1 id_1 = id_1, id_2;
  assign id_1 = -1;
  parameter id_3 = -1;
  wire id_4;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri id_2,
    input wor id_3,
    input supply0 id_4
    , id_20,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output uwire id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    output uwire id_12,
    input uwire id_13,
    input uwire id_14,
    output supply0 id_15,
    input tri id_16,
    output tri id_17,
    output supply0 id_18
);
  logic id_21;
  ;
  xor primCall (
      id_1,
      id_10,
      id_11,
      id_13,
      id_14,
      id_16,
      id_2,
      id_20,
      id_21,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_9
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
