<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: ADC group regular - Sequencer discontinuous mode</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">ADC group regular - Sequencer discontinuous mode<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___a_d_c___l_l.html">ADC</a> &raquo; <a class="el" href="group___a_d_c___l_l___exported___constants.html">ADC Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac9d8e2af4bdd5751042ac8687007f9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#gac9d8e2af4bdd5751042ac8687007f9a1">LL_ADC_REG_SEQ_DISCONT_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac9d8e2af4bdd5751042ac8687007f9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95964658c7cf4e1751191e6b55c19e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#gae95964658c7cf4e1751191e6b55c19e6">LL_ADC_REG_SEQ_DISCONT_1RANK</a>&#160;&#160;&#160;(                                                            <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:gae95964658c7cf4e1751191e6b55c19e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df9670806918ac573f46d6a545dfbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#ga0df9670806918ac573f46d6a545dfbaa">LL_ADC_REG_SEQ_DISCONT_2RANKS</a>&#160;&#160;&#160;(                                        <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:ga0df9670806918ac573f46d6a545dfbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d8d04c2d9c9f2f970369a0e471a5b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#ga94d8d04c2d9c9f2f970369a0e471a5b4">LL_ADC_REG_SEQ_DISCONT_3RANKS</a>&#160;&#160;&#160;(                    <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>                     | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:ga94d8d04c2d9c9f2f970369a0e471a5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1e4075245d26ab3c2560b480339334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#ga2c1e4075245d26ab3c2560b480339334">LL_ADC_REG_SEQ_DISCONT_4RANKS</a>&#160;&#160;&#160;(                    <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:ga2c1e4075245d26ab3c2560b480339334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4893fb7d8aaa402982aa17dbb13f4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#gae4893fb7d8aaa402982aa17dbb13f4f0">LL_ADC_REG_SEQ_DISCONT_5RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>                                         | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:gae4893fb7d8aaa402982aa17dbb13f4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57247acf7e195810b9dc682626acf317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#ga57247acf7e195810b9dc682626acf317">LL_ADC_REG_SEQ_DISCONT_6RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>                     | <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:ga57247acf7e195810b9dc682626acf317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8557000a6791bfa5409249cc63f8a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#gaf8557000a6791bfa5409249cc63f8a20">LL_ADC_REG_SEQ_DISCONT_7RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>                     | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:gaf8557000a6791bfa5409249cc63f8a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada253f7e342eb5ced2cc20b8271bd699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___d_i_s_c_o_n_t___m_o_d_e.html#gada253f7e342eb5ced2cc20b8271bd699">LL_ADC_REG_SEQ_DISCONT_8RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td></tr>
<tr class="separator:gada253f7e342eb5ced2cc20b8271bd699"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae95964658c7cf4e1751191e6b55c19e6" name="gae95964658c7cf4e1751191e6b55c19e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae95964658c7cf4e1751191e6b55c19e6">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_DISCONT_1RANK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_DISCONT_1RANK&#160;&#160;&#160;(                                                            <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer discontinuous mode enable with sequence interruption every rank </p>

</div>
</div>
<a id="ga0df9670806918ac573f46d6a545dfbaa" name="ga0df9670806918ac573f46d6a545dfbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0df9670806918ac573f46d6a545dfbaa">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_DISCONT_2RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_DISCONT_2RANKS&#160;&#160;&#160;(                                        <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer discontinuous mode enabled with sequence interruption every 2 ranks </p>

</div>
</div>
<a id="ga94d8d04c2d9c9f2f970369a0e471a5b4" name="ga94d8d04c2d9c9f2f970369a0e471a5b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d8d04c2d9c9f2f970369a0e471a5b4">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_DISCONT_3RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_DISCONT_3RANKS&#160;&#160;&#160;(                    <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>                     | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer discontinuous mode enable with sequence interruption every 3 ranks </p>

</div>
</div>
<a id="ga2c1e4075245d26ab3c2560b480339334" name="ga2c1e4075245d26ab3c2560b480339334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c1e4075245d26ab3c2560b480339334">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_DISCONT_4RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_DISCONT_4RANKS&#160;&#160;&#160;(                    <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer discontinuous mode enable with sequence interruption every 4 ranks </p>

</div>
</div>
<a id="gae4893fb7d8aaa402982aa17dbb13f4f0" name="gae4893fb7d8aaa402982aa17dbb13f4f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4893fb7d8aaa402982aa17dbb13f4f0">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_DISCONT_5RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_DISCONT_5RANKS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>                                         | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer discontinuous mode enable with sequence interruption every 5 ranks </p>

</div>
</div>
<a id="ga57247acf7e195810b9dc682626acf317" name="ga57247acf7e195810b9dc682626acf317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57247acf7e195810b9dc682626acf317">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_DISCONT_6RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_DISCONT_6RANKS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>                     | <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer discontinuous mode enable with sequence interruption every 6 ranks </p>

</div>
</div>
<a id="gaf8557000a6791bfa5409249cc63f8a20" name="gaf8557000a6791bfa5409249cc63f8a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8557000a6791bfa5409249cc63f8a20">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_DISCONT_7RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_DISCONT_7RANKS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>                     | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer discontinuous mode enable with sequence interruption every 7 ranks </p>

</div>
</div>
<a id="gada253f7e342eb5ced2cc20b8271bd699" name="gada253f7e342eb5ced2cc20b8271bd699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada253f7e342eb5ced2cc20b8271bd699">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_DISCONT_8RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_DISCONT_8RANKS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer discontinuous mode enable with sequence interruption every 8 ranks </p>

</div>
</div>
<a id="gac9d8e2af4bdd5751042ac8687007f9a1" name="gac9d8e2af4bdd5751042ac8687007f9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9d8e2af4bdd5751042ac8687007f9a1">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_DISCONT_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_DISCONT_DISABLE&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer discontinuous mode disable </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
