foreverloop:
code:

module forever_loop(input clk,input rst, output reg [3:0] counter);

always @(posedge clk or posedge rst) begin
    if (rst)
        counter = 0;
    else begin
        counter = counter + 1;
    end
end

endmodule


tb:

`timescale 1ns/1ps
module tb_forever;
reg clk = 0;
reg rst = 1;
wire [3:0] counter;
forever_loop uut ( .clk(clk), .rst(rst),.counter(counter));

initial begin
    $dumpfile("forever_loop.vcd");
    $dumpvars(0, tb_forever);
end

initial begin
    forever #5 clk = ~clk;  
end

initial begin
    #10 rst = 0;       
    #100 $finish;      
end
initial begin
    $monitor("Time = %0t | clk = %b, rst = %b, counter = %d", $time, clk, rst, counter);
end
endmodule
