# ğŸ› ï¸ SI-2025-AnalogIC-Design Internship
## ğŸ“ Abstract
This repository documents my summer internship journey (June 2025) at Silicon Universityâ€™s Advanced VLSI Lab, focusing on the design, simulation, and layout of Analog Integrated Circuits (ICs). The program emphasized hands-on learning with industry-standard tools, covering everything from device physics to post-layout verification. The highlight was the design and analysis of a two-stage CMOS operational amplifier, equipping me with practical skills for a career in VLSI and semiconductor technology.

## ğŸ“š Introduction
Analog ICs are the backbone of real-world signal processing, powering applications from sensor interfaces to communications. This internship offered a structured exploration of analog design, blending theory with practical labs using Cadence Virtuoso, LTspice, and open-source EDA tools.

## ğŸ›ï¸ Internship Details
Venue: Room 656, 5th Floor, New Admin Building, Silicon University ğŸ¢
Duration: June 2nd â€“ June 20th, 2025 ğŸ“†
Timings: 10:00amâ€“1:00pm, 2:30pmâ€“5:30pm â°
Resource Persons: Dr. Saroj Rout, Prof. Prasant Swain, Mrinal Das ğŸ‘¨â€ğŸ«

## ğŸ—‚ï¸ Table of Contents
<ul>
    <li>Project Overview</li>
    <li>Design Flow</li>
    <li>Tools Used</li>
    <li>ab Modules</li>
    <li>Results & Analysis</li>
    <li>How to Run</li>
    <li>Resources</li>
    <li>Acknowledgements</li>
    <li>License</li>
</ul>
## ğŸš€ Project Overview
The internship covered the complete analog IC design flow:

ğŸ“ Specification & Topology Selection

ğŸ“ Schematic Entry

âš¡ Simulation (DC, AC, transient, noise)

ğŸ§© Layout & Verification (DRC, LVS)

ğŸ”¬ Post-Layout Simulation

## ğŸ”„ Design Flow
text
graph TD;
    A[Specification] --> B[Schematic Design]
    B --> C[Simulation]
    C --> D[Layout]
    D --> E[DRC/LVS]
    E --> F[Post-Layout Simulation]
    F --> G[Documentation]

##ğŸ› ï¸ Tools Used
Cadence Virtuoso (Schematic/Layout) ğŸ–¥ï¸

LTspice (Simulation) âš¡

Magic VLSI, Xschem, ngspice (Open-source EDA) ğŸ§°

Python/Matlab (Data analysis) ğŸ“Š

Skywater 130nm PDK ğŸ­

## ğŸ§ª Lab Modules
### Lab 1: CMOS Inverter Design
Schematic and DC transfer characteristics

![CMOS Inverter Schematic](https://github.com/silicon-vlsi/SI-2025-AnalogIC/raw/main/images/inverter 2: Current Mirror

Simple and cascode current mirrors

![Current Mirror Layout](https://github.com/silicon-vlsi/SI-2025-AnalogIC/raw/main/images/current 3: Differential Pair

Biasing, common-mode, and differential-mode gain

### Lab 4: Two-Stage Op-Amp
Schematic, frequency response, phase margin

![Op-Amp Schematic](https://github.com/silicon-vlsi/SI-2025-AnalogIC/raw/main/images/opamp_s 5: Layout of Analog Cells

Matching techniques, parasitic extraction

![Analog Cell Layout](https://github.com/silicon-vlsi/SI-2025-AnalogIC/raw/main/images/analog 6: Comparator Design

Offset, speed analysis, transient simulation

### Lab 7: Automation Scripts
Python scripts for batch simulation and plotting

## ğŸ“ˆ Results & Analysis
|Metric	Target	|Pre-Layout	|Post-Layout|
|-----------------|-----------|-----------|
|DC Gain (dB)|	>60|	72|	68|
|UGB (MHz)	|>10	|15	|13.5|
|Phase Margin (Â°)|	>60|	75	|70|
|Power (ÂµW)|	<500|	420|	430|
Offset (mV)	|<5	|2.1	|2.5|

Sample simulation plot:

![Gain vs Frequency Plot](https://github.com/silicon-vlsi/SI-2025-AnalogIC/raw/main/images/gain_plot.png to Run

Clone this repository.

Open schematic/layout files in Cadence Virtuoso or LTspice.

Follow /docs/layout_instructions.md for DRC/LVS.

Run simulation scripts in the /scripts folder.

## ğŸ“š Resources
Textbooks:

T. C. Carusone, D. A. Johns, K. A. Martin, Analog Integrated Circuit Design

John P. Uyemura, CMOS Logic Circuit Design

R. Jacob Baker, CMOS: Circuit Design, Layout, and Simulation

Useful Docs:

Skywater PDK Manual

OPA344 Datasheet

Schematic/Layout Tutorials (Xschem, ngspice, Magic)

## ğŸ™ Acknowledgements
Special thanks to Dr. Saroj Rout, Prof. Prasant Swain, and Mrinal Das for their mentorship, and to the Advanced VLSI Lab team for a collaborative learning environment.

## ğŸ“„ License
MIT License

â€œAnalog design is where art meets engineering.â€ ğŸ¨âš™ï¸

Tips for further enhancement:

Add more images (schematics, layouts, simulation results) from your own work as you progress.

Use more emojis for section headers:

ğŸ“– for theory, ğŸ§ª for labs, ğŸ–¼ï¸ for images, ğŸ“Š for results, ğŸ§‘â€ğŸ’» for instructions, ğŸ“š for resources, ğŸ™ for acknowledgements.

Keep your README updated as you complete each lab.

This structure will make your GitHub page professional, visually appealing, and easy to navigate for peers and recruiters alike
