// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE55F23C6 Package FBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP4CE55F23C6,
// with speed grade 6, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "CPU")
  (DATE "04/01/2020 22:31:56")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2276:2276:2276) (2142:2142:2142))
        (IOPATH i o (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1932:1932:1932) (2072:2072:2072))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2011:2011:2011) (2078:2078:2078))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2106:2106:2106) (2214:2214:2214))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2300:2300:2300) (2343:2343:2343))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T5\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2573:2573:2573) (2594:2594:2594))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T6\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2418:2418:2418) (2535:2535:2535))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T7\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2391:2391:2391) (2535:2535:2535))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T8\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2232:2232:2232) (2370:2370:2370))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T9\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2381:2381:2381) (2464:2464:2464))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\read\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2384:2384:2384) (2388:2388:2388))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1511:1511:1511) (1535:1535:1535))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1143:1143:1143) (1205:1205:1205))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2090:2090:2090) (2225:2225:2225))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2667:2667:2667) (2801:2801:2801))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1867:1867:1867) (1948:1948:1948))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1884:1884:1884) (1985:1985:1985))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2444:2444:2444) (2337:2337:2337))
        (IOPATH i o (2561:2561:2561) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1661:1661:1661) (1736:1736:1736))
        (IOPATH i o (3869:3869:3869) (3920:3920:3920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1934:1934:1934) (2019:2019:2019))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1592:1592:1592) (1622:1622:1622))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1856:1856:1856) (1850:1850:1850))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2333:2333:2333) (2414:2414:2414))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2697:2697:2697) (2787:2787:2787))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1821:1821:1821) (1733:1733:1733))
        (IOPATH i o (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1999:1999:1999) (2102:2102:2102))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1945:1945:1945) (2127:2127:2127))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1519:1519:1519) (1531:1531:1531))
        (IOPATH i o (3849:3849:3849) (3900:3900:3900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2330:2330:2330) (2431:2431:2431))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2303:2303:2303) (2348:2348:2348))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1824:1824:1824) (1876:1876:1876))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1872:1872:1872) (1795:1795:1795))
        (IOPATH i o (3837:3837:3837) (3769:3769:3769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1547:1547:1547) (1588:1588:1588))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2470:2470:2470) (2456:2456:2456))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1603:1603:1603) (1675:1675:1675))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2344:2344:2344) (2349:2349:2349))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1481:1481:1481) (1619:1619:1619))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1711:1711:1711) (1791:1791:1791))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1854:1854:1854) (1858:1858:1858))
        (IOPATH i o (2571:2571:2571) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (580:580:580) (577:577:577))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (552:552:552) (548:548:548))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (616:616:616) (645:645:645))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1001:1001:1001) (991:991:991))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (594:594:594) (592:592:592))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (579:579:579) (587:587:587))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (979:979:979) (986:986:986))
        (IOPATH i o (2573:2573:2573) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g5\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3725:3725:3725) (3409:3409:3409))
        (IOPATH i o (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (616:616:616) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clk\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (151:151:151) (136:136:136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[55\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (239:239:239) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[55\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[56\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (343:343:343))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[33\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (310:310:310))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1761:1761:1761))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[63\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (327:327:327))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[63\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[64\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1526:1526:1526))
        (PORT datab (947:947:947) (1013:1013:1013))
        (PORT datac (655:655:655) (693:693:693))
        (PORT datad (377:377:377) (432:432:432))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[51\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (309:309:309))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1757:1757:1757))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (784:784:784))
        (PORT datab (243:243:243) (326:326:326))
        (PORT datac (1204:1204:1204) (1272:1272:1272))
        (PORT datad (1202:1202:1202) (1261:1261:1261))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[59\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (309:309:309))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (788:788:788))
        (PORT datab (245:245:245) (328:328:328))
        (PORT datac (1209:1209:1209) (1276:1276:1276))
        (PORT datad (1201:1201:1201) (1255:1255:1255))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (353:353:353))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (787:787:787))
        (PORT datab (243:243:243) (326:326:326))
        (PORT datac (1206:1206:1206) (1275:1275:1275))
        (PORT datad (1203:1203:1203) (1259:1259:1259))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[43\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (238:238:238) (314:314:314))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1757:1757:1757))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (817:817:817) (832:832:832))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2103:2103:2103))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1827:1827:1827) (1847:1847:1847))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (837:837:837) (836:836:836))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2103:2103:2103))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1827:1827:1827) (1847:1847:1847))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode900w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (510:510:510))
        (PORT datab (445:445:445) (503:503:503))
        (PORT datac (1376:1376:1376) (1476:1476:1476))
        (PORT datad (202:202:202) (231:231:231))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2102:2102:2102))
        (PORT asdata (926:926:926) (937:937:937))
        (PORT ena (1239:1239:1239) (1237:1237:1237))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (261:261:261))
        (PORT datad (395:395:395) (429:429:429))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2102:2102:2102))
        (PORT asdata (1605:1605:1605) (1614:1614:1614))
        (PORT ena (1239:1239:1239) (1237:1237:1237))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (260:260:260))
        (PORT datad (398:398:398) (428:428:428))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2102:2102:2102))
        (PORT asdata (1241:1241:1241) (1255:1255:1255))
        (PORT ena (1239:1239:1239) (1237:1237:1237))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (260:260:260))
        (PORT datad (395:395:395) (426:426:426))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode995w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (323:323:323))
        (PORT datac (225:225:225) (276:276:276))
        (PORT datad (224:224:224) (269:269:269))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (749:749:749) (819:819:819))
        (PORT datac (620:620:620) (673:673:673))
        (PORT datad (727:727:727) (781:781:781))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (230:230:230))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[35\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (593:593:593) (658:658:658))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1763:1763:1763))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (786:786:786))
        (PORT datab (245:245:245) (328:328:328))
        (PORT datac (1203:1203:1203) (1271:1271:1271))
        (PORT datad (1202:1202:1202) (1262:1262:1262))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode870w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (514:514:514))
        (PORT datab (440:440:440) (500:500:500))
        (PORT datac (1377:1377:1377) (1478:1478:1478))
        (PORT datad (202:202:202) (229:229:229))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode962w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (323:323:323))
        (PORT datac (225:225:225) (275:275:275))
        (PORT datad (224:224:224) (264:264:264))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1527:1527:1527))
        (PORT datab (947:947:947) (1015:1015:1015))
        (PORT datac (655:655:655) (695:695:695))
        (PORT datad (219:219:219) (288:288:288))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[37\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (328:328:328))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode890w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (419:419:419))
        (PORT datab (471:471:471) (546:546:546))
        (PORT datac (273:273:273) (364:364:364))
        (PORT datad (397:397:397) (425:425:425))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode984w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (329:329:329))
        (PORT datac (225:225:225) (279:279:279))
        (PORT datad (220:220:220) (262:262:262))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (334:334:334))
        (PORT datab (1465:1465:1465) (1542:1542:1542))
        (PORT datac (631:631:631) (682:682:682))
        (PORT datad (914:914:914) (979:979:979))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[39\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (327:327:327))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (953:953:953) (1048:1048:1048))
        (PORT datac (379:379:379) (445:445:445))
        (PORT datad (723:723:723) (771:771:771))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1754:1754:1754))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (960:960:960))
        (PORT datab (243:243:243) (325:325:325))
        (PORT datac (1415:1415:1415) (1471:1471:1471))
        (PORT datad (888:888:888) (951:951:951))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[45\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (329:329:329))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1754:1754:1754))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode880w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (423:423:423))
        (PORT datab (463:463:463) (545:545:545))
        (PORT datac (276:276:276) (365:365:365))
        (PORT datad (391:391:391) (424:424:424))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode973w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (322:322:322))
        (PORT datac (224:224:224) (274:274:274))
        (PORT datad (223:223:223) (264:264:264))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (334:334:334))
        (PORT datab (1465:1465:1465) (1543:1543:1543))
        (PORT datac (632:632:632) (683:683:683))
        (PORT datad (913:913:913) (978:978:978))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[47\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (238:238:238) (315:315:315))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1753:1753:1753))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1523:1523:1523))
        (PORT datab (687:687:687) (723:723:723))
        (PORT datac (216:216:216) (292:292:292))
        (PORT datad (923:923:923) (979:979:979))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[49\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (315:315:315))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (1028:1028:1028))
        (PORT datab (439:439:439) (506:506:506))
        (PORT datad (726:726:726) (779:779:779))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[54\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (780:780:780))
        (PORT datab (243:243:243) (325:325:325))
        (PORT datac (1206:1206:1206) (1276:1276:1276))
        (PORT datad (1199:1199:1199) (1257:1257:1257))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[53\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (329:329:329))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[11\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (508:508:508))
        (PORT datac (1398:1398:1398) (1478:1478:1478))
        (PORT datad (721:721:721) (776:776:776))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[57\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (310:310:310))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[57\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1753:1753:1753))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (780:780:780))
        (PORT datab (242:242:242) (324:324:324))
        (PORT datac (1201:1201:1201) (1267:1267:1267))
        (PORT datad (1207:1207:1207) (1259:1259:1259))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3068:3068:3068))
        (PORT clk (2041:2041:2041) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4045:4045:4045) (4433:4433:4433))
        (PORT d[1] (2871:2871:2871) (3012:3012:3012))
        (PORT d[2] (3365:3365:3365) (3638:3638:3638))
        (PORT d[3] (3065:3065:3065) (3242:3242:3242))
        (PORT d[4] (2379:2379:2379) (2599:2599:2599))
        (PORT d[5] (3268:3268:3268) (3598:3598:3598))
        (PORT d[6] (2463:2463:2463) (2659:2659:2659))
        (PORT d[7] (2352:2352:2352) (2543:2543:2543))
        (PORT d[8] (3328:3328:3328) (3553:3553:3553))
        (PORT d[9] (2632:2632:2632) (2925:2925:2925))
        (PORT d[10] (2240:2240:2240) (2434:2434:2434))
        (PORT d[11] (4631:4631:4631) (4923:4923:4923))
        (PORT d[12] (3049:3049:3049) (3297:3297:3297))
        (PORT clk (2038:2038:2038) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2139:2139:2139))
        (PORT clk (2038:2038:2038) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
        (PORT d[0] (2645:2645:2645) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2142:2142:2142))
        (PORT d[1] (1704:1704:1704) (1799:1799:1799))
        (PORT d[2] (2024:2024:2024) (2150:2150:2150))
        (PORT d[3] (2214:2214:2214) (2357:2357:2357))
        (PORT d[4] (1782:1782:1782) (1926:1926:1926))
        (PORT d[5] (2005:2005:2005) (2122:2122:2122))
        (PORT d[6] (2151:2151:2151) (2298:2298:2298))
        (PORT d[7] (1913:1913:1913) (2013:2013:2013))
        (PORT d[8] (2119:2119:2119) (2250:2250:2250))
        (PORT d[9] (1708:1708:1708) (1855:1855:1855))
        (PORT d[10] (2069:2069:2069) (2156:2156:2156))
        (PORT d[11] (1970:1970:1970) (2108:2108:2108))
        (PORT d[12] (2104:2104:2104) (2216:2216:2216))
        (PORT clk (2002:2002:2002) (1994:1994:1994))
        (PORT stall (2545:2545:2545) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1994:1994:1994))
        (PORT d[0] (1565:1565:1565) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1399:1399:1399))
        (PORT clk (2059:2059:2059) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1841:1841:1841))
        (PORT d[1] (2682:2682:2682) (2879:2879:2879))
        (PORT d[2] (1852:1852:1852) (1961:1961:1961))
        (PORT d[3] (1725:1725:1725) (1857:1857:1857))
        (PORT d[4] (1951:1951:1951) (2089:2089:2089))
        (PORT d[5] (1409:1409:1409) (1530:1530:1530))
        (PORT d[6] (1765:1765:1765) (1896:1896:1896))
        (PORT d[7] (2150:2150:2150) (2254:2254:2254))
        (PORT d[8] (1393:1393:1393) (1525:1525:1525))
        (PORT d[9] (1909:1909:1909) (2041:2041:2041))
        (PORT d[10] (2845:2845:2845) (2954:2954:2954))
        (PORT d[11] (1611:1611:1611) (1726:1726:1726))
        (PORT d[12] (2359:2359:2359) (2540:2540:2540))
        (PORT clk (2056:2056:2056) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1479:1479:1479))
        (PORT clk (2056:2056:2056) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2086:2086:2086))
        (PORT d[0] (2016:2016:2016) (2016:2016:2016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1692:1692:1692))
        (PORT d[1] (1583:1583:1583) (1687:1687:1687))
        (PORT d[2] (1653:1653:1653) (1735:1735:1735))
        (PORT d[3] (1595:1595:1595) (1684:1684:1684))
        (PORT d[4] (1673:1673:1673) (1713:1713:1713))
        (PORT d[5] (1590:1590:1590) (1690:1690:1690))
        (PORT d[6] (1362:1362:1362) (1448:1448:1448))
        (PORT d[7] (1625:1625:1625) (1724:1724:1724))
        (PORT d[8] (1575:1575:1575) (1662:1662:1662))
        (PORT d[9] (1385:1385:1385) (1492:1492:1492))
        (PORT d[10] (1387:1387:1387) (1474:1474:1474))
        (PORT d[11] (1913:1913:1913) (2049:2049:2049))
        (PORT d[12] (2114:2114:2114) (2224:2224:2224))
        (PORT clk (2020:2020:2020) (2013:2013:2013))
        (PORT stall (2029:2029:2029) (2001:2001:2001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2013:2013:2013))
        (PORT d[0] (1388:1388:1388) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1156:1156:1156))
        (PORT datab (1040:1040:1040) (1160:1160:1160))
        (PORT datac (1612:1612:1612) (1648:1648:1648))
        (PORT datad (1159:1159:1159) (1172:1172:1172))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (3112:3112:3112))
        (PORT clk (2035:2035:2035) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3714:3714:3714) (4111:4111:4111))
        (PORT d[1] (2511:2511:2511) (2655:2655:2655))
        (PORT d[2] (3398:3398:3398) (3689:3689:3689))
        (PORT d[3] (2764:2764:2764) (2959:2959:2959))
        (PORT d[4] (2058:2058:2058) (2258:2258:2258))
        (PORT d[5] (3058:3058:3058) (3353:3353:3353))
        (PORT d[6] (2220:2220:2220) (2389:2389:2389))
        (PORT d[7] (2691:2691:2691) (2904:2904:2904))
        (PORT d[8] (3430:3430:3430) (3613:3613:3613))
        (PORT d[9] (2322:2322:2322) (2581:2581:2581))
        (PORT d[10] (2280:2280:2280) (2500:2500:2500))
        (PORT d[11] (4349:4349:4349) (4620:4620:4620))
        (PORT d[12] (2899:2899:2899) (3132:3132:3132))
        (PORT clk (2032:2032:2032) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2226:2226:2226))
        (PORT clk (2032:2032:2032) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2061:2061:2061))
        (PORT d[0] (2728:2728:2728) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2168:2168:2168))
        (PORT d[1] (2017:2017:2017) (2111:2111:2111))
        (PORT d[2] (2060:2060:2060) (2207:2207:2207))
        (PORT d[3] (2224:2224:2224) (2370:2370:2370))
        (PORT d[4] (1800:1800:1800) (1964:1964:1964))
        (PORT d[5] (1939:1939:1939) (2076:2076:2076))
        (PORT d[6] (2123:2123:2123) (2255:2255:2255))
        (PORT d[7] (2183:2183:2183) (2282:2282:2282))
        (PORT d[8] (2178:2178:2178) (2319:2319:2319))
        (PORT d[9] (2077:2077:2077) (2219:2219:2219))
        (PORT d[10] (2203:2203:2203) (2358:2358:2358))
        (PORT d[11] (2162:2162:2162) (2275:2275:2275))
        (PORT d[12] (2211:2211:2211) (2371:2371:2371))
        (PORT clk (1996:1996:1996) (1988:1988:1988))
        (PORT stall (2359:2359:2359) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1988:1988:1988))
        (PORT d[0] (1487:1487:1487) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1726:1726:1726))
        (PORT clk (2043:2043:2043) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2588:2588:2588))
        (PORT d[1] (3497:3497:3497) (3797:3797:3797))
        (PORT d[2] (2669:2669:2669) (2898:2898:2898))
        (PORT d[3] (2132:2132:2132) (2243:2243:2243))
        (PORT d[4] (2072:2072:2072) (2288:2288:2288))
        (PORT d[5] (2373:2373:2373) (2652:2652:2652))
        (PORT d[6] (2222:2222:2222) (2400:2400:2400))
        (PORT d[7] (2321:2321:2321) (2406:2406:2406))
        (PORT d[8] (2519:2519:2519) (2707:2707:2707))
        (PORT d[9] (2377:2377:2377) (2618:2618:2618))
        (PORT d[10] (2506:2506:2506) (2632:2632:2632))
        (PORT d[11] (2476:2476:2476) (2565:2565:2565))
        (PORT d[12] (2225:2225:2225) (2300:2300:2300))
        (PORT clk (2040:2040:2040) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2211:2211:2211))
        (PORT clk (2040:2040:2040) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2071:2071:2071))
        (PORT d[0] (2650:2650:2650) (2748:2748:2748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2180:2180:2180))
        (PORT d[1] (2175:2175:2175) (2359:2359:2359))
        (PORT d[2] (1970:1970:1970) (2023:2023:2023))
        (PORT d[3] (2084:2084:2084) (2261:2261:2261))
        (PORT d[4] (1971:1971:1971) (2132:2132:2132))
        (PORT d[5] (1922:1922:1922) (2076:2076:2076))
        (PORT d[6] (2161:2161:2161) (2226:2226:2226))
        (PORT d[7] (1942:1942:1942) (2089:2089:2089))
        (PORT d[8] (2131:2131:2131) (2260:2260:2260))
        (PORT d[9] (2097:2097:2097) (2164:2164:2164))
        (PORT d[10] (2237:2237:2237) (2395:2395:2395))
        (PORT d[11] (2077:2077:2077) (2142:2142:2142))
        (PORT d[12] (2049:2049:2049) (2244:2244:2244))
        (PORT clk (2004:2004:2004) (1998:1998:1998))
        (PORT stall (2502:2502:2502) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1998:1998:1998))
        (PORT d[0] (1640:1640:1640) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1156:1156:1156))
        (PORT datab (1035:1035:1035) (1155:1155:1155))
        (PORT datac (1539:1539:1539) (1635:1635:1635))
        (PORT datad (1597:1597:1597) (1723:1723:1723))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode860w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (418:418:418))
        (PORT datab (471:471:471) (546:546:546))
        (PORT datac (272:272:272) (364:364:364))
        (PORT datad (397:397:397) (425:425:425))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode951w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (251:251:251) (310:310:310))
        (PORT datac (225:225:225) (278:278:278))
        (PORT datad (225:225:225) (280:280:280))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (1146:1146:1146))
        (PORT clk (2066:2066:2066) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1499:1499:1499))
        (PORT d[1] (1333:1333:1333) (1442:1442:1442))
        (PORT d[2] (1861:1861:1861) (1956:1956:1956))
        (PORT d[3] (1377:1377:1377) (1500:1500:1500))
        (PORT d[4] (2259:2259:2259) (2397:2397:2397))
        (PORT d[5] (1255:1255:1255) (1354:1354:1354))
        (PORT d[6] (2078:2078:2078) (2234:2234:2234))
        (PORT d[7] (2209:2209:2209) (2316:2316:2316))
        (PORT d[8] (1094:1094:1094) (1220:1220:1220))
        (PORT d[9] (1650:1650:1650) (1762:1762:1762))
        (PORT d[10] (3435:3435:3435) (3567:3567:3567))
        (PORT d[11] (1893:1893:1893) (2016:2016:2016))
        (PORT d[12] (2056:2056:2056) (2214:2214:2214))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1447:1447:1447))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (PORT d[0] (1967:1967:1967) (1981:1981:1981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1475:1475:1475))
        (PORT d[1] (1285:1285:1285) (1365:1365:1365))
        (PORT d[2] (1342:1342:1342) (1429:1429:1429))
        (PORT d[3] (1310:1310:1310) (1383:1383:1383))
        (PORT d[4] (1320:1320:1320) (1368:1368:1368))
        (PORT d[5] (1389:1389:1389) (1429:1429:1429))
        (PORT d[6] (1087:1087:1087) (1175:1175:1175))
        (PORT d[7] (1312:1312:1312) (1370:1370:1370))
        (PORT d[8] (1277:1277:1277) (1342:1342:1342))
        (PORT d[9] (1073:1073:1073) (1156:1156:1156))
        (PORT d[10] (1038:1038:1038) (1120:1120:1120))
        (PORT d[11] (1597:1597:1597) (1650:1650:1650))
        (PORT d[12] (1878:1878:1878) (1942:1942:1942))
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT stall (1647:1647:1647) (1634:1634:1634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT d[0] (1072:1072:1072) (1064:1064:1064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode850w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (425:425:425))
        (PORT datab (467:467:467) (547:547:547))
        (PORT datac (275:275:275) (368:368:368))
        (PORT datad (395:395:395) (426:426:426))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode940w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (329:329:329))
        (PORT datac (226:226:226) (280:280:280))
        (PORT datad (221:221:221) (263:263:263))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (771:771:771) (841:841:841))
        (PORT clk (2067:2067:2067) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1048:1048:1048) (1153:1153:1153))
        (PORT d[1] (1345:1345:1345) (1452:1452:1452))
        (PORT d[2] (1850:1850:1850) (1946:1946:1946))
        (PORT d[3] (1061:1061:1061) (1163:1163:1163))
        (PORT d[4] (1079:1079:1079) (1176:1176:1176))
        (PORT d[5] (1254:1254:1254) (1352:1352:1352))
        (PORT d[6] (2369:2369:2369) (2544:2544:2544))
        (PORT d[7] (1116:1116:1116) (1221:1221:1221))
        (PORT d[8] (782:782:782) (886:886:886))
        (PORT d[9] (1327:1327:1327) (1440:1440:1440))
        (PORT d[10] (1777:1777:1777) (1870:1870:1870))
        (PORT d[11] (1893:1893:1893) (2019:2019:2019))
        (PORT d[12] (1011:1011:1011) (1106:1106:1106))
        (PORT clk (2064:2064:2064) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1173:1173:1173))
        (PORT clk (2064:2064:2064) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2099:2099:2099))
        (PORT d[0] (1716:1716:1716) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1126:1126:1126))
        (PORT d[1] (990:990:990) (1050:1050:1050))
        (PORT d[2] (1022:1022:1022) (1097:1097:1097))
        (PORT d[3] (1289:1289:1289) (1350:1350:1350))
        (PORT d[4] (1068:1068:1068) (1104:1104:1104))
        (PORT d[5] (1245:1245:1245) (1302:1302:1302))
        (PORT d[6] (760:760:760) (826:826:826))
        (PORT d[7] (1300:1300:1300) (1345:1345:1345))
        (PORT d[8] (973:973:973) (1016:1016:1016))
        (PORT d[9] (773:773:773) (839:839:839))
        (PORT d[10] (757:757:757) (822:822:822))
        (PORT d[11] (1209:1209:1209) (1276:1276:1276))
        (PORT d[12] (1571:1571:1571) (1628:1628:1628))
        (PORT clk (2028:2028:2028) (2026:2026:2026))
        (PORT stall (1555:1555:1555) (1598:1598:1598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2026:2026:2026))
        (PORT d[0] (884:884:884) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1622:1622:1622))
        (PORT datab (1285:1285:1285) (1372:1372:1372))
        (PORT datac (851:851:851) (864:864:864))
        (PORT datad (340:340:340) (353:353:353))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode840w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (423:423:423))
        (PORT datab (466:466:466) (548:548:548))
        (PORT datac (275:275:275) (367:367:367))
        (PORT datad (396:396:396) (428:428:428))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode929w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (326:326:326))
        (PORT datac (226:226:226) (277:277:277))
        (PORT datad (222:222:222) (264:264:264))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (3091:3091:3091))
        (PORT clk (2039:2039:2039) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (4134:4134:4134))
        (PORT d[1] (2858:2858:2858) (3017:3017:3017))
        (PORT d[2] (3389:3389:3389) (3688:3688:3688))
        (PORT d[3] (2510:2510:2510) (2703:2703:2703))
        (PORT d[4] (2347:2347:2347) (2546:2546:2546))
        (PORT d[5] (3308:3308:3308) (3642:3642:3642))
        (PORT d[6] (2485:2485:2485) (2681:2681:2681))
        (PORT d[7] (2353:2353:2353) (2544:2544:2544))
        (PORT d[8] (3323:3323:3323) (3545:3545:3545))
        (PORT d[9] (2593:2593:2593) (2862:2862:2862))
        (PORT d[10] (2183:2183:2183) (2391:2391:2391))
        (PORT d[11] (4447:4447:4447) (4764:4764:4764))
        (PORT d[12] (2712:2712:2712) (2950:2950:2950))
        (PORT clk (2036:2036:2036) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1945:1945:1945))
        (PORT clk (2036:2036:2036) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2065:2065:2065))
        (PORT d[0] (2422:2422:2422) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2175:2175:2175))
        (PORT d[1] (1689:1689:1689) (1797:1797:1797))
        (PORT d[2] (2011:2011:2011) (2148:2148:2148))
        (PORT d[3] (2244:2244:2244) (2392:2392:2392))
        (PORT d[4] (2035:2035:2035) (2208:2208:2208))
        (PORT d[5] (1967:1967:1967) (2109:2109:2109))
        (PORT d[6] (2170:2170:2170) (2308:2308:2308))
        (PORT d[7] (1887:1887:1887) (2004:2004:2004))
        (PORT d[8] (2123:2123:2123) (2258:2258:2258))
        (PORT d[9] (2044:2044:2044) (2214:2214:2214))
        (PORT d[10] (2026:2026:2026) (2104:2104:2104))
        (PORT d[11] (1971:1971:1971) (2109:2109:2109))
        (PORT d[12] (2243:2243:2243) (2412:2412:2412))
        (PORT clk (2000:2000:2000) (1992:1992:1992))
        (PORT stall (2621:2621:2621) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (1992:1992:1992))
        (PORT d[0] (1510:1510:1510) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode823w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (425:425:425))
        (PORT datab (467:467:467) (546:546:546))
        (PORT datac (277:277:277) (370:370:370))
        (PORT datad (394:394:394) (427:427:427))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode911w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (326:326:326))
        (PORT datac (226:226:226) (277:277:277))
        (PORT datad (223:223:223) (265:265:265))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2796:2796:2796))
        (PORT clk (2037:2037:2037) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (4133:4133:4133))
        (PORT d[1] (2848:2848:2848) (2990:2990:2990))
        (PORT d[2] (3393:3393:3393) (3682:3682:3682))
        (PORT d[3] (2779:2779:2779) (2961:2961:2961))
        (PORT d[4] (2070:2070:2070) (2273:2273:2273))
        (PORT d[5] (3028:3028:3028) (3355:3355:3355))
        (PORT d[6] (2449:2449:2449) (2627:2627:2627))
        (PORT d[7] (2662:2662:2662) (2871:2871:2871))
        (PORT d[8] (3084:3084:3084) (3318:3318:3318))
        (PORT d[9] (2073:2073:2073) (2312:2312:2312))
        (PORT d[10] (2469:2469:2469) (2673:2673:2673))
        (PORT d[11] (4350:4350:4350) (4621:4621:4621))
        (PORT d[12] (2932:2932:2932) (3147:3147:3147))
        (PORT clk (2034:2034:2034) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (1999:1999:1999))
        (PORT clk (2034:2034:2034) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2063:2063:2063))
        (PORT d[0] (2438:2438:2438) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2473:2473:2473))
        (PORT d[1] (2038:2038:2038) (2128:2128:2128))
        (PORT d[2] (2037:2037:2037) (2183:2183:2183))
        (PORT d[3] (2202:2202:2202) (2359:2359:2359))
        (PORT d[4] (1769:1769:1769) (1930:1930:1930))
        (PORT d[5] (1959:1959:1959) (2083:2083:2083))
        (PORT d[6] (2145:2145:2145) (2283:2283:2283))
        (PORT d[7] (2003:2003:2003) (2151:2151:2151))
        (PORT d[8] (2183:2183:2183) (2327:2327:2327))
        (PORT d[9] (1963:1963:1963) (2089:2089:2089))
        (PORT d[10] (2180:2180:2180) (2331:2331:2331))
        (PORT d[11] (2155:2155:2155) (2256:2256:2256))
        (PORT d[12] (2242:2242:2242) (2411:2411:2411))
        (PORT clk (1998:1998:1998) (1990:1990:1990))
        (PORT stall (2629:2629:2629) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1990:1990:1990))
        (PORT d[0] (1571:1571:1571) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1156:1156:1156))
        (PORT datab (1039:1039:1039) (1161:1161:1161))
        (PORT datac (1514:1514:1514) (1585:1585:1585))
        (PORT datad (1668:1668:1668) (1754:1754:1754))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1552:1552:1552))
        (PORT datac (337:337:337) (357:357:357))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (247:247:247))
        (PORT datab (979:979:979) (1081:1081:1081))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[12\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (336:336:336))
        (PORT datab (656:656:656) (677:677:677))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (381:381:381))
        (PORT datab (311:311:311) (404:404:404))
        (PORT datad (195:195:195) (229:229:229))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (378:378:378))
        (PORT datab (309:309:309) (401:401:401))
        (PORT datac (263:263:263) (343:343:343))
        (PORT datad (194:194:194) (228:228:228))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (399:399:399))
        (PORT datac (281:281:281) (367:367:367))
        (PORT datad (195:195:195) (229:229:229))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1767:1767:1767))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (400:400:400))
        (PORT datab (461:461:461) (547:547:547))
        (PORT datac (281:281:281) (369:369:369))
        (PORT datad (195:195:195) (230:230:230))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (692:692:692))
        (PORT datad (575:575:575) (582:582:582))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1764:1764:1764))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (524:524:524))
        (PORT datab (881:881:881) (953:953:953))
        (PORT datad (210:210:210) (241:241:241))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t8\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1767:1767:1767))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (518:518:518))
        (PORT datab (882:882:882) (951:951:951))
        (PORT datac (384:384:384) (461:461:461))
        (PORT datad (211:211:211) (243:243:243))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1767:1767:1767))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (820:820:820) (825:825:825))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1765:1765:1765))
        (PORT asdata (1825:1825:1825) (1902:1902:1902))
        (PORT ena (1323:1323:1323) (1370:1370:1370))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1765:1765:1765))
        (PORT asdata (1753:1753:1753) (1841:1841:1841))
        (PORT ena (1323:1323:1323) (1370:1370:1370))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1765:1765:1765))
        (PORT asdata (1541:1541:1541) (1622:1622:1622))
        (PORT ena (1323:1323:1323) (1370:1370:1370))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (376:376:376))
        (PORT datac (251:251:251) (336:336:336))
        (PORT datad (268:268:268) (349:349:349))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (415:415:415))
        (PORT datac (298:298:298) (407:407:407))
        (PORT datad (201:201:201) (230:230:230))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1766:1766:1766))
        (PORT asdata (1847:1847:1847) (1991:1991:1991))
        (PORT ena (1014:1014:1014) (1040:1040:1040))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (784:784:784))
        (PORT datab (663:663:663) (723:723:723))
        (PORT datac (1087:1087:1087) (1140:1140:1140))
        (PORT datad (1073:1073:1073) (1109:1109:1109))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|read\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1166:1166:1166) (1170:1170:1170))
        (PORT datac (1035:1035:1035) (1029:1029:1029))
        (PORT datad (525:525:525) (533:533:533))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (382:382:382))
        (PORT datab (295:295:295) (388:388:388))
        (PORT datad (380:380:380) (435:435:435))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (516:516:516))
        (PORT datab (883:883:883) (952:952:952))
        (PORT datac (385:385:385) (462:462:462))
        (PORT datad (211:211:211) (243:243:243))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1767:1767:1767))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (386:386:386))
        (PORT datac (410:410:410) (474:474:474))
        (PORT datad (262:262:262) (345:345:345))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (387:387:387))
        (PORT datab (298:298:298) (393:393:393))
        (PORT datad (567:567:567) (615:615:615))
        (IOPATH dataa combout (301:301:301) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (426:426:426))
        (PORT datab (468:468:468) (546:546:546))
        (PORT datac (201:201:201) (239:239:239))
        (PORT datad (232:232:232) (266:266:266))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (541:541:541))
        (PORT datab (687:687:687) (745:745:745))
        (PORT datac (641:641:641) (707:707:707))
        (PORT datad (869:869:869) (907:907:907))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (450:450:450))
        (PORT datab (297:297:297) (391:391:391))
        (PORT datad (623:623:623) (683:683:683))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (431:431:431))
        (PORT datab (324:324:324) (428:428:428))
        (PORT datad (618:618:618) (679:679:679))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (518:518:518))
        (PORT datab (295:295:295) (388:388:388))
        (PORT datad (556:556:556) (565:565:565))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1309:1309:1309))
        (PORT datab (555:555:555) (574:574:574))
        (PORT datac (322:322:322) (344:344:344))
        (PORT datad (212:212:212) (244:244:244))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (377:377:377))
        (PORT datac (252:252:252) (336:336:336))
        (PORT datad (270:270:270) (351:351:351))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (500:500:500))
        (PORT datac (429:429:429) (502:502:502))
        (PORT datad (604:604:604) (649:649:649))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (440:440:440))
        (PORT datab (323:323:323) (426:426:426))
        (PORT datac (359:359:359) (378:378:378))
        (PORT datad (202:202:202) (229:229:229))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (898:898:898))
        (PORT datab (1178:1178:1178) (1179:1179:1179))
        (PORT datac (518:518:518) (532:532:532))
        (PORT datad (634:634:634) (650:650:650))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (297:297:297))
        (PORT datab (319:319:319) (421:421:421))
        (PORT datac (296:296:296) (400:400:400))
        (PORT datad (203:203:203) (232:232:232))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (441:441:441))
        (PORT datab (292:292:292) (385:385:385))
        (PORT datad (295:295:295) (385:385:385))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (756:756:756))
        (PORT datab (718:718:718) (754:754:754))
        (PORT datac (671:671:671) (722:722:722))
        (PORT datad (1420:1420:1420) (1490:1490:1490))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (758:758:758))
        (PORT datab (715:715:715) (759:759:759))
        (PORT datac (670:670:670) (719:719:719))
        (PORT datad (1608:1608:1608) (1752:1752:1752))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (386:386:386) (419:419:419))
        (PORT datac (372:372:372) (402:402:402))
        (PORT datad (211:211:211) (241:241:241))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (381:381:381))
        (PORT datab (235:235:235) (280:280:280))
        (PORT datad (344:344:344) (368:368:368))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (690:690:690))
        (PORT datac (516:516:516) (531:531:531))
        (PORT datad (846:846:846) (861:861:861))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (377:377:377))
        (PORT datab (1889:1889:1889) (2002:2002:2002))
        (PORT datac (365:365:365) (388:388:388))
        (PORT datad (380:380:380) (419:419:419))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (758:758:758))
        (PORT datab (716:716:716) (758:758:758))
        (PORT datac (670:670:670) (720:720:720))
        (PORT datad (1754:1754:1754) (1885:1885:1885))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (755:755:755))
        (PORT datab (717:717:717) (753:753:753))
        (PORT datac (671:671:671) (722:722:722))
        (PORT datad (1415:1415:1415) (1487:1487:1487))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (505:505:505))
        (PORT datab (666:666:666) (731:731:731))
        (PORT datac (859:859:859) (874:874:874))
        (PORT datad (862:862:862) (878:878:878))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1524:1524:1524))
        (PORT datab (245:245:245) (328:328:328))
        (PORT datac (656:656:656) (691:691:691))
        (PORT datad (916:916:916) (973:973:973))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[41\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1761:1761:1761))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2453:2453:2453))
        (PORT clk (2052:2052:2052) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3849:3849:3849))
        (PORT d[1] (3066:3066:3066) (3295:3295:3295))
        (PORT d[2] (3308:3308:3308) (3586:3586:3586))
        (PORT d[3] (3010:3010:3010) (3171:3171:3171))
        (PORT d[4] (2518:2518:2518) (2824:2824:2824))
        (PORT d[5] (3293:3293:3293) (3645:3645:3645))
        (PORT d[6] (4287:4287:4287) (4644:4644:4644))
        (PORT d[7] (1847:1847:1847) (1991:1991:1991))
        (PORT d[8] (2446:2446:2446) (2548:2548:2548))
        (PORT d[9] (2385:2385:2385) (2670:2670:2670))
        (PORT d[10] (3090:3090:3090) (3338:3338:3338))
        (PORT d[11] (4487:4487:4487) (4769:4769:4769))
        (PORT d[12] (2739:2739:2739) (2982:2982:2982))
        (PORT clk (2049:2049:2049) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1884:1884:1884))
        (PORT clk (2049:2049:2049) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2081:2081:2081))
        (PORT d[0] (2358:2358:2358) (2398:2398:2398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1821:1821:1821))
        (PORT d[1] (1608:1608:1608) (1721:1721:1721))
        (PORT d[2] (1768:1768:1768) (1854:1854:1854))
        (PORT d[3] (1873:1873:1873) (1992:1992:1992))
        (PORT d[4] (1723:1723:1723) (1871:1871:1871))
        (PORT d[5] (1787:1787:1787) (1894:1894:1894))
        (PORT d[6] (1668:1668:1668) (1791:1791:1791))
        (PORT d[7] (2094:2094:2094) (2191:2191:2191))
        (PORT d[8] (1869:1869:1869) (1998:1998:1998))
        (PORT d[9] (1660:1660:1660) (1767:1767:1767))
        (PORT d[10] (1645:1645:1645) (1778:1778:1778))
        (PORT d[11] (1802:1802:1802) (1854:1854:1854))
        (PORT d[12] (1824:1824:1824) (1925:1925:1925))
        (PORT clk (2013:2013:2013) (2008:2008:2008))
        (PORT stall (2242:2242:2242) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2008:2008:2008))
        (PORT d[0] (1409:1409:1409) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2442:2442:2442))
        (PORT clk (2043:2043:2043) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3721:3721:3721) (4103:4103:4103))
        (PORT d[1] (2742:2742:2742) (2962:2962:2962))
        (PORT d[2] (3009:3009:3009) (3248:3248:3248))
        (PORT d[3] (2893:2893:2893) (3008:3008:3008))
        (PORT d[4] (2436:2436:2436) (2697:2697:2697))
        (PORT d[5] (3015:3015:3015) (3345:3345:3345))
        (PORT d[6] (3650:3650:3650) (4021:4021:4021))
        (PORT d[7] (2153:2153:2153) (2319:2319:2319))
        (PORT d[8] (2428:2428:2428) (2560:2560:2560))
        (PORT d[9] (2620:2620:2620) (2896:2896:2896))
        (PORT d[10] (3008:3008:3008) (3314:3314:3314))
        (PORT d[11] (5147:5147:5147) (5560:5560:5560))
        (PORT d[12] (2742:2742:2742) (2965:2965:2965))
        (PORT clk (2040:2040:2040) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1925:1925:1925))
        (PORT clk (2040:2040:2040) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2069:2069:2069))
        (PORT d[0] (2422:2422:2422) (2462:2462:2462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1856:1856:1856))
        (PORT d[1] (1926:1926:1926) (2042:2042:2042))
        (PORT d[2] (2047:2047:2047) (2142:2142:2142))
        (PORT d[3] (1890:1890:1890) (1996:1996:1996))
        (PORT d[4] (1434:1434:1434) (1559:1559:1559))
        (PORT d[5] (2105:2105:2105) (2232:2232:2232))
        (PORT d[6] (1984:1984:1984) (2141:2141:2141))
        (PORT d[7] (2193:2193:2193) (2316:2316:2316))
        (PORT d[8] (1917:1917:1917) (2034:2034:2034))
        (PORT d[9] (1728:1728:1728) (1836:1836:1836))
        (PORT d[10] (1835:1835:1835) (1913:1913:1913))
        (PORT d[11] (1978:1978:1978) (2125:2125:2125))
        (PORT d[12] (1878:1878:1878) (1962:1962:1962))
        (PORT clk (2004:2004:2004) (1996:1996:1996))
        (PORT stall (2531:2531:2531) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1996:1996:1996))
        (PORT d[0] (1400:1400:1400) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1462:1462:1462))
        (PORT datab (1614:1614:1614) (1728:1728:1728))
        (PORT datac (1317:1317:1317) (1392:1392:1392))
        (PORT datad (1835:1835:1835) (1884:1884:1884))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2325:2325:2325))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (4118:4118:4118))
        (PORT d[1] (3364:3364:3364) (3608:3608:3608))
        (PORT d[2] (3626:3626:3626) (3901:3901:3901))
        (PORT d[3] (3039:3039:3039) (3208:3208:3208))
        (PORT d[4] (2837:2837:2837) (3139:3139:3139))
        (PORT d[5] (3565:3565:3565) (3939:3939:3939))
        (PORT d[6] (3115:3115:3115) (3361:3361:3361))
        (PORT d[7] (1839:1839:1839) (1972:1972:1972))
        (PORT d[8] (2711:2711:2711) (2799:2799:2799))
        (PORT d[9] (2974:2974:2974) (3292:3292:3292))
        (PORT d[10] (2559:2559:2559) (2805:2805:2805))
        (PORT d[11] (4731:4731:4731) (5035:5035:5035))
        (PORT d[12] (2687:2687:2687) (2894:2894:2894))
        (PORT clk (2052:2052:2052) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1860:1860:1860))
        (PORT clk (2052:2052:2052) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
        (PORT d[0] (2435:2435:2435) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1856:1856:1856))
        (PORT d[1] (1301:1301:1301) (1368:1368:1368))
        (PORT d[2] (1902:1902:1902) (2000:2000:2000))
        (PORT d[3] (2119:2119:2119) (2199:2199:2199))
        (PORT d[4] (1464:1464:1464) (1604:1604:1604))
        (PORT d[5] (1822:1822:1822) (1918:1918:1918))
        (PORT d[6] (1699:1699:1699) (1830:1830:1830))
        (PORT d[7] (2077:2077:2077) (2176:2176:2176))
        (PORT d[8] (1866:1866:1866) (1977:1977:1977))
        (PORT d[9] (1712:1712:1712) (1862:1862:1862))
        (PORT d[10] (1909:1909:1909) (2024:2024:2024))
        (PORT d[11] (1537:1537:1537) (1604:1604:1604))
        (PORT d[12] (1819:1819:1819) (1917:1917:1917))
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (PORT stall (2228:2228:2228) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (PORT d[0] (1135:1135:1135) (1164:1164:1164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3026:3026:3026))
        (PORT clk (2058:2058:2058) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3539:3539:3539))
        (PORT d[1] (2191:2191:2191) (2359:2359:2359))
        (PORT d[2] (2679:2679:2679) (2913:2913:2913))
        (PORT d[3] (2344:2344:2344) (2436:2436:2436))
        (PORT d[4] (2754:2754:2754) (3081:3081:3081))
        (PORT d[5] (2836:2836:2836) (2940:2940:2940))
        (PORT d[6] (3248:3248:3248) (3516:3516:3516))
        (PORT d[7] (2058:2058:2058) (2185:2185:2185))
        (PORT d[8] (1682:1682:1682) (1810:1810:1810))
        (PORT d[9] (2465:2465:2465) (2634:2634:2634))
        (PORT d[10] (2382:2382:2382) (2484:2484:2484))
        (PORT d[11] (3706:3706:3706) (4022:4022:4022))
        (PORT d[12] (2836:2836:2836) (3000:3000:3000))
        (PORT clk (2055:2055:2055) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2123:2123:2123))
        (PORT clk (2055:2055:2055) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2087:2087:2087))
        (PORT d[0] (2630:2630:2630) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1797:1797:1797))
        (PORT d[1] (1989:1989:1989) (2156:2156:2156))
        (PORT d[2] (1904:1904:1904) (2002:2002:2002))
        (PORT d[3] (1668:1668:1668) (1766:1766:1766))
        (PORT d[4] (1700:1700:1700) (1817:1817:1817))
        (PORT d[5] (1885:1885:1885) (2020:2020:2020))
        (PORT d[6] (1724:1724:1724) (1873:1873:1873))
        (PORT d[7] (1915:1915:1915) (2034:2034:2034))
        (PORT d[8] (2080:2080:2080) (2155:2155:2155))
        (PORT d[9] (2046:2046:2046) (2116:2116:2116))
        (PORT d[10] (1818:1818:1818) (1927:1927:1927))
        (PORT d[11] (1654:1654:1654) (1778:1778:1778))
        (PORT d[12] (1989:1989:1989) (2162:2162:2162))
        (PORT clk (2019:2019:2019) (2014:2014:2014))
        (PORT stall (2549:2549:2549) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2014:2014:2014))
        (PORT d[0] (1356:1356:1356) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1461:1461:1461))
        (PORT datab (1614:1614:1614) (1729:1729:1729))
        (PORT datac (1197:1197:1197) (1251:1251:1251))
        (PORT datad (1467:1467:1467) (1525:1525:1525))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (734:734:734) (799:799:799))
        (PORT clk (2077:2077:2077) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1072:1072:1072))
        (PORT d[1] (1011:1011:1011) (1087:1087:1087))
        (PORT d[2] (2660:2660:2660) (2904:2904:2904))
        (PORT d[3] (1022:1022:1022) (1100:1100:1100))
        (PORT d[4] (1042:1042:1042) (1139:1139:1139))
        (PORT d[5] (1531:1531:1531) (1624:1624:1624))
        (PORT d[6] (2172:2172:2172) (2252:2252:2252))
        (PORT d[7] (795:795:795) (876:876:876))
        (PORT d[8] (2242:2242:2242) (2412:2412:2412))
        (PORT d[9] (1855:1855:1855) (1970:1970:1970))
        (PORT d[10] (1188:1188:1188) (1266:1266:1266))
        (PORT d[11] (1295:1295:1295) (1410:1410:1410))
        (PORT d[12] (1579:1579:1579) (1701:1701:1701))
        (PORT clk (2074:2074:2074) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (896:896:896) (842:842:842))
        (PORT clk (2074:2074:2074) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2106:2106:2106))
        (PORT d[0] (1421:1421:1421) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2107:2107:2107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1453:1453:1453))
        (PORT d[1] (1003:1003:1003) (1029:1029:1029))
        (PORT d[2] (987:987:987) (1003:1003:1003))
        (PORT d[3] (1177:1177:1177) (1187:1187:1187))
        (PORT d[4] (968:968:968) (1006:1006:1006))
        (PORT d[5] (1266:1266:1266) (1325:1325:1325))
        (PORT d[6] (723:723:723) (768:768:768))
        (PORT d[7] (762:762:762) (800:800:800))
        (PORT d[8] (1204:1204:1204) (1239:1239:1239))
        (PORT d[9] (1034:1034:1034) (1109:1109:1109))
        (PORT d[10] (956:956:956) (996:996:996))
        (PORT d[11] (756:756:756) (802:802:802))
        (PORT d[12] (952:952:952) (988:988:988))
        (PORT clk (2038:2038:2038) (2033:2033:2033))
        (PORT stall (1879:1879:1879) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2033:2033:2033))
        (PORT d[0] (821:821:821) (778:778:778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2467:2467:2467))
        (PORT clk (2046:2046:2046) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (4101:4101:4101))
        (PORT d[1] (2710:2710:2710) (2957:2957:2957))
        (PORT d[2] (2979:2979:2979) (3239:3239:3239))
        (PORT d[3] (2752:2752:2752) (2895:2895:2895))
        (PORT d[4] (2511:2511:2511) (2786:2786:2786))
        (PORT d[5] (3862:3862:3862) (4173:4173:4173))
        (PORT d[6] (4010:4010:4010) (4375:4375:4375))
        (PORT d[7] (2193:2193:2193) (2353:2353:2353))
        (PORT d[8] (2453:2453:2453) (2563:2563:2563))
        (PORT d[9] (2437:2437:2437) (2733:2733:2733))
        (PORT d[10] (2573:2573:2573) (2815:2815:2815))
        (PORT d[11] (5156:5156:5156) (5550:5550:5550))
        (PORT d[12] (2710:2710:2710) (2926:2926:2926))
        (PORT clk (2043:2043:2043) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1713:1713:1713))
        (PORT clk (2043:2043:2043) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2072:2072:2072))
        (PORT d[0] (2185:2185:2185) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1893:1893:1893))
        (PORT d[1] (1671:1671:1671) (1750:1750:1750))
        (PORT d[2] (1865:1865:1865) (1979:1979:1979))
        (PORT d[3] (1883:1883:1883) (2001:2001:2001))
        (PORT d[4] (1719:1719:1719) (1848:1848:1848))
        (PORT d[5] (1945:1945:1945) (2073:2073:2073))
        (PORT d[6] (1988:1988:1988) (2149:2149:2149))
        (PORT d[7] (1975:1975:1975) (2103:2103:2103))
        (PORT d[8] (1882:1882:1882) (2006:2006:2006))
        (PORT d[9] (1728:1728:1728) (1835:1835:1835))
        (PORT d[10] (1920:1920:1920) (2068:2068:2068))
        (PORT d[11] (2006:2006:2006) (2157:2157:2157))
        (PORT d[12] (1877:1877:1877) (1947:1947:1947))
        (PORT clk (2007:2007:2007) (1999:1999:1999))
        (PORT stall (2443:2443:2443) (2350:2350:2350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (1999:1999:1999))
        (PORT d[0] (1461:1461:1461) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1398:1398:1398))
        (PORT datab (370:370:370) (395:395:395))
        (PORT datac (926:926:926) (1014:1014:1014))
        (PORT datad (1505:1505:1505) (1585:1585:1585))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (3218:3218:3218))
        (PORT clk (2046:2046:2046) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (3156:3156:3156))
        (PORT d[1] (4273:4273:4273) (4632:4632:4632))
        (PORT d[2] (2895:2895:2895) (3152:3152:3152))
        (PORT d[3] (2760:2760:2760) (2914:2914:2914))
        (PORT d[4] (2905:2905:2905) (3192:3192:3192))
        (PORT d[5] (3015:3015:3015) (3310:3310:3310))
        (PORT d[6] (2672:2672:2672) (2925:2925:2925))
        (PORT d[7] (3348:3348:3348) (3627:3627:3627))
        (PORT d[8] (2896:2896:2896) (3047:3047:3047))
        (PORT d[9] (3245:3245:3245) (3564:3564:3564))
        (PORT d[10] (2805:2805:2805) (2966:2966:2966))
        (PORT d[11] (3659:3659:3659) (3963:3963:3963))
        (PORT d[12] (3323:3323:3323) (3593:3593:3593))
        (PORT clk (2043:2043:2043) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2080:2080:2080))
        (PORT clk (2043:2043:2043) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2073:2073:2073))
        (PORT d[0] (2523:2523:2523) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2158:2158:2158))
        (PORT d[1] (2000:2000:2000) (2054:2054:2054))
        (PORT d[2] (1885:1885:1885) (1947:1947:1947))
        (PORT d[3] (1957:1957:1957) (2125:2125:2125))
        (PORT d[4] (1853:1853:1853) (1977:1977:1977))
        (PORT d[5] (1888:1888:1888) (2042:2042:2042))
        (PORT d[6] (2046:2046:2046) (2217:2217:2217))
        (PORT d[7] (2163:2163:2163) (2288:2288:2288))
        (PORT d[8] (2195:2195:2195) (2346:2346:2346))
        (PORT d[9] (2064:2064:2064) (2195:2195:2195))
        (PORT d[10] (2183:2183:2183) (2257:2257:2257))
        (PORT d[11] (1975:1975:1975) (2097:2097:2097))
        (PORT d[12] (2124:2124:2124) (2256:2256:2256))
        (PORT clk (2007:2007:2007) (2000:2000:2000))
        (PORT stall (2892:2892:2892) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2000:2000:2000))
        (PORT d[0] (1672:1672:1672) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3260:3260:3260))
        (PORT clk (2036:2036:2036) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2363:2363:2363))
        (PORT d[1] (2517:2517:2517) (2635:2635:2635))
        (PORT d[2] (2619:2619:2619) (2832:2832:2832))
        (PORT d[3] (2223:2223:2223) (2344:2344:2344))
        (PORT d[4] (3109:3109:3109) (3410:3410:3410))
        (PORT d[5] (2964:2964:2964) (3262:3262:3262))
        (PORT d[6] (3000:3000:3000) (3281:3281:3281))
        (PORT d[7] (2339:2339:2339) (2419:2419:2419))
        (PORT d[8] (2301:2301:2301) (2414:2414:2414))
        (PORT d[9] (3155:3155:3155) (3532:3532:3532))
        (PORT d[10] (2221:2221:2221) (2343:2343:2343))
        (PORT d[11] (3935:3935:3935) (4274:4274:4274))
        (PORT d[12] (3302:3302:3302) (3533:3533:3533))
        (PORT clk (2033:2033:2033) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2224:2224:2224))
        (PORT clk (2033:2033:2033) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (PORT d[0] (2714:2714:2714) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2151:2151:2151))
        (PORT d[1] (1990:1990:1990) (2032:2032:2032))
        (PORT d[2] (2045:2045:2045) (2099:2099:2099))
        (PORT d[3] (1955:1955:1955) (2114:2114:2114))
        (PORT d[4] (1839:1839:1839) (1958:1958:1958))
        (PORT d[5] (1896:1896:1896) (2040:2040:2040))
        (PORT d[6] (2039:2039:2039) (2209:2209:2209))
        (PORT d[7] (1975:1975:1975) (2112:2112:2112))
        (PORT d[8] (1665:1665:1665) (1824:1824:1824))
        (PORT d[9] (2192:2192:2192) (2323:2323:2323))
        (PORT d[10] (2297:2297:2297) (2320:2320:2320))
        (PORT d[11] (1946:1946:1946) (2072:2072:2072))
        (PORT d[12] (2077:2077:2077) (2176:2176:2176))
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (PORT stall (2519:2519:2519) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (PORT d[0] (1463:1463:1463) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1456:1456:1456))
        (PORT datab (1612:1612:1612) (1734:1734:1734))
        (PORT datac (1540:1540:1540) (1639:1639:1639))
        (PORT datad (1554:1554:1554) (1657:1657:1657))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1410:1410:1410) (1495:1495:1495))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1716:1716:1716) (1810:1810:1810))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (174:174:174) (201:201:201))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[4\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (899:899:899))
        (PORT datab (245:245:245) (329:329:329))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (594:594:594) (759:759:759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (738:738:738) (810:810:810))
        (PORT datac (3335:3335:3335) (3670:3670:3670))
        (PORT datad (938:938:938) (996:996:996))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (781:781:781))
        (PORT datac (1127:1127:1127) (1174:1174:1174))
        (PORT datad (682:682:682) (734:734:734))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1079:1079:1079))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (1088:1088:1088) (1100:1100:1100))
        (PORT datad (834:834:834) (848:848:848))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (380:380:380))
        (PORT datab (969:969:969) (992:992:992))
        (PORT datac (1192:1192:1192) (1237:1237:1237))
        (PORT datad (1127:1127:1127) (1133:1133:1133))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1179:1179:1179))
        (PORT datab (1456:1456:1456) (1579:1579:1579))
        (PORT datac (410:410:410) (481:481:481))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (757:757:757))
        (PORT datab (717:717:717) (755:755:755))
        (PORT datac (672:672:672) (723:723:723))
        (PORT datad (1401:1401:1401) (1486:1486:1486))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (675:675:675))
        (PORT datab (200:200:200) (239:239:239))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (1129:1129:1129) (1156:1156:1156))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (705:705:705))
        (PORT datab (673:673:673) (686:686:686))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (526:526:526) (536:536:536))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (705:705:705))
        (PORT datab (1456:1456:1456) (1580:1580:1580))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (374:374:374))
        (PORT datab (294:294:294) (388:388:388))
        (PORT datac (291:291:291) (396:396:396))
        (PORT datad (294:294:294) (385:385:385))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeOUT\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (306:306:306))
        (PORT datab (250:250:250) (292:292:292))
        (PORT datad (342:342:342) (367:367:367))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeN\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (616:616:616))
        (PORT datab (208:208:208) (251:251:251))
        (PORT datad (532:532:532) (544:544:544))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1765:1765:1765))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2093:2093:2093) (2105:2105:2105))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1178:1178:1178))
        (PORT datab (282:282:282) (371:371:371))
        (PORT datac (945:945:945) (996:996:996))
        (PORT datad (932:932:932) (952:952:952))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1179:1179:1179))
        (PORT datab (765:765:765) (860:860:860))
        (PORT datac (252:252:252) (338:338:338))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (710:710:710))
        (PORT datab (906:906:906) (997:997:997))
        (PORT datac (844:844:844) (862:862:862))
        (PORT datad (602:602:602) (616:616:616))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (385:385:385))
        (PORT datab (666:666:666) (725:725:725))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (704:704:704))
        (PORT datab (200:200:200) (239:239:239))
        (PORT datac (541:541:541) (543:543:543))
        (PORT datad (636:636:636) (650:650:650))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (704:704:704))
        (PORT datab (768:768:768) (864:864:864))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1765:1765:1765))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2093:2093:2093) (2105:2105:2105))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1176:1176:1176))
        (PORT datab (281:281:281) (371:371:371))
        (PORT datac (942:942:942) (995:995:995))
        (PORT datad (929:929:929) (951:951:951))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (711:711:711))
        (PORT datab (1190:1190:1190) (1254:1254:1254))
        (PORT datac (838:838:838) (856:856:856))
        (PORT datad (605:605:605) (618:618:618))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (926:926:926) (989:989:989))
        (PORT datad (340:340:340) (360:360:360))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (644:644:644))
        (PORT datab (893:893:893) (939:939:939))
        (PORT datac (842:842:842) (863:863:863))
        (PORT datad (796:796:796) (797:797:797))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (258:258:258))
        (PORT datab (899:899:899) (942:942:942))
        (PORT datad (196:196:196) (222:222:222))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ffN\|conteudo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1766:1766:1766))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1515:1515:1515) (1524:1524:1524))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwritePC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (695:695:695))
        (PORT datab (714:714:714) (779:779:779))
        (PORT datac (432:432:432) (506:506:506))
        (PORT datad (334:334:334) (352:352:352))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (575:575:575) (586:586:586))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2156:2156:2156))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1233:1233:1233) (1234:1234:1234))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1304:1304:1304))
        (PORT datab (291:291:291) (378:378:378))
        (PORT datac (1085:1085:1085) (1096:1096:1096))
        (PORT datad (833:833:833) (847:847:847))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (511:511:511))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (1078:1078:1078) (1084:1084:1084))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1305:1305:1305))
        (PORT datab (913:913:913) (942:942:942))
        (PORT datac (684:684:684) (736:736:736))
        (PORT datad (675:675:675) (711:711:711))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (746:746:746))
        (IOPATH dataa cout (436:436:436) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (764:764:764))
        (PORT datab (199:199:199) (239:239:239))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (889:889:889))
        (PORT datab (898:898:898) (940:940:940))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (517:517:517) (524:524:524))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (258:258:258))
        (PORT datab (894:894:894) (942:942:942))
        (PORT datad (181:181:181) (210:210:210))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1766:1766:1766))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1515:1515:1515) (1524:1524:1524))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1227:1227:1227))
        (PORT datab (419:419:419) (494:494:494))
        (PORT datac (864:864:864) (893:893:893))
        (PORT datad (808:808:808) (818:818:818))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1256:1256:1256))
        (PORT datab (467:467:467) (529:529:529))
        (PORT datac (836:836:836) (860:860:860))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1230:1230:1230))
        (PORT datab (914:914:914) (945:945:945))
        (PORT datac (682:682:682) (737:737:737))
        (PORT datad (676:676:676) (715:715:715))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (444:444:444) (514:514:514))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (719:719:719))
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (665:665:665) (696:696:696))
        (PORT datad (335:335:335) (352:352:352))
        (IOPATH dataa combout (341:341:341) (320:320:320))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1253:1253:1253))
        (PORT datab (698:698:698) (745:745:745))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1766:1766:1766))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1248:1248:1248) (1270:1270:1270))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1342:1342:1342))
        (PORT datab (641:641:641) (701:701:701))
        (PORT datac (861:861:861) (891:891:891))
        (PORT datad (810:810:810) (816:816:816))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1018:1018:1018))
        (PORT datab (417:417:417) (493:493:493))
        (PORT datac (837:837:837) (860:860:860))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (967:967:967))
        (PORT datab (914:914:914) (944:944:944))
        (PORT datac (682:682:682) (736:736:736))
        (PORT datad (675:675:675) (714:714:714))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (495:495:495))
        (PORT datab (199:199:199) (238:238:238))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (695:695:695) (742:742:742))
        (PORT datac (663:663:663) (696:696:696))
        (PORT datad (309:309:309) (325:325:325))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1022:1022:1022))
        (PORT datab (698:698:698) (744:744:744))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1766:1766:1766))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1248:1248:1248) (1270:1270:1270))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (366:366:366))
        (PORT datab (273:273:273) (358:358:358))
        (PORT datac (1085:1085:1085) (1096:1096:1096))
        (PORT datad (866:866:866) (902:902:902))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (943:943:943))
        (PORT datab (895:895:895) (936:936:936))
        (PORT datac (1175:1175:1175) (1247:1247:1247))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1311:1311:1311))
        (PORT datab (913:913:913) (943:943:943))
        (PORT datac (683:683:683) (736:736:736))
        (PORT datad (674:674:674) (712:712:712))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (720:720:720))
        (PORT datab (200:200:200) (239:239:239))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (907:907:907))
        (PORT datab (653:653:653) (682:682:682))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (546:546:546) (549:549:549))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1285:1285:1285))
        (PORT datab (659:659:659) (688:688:688))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (255:255:255))
        (PORT datab (893:893:893) (935:935:935))
        (PORT datac (178:178:178) (216:216:216))
        (PORT datad (181:181:181) (210:210:210))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (242:242:242))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (337:337:337) (359:359:359))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (408:408:408))
        (PORT datab (626:626:626) (649:649:649))
        (PORT datac (502:502:502) (510:510:510))
        (PORT datad (352:352:352) (367:367:367))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (247:247:247))
        (PORT datab (390:390:390) (410:410:410))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (381:381:381))
        (PORT datab (376:376:376) (401:401:401))
        (PORT datac (596:596:596) (605:605:605))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ffZ\|conteudo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1766:1766:1766))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2103:2103:2103) (2110:2110:2110))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writePC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (431:431:431))
        (PORT datab (324:324:324) (427:427:427))
        (PORT datac (652:652:652) (716:716:716))
        (PORT datad (202:202:202) (229:229:229))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writePC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (361:361:361) (381:381:381))
        (PORT datad (597:597:597) (613:613:613))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (419:419:419))
        (PORT datac (301:301:301) (406:406:406))
        (PORT datad (223:223:223) (252:252:252))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (374:374:374))
        (PORT datac (213:213:213) (246:246:246))
        (PORT datad (183:183:183) (213:213:213))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (541:541:541))
        (PORT datab (430:430:430) (504:504:504))
        (PORT datad (863:863:863) (924:924:924))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (420:420:420))
        (PORT datab (363:363:363) (398:398:398))
        (PORT datac (628:628:628) (642:642:642))
        (PORT datad (1047:1047:1047) (1066:1066:1066))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (549:549:549))
        (PORT datab (682:682:682) (760:760:760))
        (PORT datac (723:723:723) (789:789:789))
        (PORT datad (687:687:687) (746:746:746))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (664:664:664) (723:723:723))
        (PORT datad (1065:1065:1065) (1111:1111:1111))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (955:955:955))
        (PORT datab (1176:1176:1176) (1272:1272:1272))
        (PORT datac (627:627:627) (642:642:642))
        (PORT datad (331:331:331) (348:348:348))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (266:266:266))
        (PORT datab (208:208:208) (250:250:250))
        (PORT datac (1277:1277:1277) (1271:1271:1271))
        (PORT datad (1477:1477:1477) (1538:1538:1538))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (540:540:540))
        (PORT datab (419:419:419) (497:497:497))
        (PORT datac (605:605:605) (675:675:675))
        (PORT datad (652:652:652) (707:707:707))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (406:406:406))
        (PORT datab (453:453:453) (523:523:523))
        (PORT datac (336:336:336) (363:363:363))
        (PORT datad (171:171:171) (197:197:197))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (286:286:286))
        (PORT datab (662:662:662) (732:732:732))
        (PORT datac (372:372:372) (405:405:405))
        (PORT datad (233:233:233) (266:266:266))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1268:1268:1268))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (815:815:815) (824:824:824))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (956:956:956))
        (PORT datab (684:684:684) (742:742:742))
        (PORT datac (609:609:609) (622:622:622))
        (PORT datad (581:581:581) (638:638:638))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (451:451:451))
        (PORT datab (258:258:258) (303:303:303))
        (PORT datac (209:209:209) (252:252:252))
        (PORT datad (517:517:517) (532:532:532))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (885:885:885) (959:959:959))
        (PORT datad (188:188:188) (221:221:221))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (552:552:552))
        (PORT datab (680:680:680) (757:757:757))
        (PORT datac (721:721:721) (785:785:785))
        (PORT datad (690:690:690) (749:749:749))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (250:250:250))
        (PORT datac (886:886:886) (960:960:960))
        (PORT datad (578:578:578) (591:591:591))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (714:714:714))
        (PORT datab (207:207:207) (249:249:249))
        (PORT datac (180:180:180) (217:217:217))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (720:720:720))
        (PORT datab (347:347:347) (379:379:379))
        (PORT datac (377:377:377) (407:407:407))
        (PORT datad (585:585:585) (597:597:597))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (655:655:655) (704:704:704))
        (PORT datac (657:657:657) (717:717:717))
        (PORT datad (210:210:210) (242:242:242))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (702:702:702))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (179:179:179) (207:207:207))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1761:1761:1761))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (950:950:950) (990:990:990))
        (PORT sload (1190:1190:1190) (1269:1269:1269))
        (PORT ena (1517:1517:1517) (1506:1506:1506))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1345:1345:1345))
        (PORT datab (916:916:916) (947:947:947))
        (PORT datac (683:683:683) (736:736:736))
        (PORT datad (679:679:679) (717:717:717))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (601:601:601) (674:674:674))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (364:364:364))
        (PORT datab (1117:1117:1117) (1132:1132:1132))
        (PORT datac (578:578:578) (633:633:633))
        (PORT datad (864:864:864) (900:900:900))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1332:1332:1332))
        (PORT datab (271:271:271) (357:357:357))
        (PORT datac (1158:1158:1158) (1202:1202:1202))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (905:905:905))
        (PORT datab (657:657:657) (688:688:688))
        (PORT datac (494:494:494) (503:503:503))
        (PORT datad (173:173:173) (197:197:197))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1329:1329:1329))
        (PORT datab (659:659:659) (690:690:690))
        (PORT datad (172:172:172) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1766:1766:1766))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1515:1515:1515) (1524:1524:1524))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (880:880:880))
        (PORT datab (427:427:427) (512:512:512))
        (PORT datac (666:666:666) (707:707:707))
        (PORT datad (599:599:599) (632:632:632))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (675:675:675))
        (PORT datab (1439:1439:1439) (1553:1553:1553))
        (PORT datac (838:838:838) (860:860:860))
        (PORT datad (308:308:308) (324:324:324))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1485:1485:1485))
        (PORT datab (916:916:916) (946:946:946))
        (PORT datac (682:682:682) (737:737:737))
        (PORT datad (678:678:678) (715:715:715))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (429:429:429) (512:512:512))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (735:735:735))
        (PORT datab (201:201:201) (240:240:240))
        (PORT datac (666:666:666) (705:705:705))
        (PORT datad (332:332:332) (349:349:349))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1622:1622:1622))
        (PORT datab (695:695:695) (745:745:745))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1766:1766:1766))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1248:1248:1248) (1270:1270:1270))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (488:488:488))
        (PORT datab (924:924:924) (978:978:978))
        (PORT datac (837:837:837) (862:862:862))
        (PORT datad (1129:1129:1129) (1156:1156:1156))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (352:352:352))
        (PORT datab (1229:1229:1229) (1310:1310:1310))
        (PORT datac (836:836:836) (863:863:863))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1373:1373:1373))
        (PORT datab (915:915:915) (946:946:946))
        (PORT datac (681:681:681) (738:738:738))
        (PORT datad (677:677:677) (716:716:716))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (878:878:878))
        (PORT datab (200:200:200) (239:239:239))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (720:720:720))
        (PORT datab (199:199:199) (237:237:237))
        (PORT datac (667:667:667) (698:698:698))
        (PORT datad (309:309:309) (324:324:324))
        (IOPATH dataa combout (341:341:341) (320:320:320))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1334:1334:1334))
        (PORT datab (695:695:695) (740:740:740))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1766:1766:1766))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1248:1248:1248) (1270:1270:1270))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1299:1299:1299))
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (1112:1112:1112) (1161:1161:1161))
        (PORT datad (860:860:860) (882:882:882))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (754:754:754))
        (PORT datab (1437:1437:1437) (1508:1508:1508))
        (PORT datac (668:668:668) (721:721:721))
        (PORT datad (684:684:684) (715:715:715))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (685:685:685))
        (PORT datab (199:199:199) (238:238:238))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (673:673:673))
        (PORT datab (848:848:848) (875:875:875))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (503:503:503) (515:515:515))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (672:672:672))
        (PORT datab (1277:1277:1277) (1346:1346:1346))
        (PORT datad (174:174:174) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1766:1766:1766))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2103:2103:2103) (2110:2110:2110))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (955:955:955))
        (PORT datab (666:666:666) (734:734:734))
        (PORT datac (861:861:861) (876:876:876))
        (PORT datad (859:859:859) (882:882:882))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (504:504:504))
        (PORT datab (1261:1261:1261) (1324:1324:1324))
        (PORT datac (872:872:872) (884:884:884))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1168:1168:1168))
        (PORT datab (721:721:721) (756:756:756))
        (PORT datac (1163:1163:1163) (1235:1235:1235))
        (PORT datad (666:666:666) (710:710:710))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (682:682:682))
        (PORT datab (199:199:199) (238:238:238))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (675:675:675))
        (PORT datab (851:851:851) (876:876:876))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (520:520:520) (533:533:533))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (672:672:672))
        (PORT datab (1261:1261:1261) (1324:1324:1324))
        (PORT datad (173:173:173) (197:197:197))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1766:1766:1766))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2103:2103:2103) (2110:2110:2110))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (489:489:489))
        (PORT datab (928:928:928) (937:937:937))
        (PORT datac (250:250:250) (332:332:332))
        (PORT datad (847:847:847) (863:863:863))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (928:928:928))
        (PORT datab (664:664:664) (733:733:733))
        (PORT datac (1215:1215:1215) (1311:1311:1311))
        (PORT datad (506:506:506) (511:511:511))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (244:244:244))
        (PORT datab (642:642:642) (699:699:699))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (672:672:672))
        (PORT datab (851:851:851) (877:877:877))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (527:527:527) (527:527:527))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (676:676:676))
        (PORT datab (1651:1651:1651) (1739:1739:1739))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1766:1766:1766))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2103:2103:2103) (2110:2110:2110))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (537:537:537))
        (PORT datab (199:199:199) (238:238:238))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (374:374:374))
        (PORT datab (921:921:921) (935:935:935))
        (PORT datac (251:251:251) (336:336:336))
        (PORT datad (894:894:894) (899:899:899))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1829:1829:1829) (1954:1954:1954))
        (PORT datab (603:603:603) (673:673:673))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (846:846:846) (863:863:863))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (458:458:458))
        (PORT datab (241:241:241) (281:281:281))
        (PORT datac (505:505:505) (513:513:513))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (460:460:460))
        (PORT datab (419:419:419) (499:499:499))
        (PORT datac (1756:1756:1756) (1880:1880:1880))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AC\|conteudo\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (222:222:222))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2146:2146:2146))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1218:1218:1218) (1216:1216:1216))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (452:452:452) (522:522:522))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (378:378:378))
        (PORT datab (921:921:921) (940:940:940))
        (PORT datac (1072:1072:1072) (1141:1141:1141))
        (PORT datad (892:892:892) (901:901:901))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (373:373:373))
        (PORT datab (923:923:923) (937:937:937))
        (PORT datac (1826:1826:1826) (1957:1957:1957))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (462:462:462))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (502:502:502) (511:511:511))
        (PORT datad (312:312:312) (329:329:329))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AC\|conteudo\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (222:222:222))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1766:1766:1766))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1249:1249:1249) (1265:1265:1265))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (525:525:525))
        (PORT datab (1253:1253:1253) (1359:1359:1359))
        (PORT datac (806:806:806) (803:803:803))
        (PORT datad (637:637:637) (656:656:656))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (379:379:379))
        (PORT datab (965:965:965) (991:991:991))
        (PORT datac (413:413:413) (485:485:485))
        (PORT datad (1126:1126:1126) (1132:1132:1132))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1178:1178:1178))
        (PORT datab (1250:1250:1250) (1356:1356:1356))
        (PORT datac (1762:1762:1762) (1843:1843:1843))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (676:676:676))
        (PORT datab (575:575:575) (590:590:590))
        (PORT datac (507:507:507) (522:522:522))
        (PORT datad (520:520:520) (532:532:532))
        (IOPATH dataa combout (341:341:341) (320:320:320))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1766:1766:1766))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2103:2103:2103) (2110:2110:2110))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (554:554:554) (719:719:719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (1012:1012:1012))
        (PORT datab (1005:1005:1005) (1078:1078:1078))
        (PORT datad (3373:3373:3373) (3727:3727:3727))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1753:1753:1753))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (677:677:677) (693:693:693))
        (PORT sload (1747:1747:1747) (1845:1845:1845))
        (PORT ena (1841:1841:1841) (1870:1870:1870))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (1071:1071:1071))
        (PORT datab (675:675:675) (731:731:731))
        (PORT datad (723:723:723) (772:772:772))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1165:1165:1165))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2307:2307:2307))
        (PORT d[1] (3757:3757:3757) (4064:4064:4064))
        (PORT d[2] (3006:3006:3006) (3251:3251:3251))
        (PORT d[3] (1945:1945:1945) (2043:2043:2043))
        (PORT d[4] (2843:2843:2843) (3119:3119:3119))
        (PORT d[5] (2830:2830:2830) (3109:3109:3109))
        (PORT d[6] (2354:2354:2354) (2572:2572:2572))
        (PORT d[7] (2029:2029:2029) (2109:2109:2109))
        (PORT d[8] (2615:2615:2615) (2729:2729:2729))
        (PORT d[9] (2869:2869:2869) (3236:3236:3236))
        (PORT d[10] (1922:1922:1922) (2024:2024:2024))
        (PORT d[11] (3942:3942:3942) (4303:4303:4303))
        (PORT d[12] (3337:3337:3337) (3588:3588:3588))
        (PORT clk (2046:2046:2046) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1846:1846:1846))
        (PORT clk (2046:2046:2046) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (PORT d[0] (2318:2318:2318) (2383:2383:2383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1820:1820:1820))
        (PORT d[1] (1930:1930:1930) (2068:2068:2068))
        (PORT d[2] (1752:1752:1752) (1801:1801:1801))
        (PORT d[3] (1935:1935:1935) (2000:2000:2000))
        (PORT d[4] (1696:1696:1696) (1842:1842:1842))
        (PORT d[5] (1647:1647:1647) (1781:1781:1781))
        (PORT d[6] (2057:2057:2057) (2229:2229:2229))
        (PORT d[7] (1959:1959:1959) (2079:2079:2079))
        (PORT d[8] (1654:1654:1654) (1795:1795:1795))
        (PORT d[9] (1961:1961:1961) (2067:2067:2067))
        (PORT d[10] (1929:1929:1929) (2040:2040:2040))
        (PORT d[11] (1985:1985:1985) (2133:2133:2133))
        (PORT d[12] (1869:1869:1869) (1995:1995:1995))
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (PORT stall (2597:2597:2597) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (PORT d[0] (1706:1706:1706) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1878:1878:1878))
        (PORT clk (2036:2036:2036) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (3194:3194:3194))
        (PORT d[1] (3321:3321:3321) (3593:3593:3593))
        (PORT d[2] (2913:2913:2913) (3156:3156:3156))
        (PORT d[3] (2764:2764:2764) (2897:2897:2897))
        (PORT d[4] (2918:2918:2918) (3182:3182:3182))
        (PORT d[5] (2978:2978:2978) (3272:3272:3272))
        (PORT d[6] (2673:2673:2673) (2930:2930:2930))
        (PORT d[7] (3336:3336:3336) (3590:3590:3590))
        (PORT d[8] (2900:2900:2900) (3038:3038:3038))
        (PORT d[9] (3555:3555:3555) (3877:3877:3877))
        (PORT d[10] (2496:2496:2496) (2634:2634:2634))
        (PORT d[11] (3816:3816:3816) (4046:4046:4046))
        (PORT d[12] (3046:3046:3046) (3315:3315:3315))
        (PORT clk (2033:2033:2033) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2162:2162:2162))
        (PORT clk (2033:2033:2033) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (PORT d[0] (2655:2655:2655) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (2083:2083:2083))
        (PORT d[1] (2027:2027:2027) (2080:2080:2080))
        (PORT d[2] (1912:1912:1912) (1952:1952:1952))
        (PORT d[3] (2171:2171:2171) (2346:2346:2346))
        (PORT d[4] (2148:2148:2148) (2300:2300:2300))
        (PORT d[5] (1894:1894:1894) (2053:2053:2053))
        (PORT d[6] (1992:1992:1992) (2160:2160:2160))
        (PORT d[7] (1975:1975:1975) (2104:2104:2104))
        (PORT d[8] (1933:1933:1933) (2102:2102:2102))
        (PORT d[9] (1983:1983:1983) (2108:2108:2108))
        (PORT d[10] (2269:2269:2269) (2345:2345:2345))
        (PORT d[11] (1992:1992:1992) (2143:2143:2143))
        (PORT d[12] (2068:2068:2068) (2177:2177:2177))
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (PORT stall (2656:2656:2656) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (PORT d[0] (1625:1625:1625) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1592:1592:1592))
        (PORT datab (1917:1917:1917) (2009:2009:2009))
        (PORT datac (994:994:994) (1038:1038:1038))
        (PORT datad (1424:1424:1424) (1474:1474:1474))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1830:1830:1830))
        (PORT clk (2035:2035:2035) (2060:2060:2060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2774:2774:2774))
        (PORT d[1] (3500:3500:3500) (3849:3849:3849))
        (PORT d[2] (2203:2203:2203) (2361:2361:2361))
        (PORT d[3] (2883:2883:2883) (3142:3142:3142))
        (PORT d[4] (2390:2390:2390) (2645:2645:2645))
        (PORT d[5] (2401:2401:2401) (2668:2668:2668))
        (PORT d[6] (2674:2674:2674) (2970:2970:2970))
        (PORT d[7] (3779:3779:3779) (4069:4069:4069))
        (PORT d[8] (3181:3181:3181) (3311:3311:3311))
        (PORT d[9] (2746:2746:2746) (3041:3041:3041))
        (PORT d[10] (2996:2996:2996) (3143:3143:3143))
        (PORT d[11] (3544:3544:3544) (3806:3806:3806))
        (PORT d[12] (2748:2748:2748) (2987:2987:2987))
        (PORT clk (2032:2032:2032) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (1972:1972:1972))
        (PORT clk (2032:2032:2032) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2060:2060:2060))
        (PORT d[0] (2448:2448:2448) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2061:2061:2061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1887:1887:1887))
        (PORT d[1] (1978:1978:1978) (2122:2122:2122))
        (PORT d[2] (2121:2121:2121) (2239:2239:2239))
        (PORT d[3] (2162:2162:2162) (2279:2279:2279))
        (PORT d[4] (1912:1912:1912) (2069:2069:2069))
        (PORT d[5] (2182:2182:2182) (2327:2327:2327))
        (PORT d[6] (2110:2110:2110) (2301:2301:2301))
        (PORT d[7] (2186:2186:2186) (2318:2318:2318))
        (PORT d[8] (2229:2229:2229) (2357:2357:2357))
        (PORT d[9] (2119:2119:2119) (2220:2220:2220))
        (PORT d[10] (1916:1916:1916) (2038:2038:2038))
        (PORT d[11] (2171:2171:2171) (2308:2308:2308))
        (PORT d[12] (1933:1933:1933) (2055:2055:2055))
        (PORT clk (1996:1996:1996) (1987:1987:1987))
        (PORT stall (2525:2525:2525) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1987:1987:1987))
        (PORT d[0] (1524:1524:1524) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1988:1988:1988))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1988:1988:1988))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1988:1988:1988))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2159:2159:2159))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2882:2882:2882))
        (PORT d[1] (3462:3462:3462) (3786:3786:3786))
        (PORT d[2] (2510:2510:2510) (2667:2667:2667))
        (PORT d[3] (2743:2743:2743) (2857:2857:2857))
        (PORT d[4] (2406:2406:2406) (2643:2643:2643))
        (PORT d[5] (2219:2219:2219) (2407:2407:2407))
        (PORT d[6] (2682:2682:2682) (2922:2922:2922))
        (PORT d[7] (4063:4063:4063) (4368:4368:4368))
        (PORT d[8] (2868:2868:2868) (2993:2993:2993))
        (PORT d[9] (2788:2788:2788) (3077:3077:3077))
        (PORT d[10] (2710:2710:2710) (2817:2817:2817))
        (PORT d[11] (3816:3816:3816) (4084:4084:4084))
        (PORT d[12] (3047:3047:3047) (3277:3277:3277))
        (PORT clk (2041:2041:2041) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2136:2136:2136))
        (PORT clk (2041:2041:2041) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2073:2073:2073))
        (PORT d[0] (2639:2639:2639) (2673:2673:2673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (1904:1904:1904))
        (PORT d[1] (1970:1970:1970) (2113:2113:2113))
        (PORT d[2] (2151:2151:2151) (2267:2267:2267))
        (PORT d[3] (2001:2001:2001) (2137:2137:2137))
        (PORT d[4] (1869:1869:1869) (2012:2012:2012))
        (PORT d[5] (2221:2221:2221) (2387:2387:2387))
        (PORT d[6] (2052:2052:2052) (2232:2232:2232))
        (PORT d[7] (2001:2001:2001) (2161:2161:2161))
        (PORT d[8] (1929:1929:1929) (2064:2064:2064))
        (PORT d[9] (1997:1997:1997) (2108:2108:2108))
        (PORT d[10] (1922:1922:1922) (2057:2057:2057))
        (PORT d[11] (1911:1911:1911) (2041:2041:2041))
        (PORT d[12] (1896:1896:1896) (2010:2010:2010))
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (PORT stall (2846:2846:2846) (2729:2729:2729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (PORT d[0] (1626:1626:1626) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1588:1588:1588))
        (PORT datab (1911:1911:1911) (2001:2001:2001))
        (PORT datac (1526:1526:1526) (1636:1636:1636))
        (PORT datad (1658:1658:1658) (1692:1692:1692))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1489:1489:1489))
        (PORT clk (2040:2040:2040) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2362:2362:2362))
        (PORT d[1] (3314:3314:3314) (3588:3588:3588))
        (PORT d[2] (2355:2355:2355) (2583:2583:2583))
        (PORT d[3] (2657:2657:2657) (2782:2782:2782))
        (PORT d[4] (3144:3144:3144) (3454:3454:3454))
        (PORT d[5] (2820:2820:2820) (3120:3120:3120))
        (PORT d[6] (3001:3001:3001) (3282:3282:3282))
        (PORT d[7] (1968:1968:1968) (2061:2061:2061))
        (PORT d[8] (2320:2320:2320) (2424:2424:2424))
        (PORT d[9] (2848:2848:2848) (3216:3216:3216))
        (PORT d[10] (2216:2216:2216) (2333:2333:2333))
        (PORT d[11] (4025:4025:4025) (4397:4397:4397))
        (PORT d[12] (2994:2994:2994) (3108:3108:3108))
        (PORT clk (2037:2037:2037) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2247:2247:2247))
        (PORT clk (2037:2037:2037) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2069:2069:2069))
        (PORT d[0] (2678:2678:2678) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (2078:2078:2078))
        (PORT d[1] (1894:1894:1894) (1945:1945:1945))
        (PORT d[2] (1747:1747:1747) (1789:1789:1789))
        (PORT d[3] (2153:2153:2153) (2208:2208:2208))
        (PORT d[4] (1874:1874:1874) (2008:2008:2008))
        (PORT d[5] (1887:1887:1887) (2020:2020:2020))
        (PORT d[6] (2032:2032:2032) (2201:2201:2201))
        (PORT d[7] (1908:1908:1908) (1960:1960:1960))
        (PORT d[8] (1656:1656:1656) (1801:1801:1801))
        (PORT d[9] (1974:1974:1974) (2059:2059:2059))
        (PORT d[10] (2217:2217:2217) (2242:2242:2242))
        (PORT d[11] (1981:1981:1981) (2126:2126:2126))
        (PORT d[12] (1876:1876:1876) (2009:2009:2009))
        (PORT clk (2001:2001:2001) (1996:1996:1996))
        (PORT stall (2524:2524:2524) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1996:1996:1996))
        (PORT d[0] (1640:1640:1640) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2144:2144:2144))
        (PORT clk (2052:2052:2052) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2890:2890:2890))
        (PORT d[1] (3453:3453:3453) (3785:3785:3785))
        (PORT d[2] (2169:2169:2169) (2373:2373:2373))
        (PORT d[3] (2834:2834:2834) (3096:3096:3096))
        (PORT d[4] (2141:2141:2141) (2394:2394:2394))
        (PORT d[5] (2436:2436:2436) (2709:2709:2709))
        (PORT d[6] (2673:2673:2673) (2905:2905:2905))
        (PORT d[7] (2725:2725:2725) (2816:2816:2816))
        (PORT d[8] (2875:2875:2875) (2983:2983:2983))
        (PORT d[9] (2820:2820:2820) (3149:3149:3149))
        (PORT d[10] (2901:2901:2901) (2972:2972:2972))
        (PORT d[11] (3228:3228:3228) (3437:3437:3437))
        (PORT d[12] (3030:3030:3030) (3263:3263:3263))
        (PORT clk (2049:2049:2049) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2132:2132:2132))
        (PORT clk (2049:2049:2049) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2081:2081:2081))
        (PORT d[0] (2611:2611:2611) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1789:1789:1789))
        (PORT d[1] (2004:2004:2004) (2167:2167:2167))
        (PORT d[2] (1859:1859:1859) (1965:1965:1965))
        (PORT d[3] (1979:1979:1979) (2113:2113:2113))
        (PORT d[4] (1811:1811:1811) (1932:1932:1932))
        (PORT d[5] (2064:2064:2064) (2183:2183:2183))
        (PORT d[6] (2042:2042:2042) (2204:2204:2204))
        (PORT d[7] (2188:2188:2188) (2318:2318:2318))
        (PORT d[8] (1896:1896:1896) (2040:2040:2040))
        (PORT d[9] (2024:2024:2024) (2141:2141:2141))
        (PORT d[10] (1797:1797:1797) (1915:1915:1915))
        (PORT d[11] (2180:2180:2180) (2324:2324:2324))
        (PORT d[12] (1631:1631:1631) (1762:1762:1762))
        (PORT clk (2013:2013:2013) (2008:2008:2008))
        (PORT stall (2490:2490:2490) (2405:2405:2405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2008:2008:2008))
        (PORT d[0] (1542:1542:1542) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1594:1594:1594))
        (PORT datab (1914:1914:1914) (2005:2005:2005))
        (PORT datac (1194:1194:1194) (1216:1216:1216))
        (PORT datad (1388:1388:1388) (1428:1428:1428))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2443:2443:2443))
        (PORT clk (2066:2066:2066) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (3202:3202:3202))
        (PORT d[1] (4050:4050:4050) (4398:4398:4398))
        (PORT d[2] (3056:3056:3056) (3258:3258:3258))
        (PORT d[3] (2218:2218:2218) (2257:2257:2257))
        (PORT d[4] (2387:2387:2387) (2610:2610:2610))
        (PORT d[5] (2789:2789:2789) (3074:3074:3074))
        (PORT d[6] (2376:2376:2376) (2599:2599:2599))
        (PORT d[7] (2775:2775:2775) (2879:2879:2879))
        (PORT d[8] (2554:2554:2554) (2655:2655:2655))
        (PORT d[9] (3111:3111:3111) (3459:3459:3459))
        (PORT d[10] (2937:2937:2937) (3006:3006:3006))
        (PORT d[11] (2983:2983:2983) (3190:3190:3190))
        (PORT d[12] (3095:3095:3095) (3188:3188:3188))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2107:2107:2107))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (PORT d[0] (2626:2626:2626) (2644:2644:2644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1873:1873:1873))
        (PORT d[1] (1928:1928:1928) (2057:2057:2057))
        (PORT d[2] (2154:2154:2154) (2287:2287:2287))
        (PORT d[3] (1699:1699:1699) (1816:1816:1816))
        (PORT d[4] (1589:1589:1589) (1711:1711:1711))
        (PORT d[5] (1792:1792:1792) (1897:1897:1897))
        (PORT d[6] (1713:1713:1713) (1794:1794:1794))
        (PORT d[7] (1866:1866:1866) (1958:1958:1958))
        (PORT d[8] (1886:1886:1886) (2034:2034:2034))
        (PORT d[9] (1651:1651:1651) (1740:1740:1740))
        (PORT d[10] (1788:1788:1788) (1892:1892:1892))
        (PORT d[11] (1722:1722:1722) (1811:1811:1811))
        (PORT d[12] (1347:1347:1347) (1460:1460:1460))
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT stall (2450:2450:2450) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT d[0] (1163:1163:1163) (1210:1210:1210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1776:1776:1776))
        (PORT clk (2028:2028:2028) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2839:2839:2839))
        (PORT d[1] (3742:3742:3742) (4037:4037:4037))
        (PORT d[2] (3018:3018:3018) (3253:3253:3253))
        (PORT d[3] (2487:2487:2487) (2628:2628:2628))
        (PORT d[4] (2618:2618:2618) (2884:2884:2884))
        (PORT d[5] (2687:2687:2687) (2972:2972:2972))
        (PORT d[6] (2671:2671:2671) (2930:2930:2930))
        (PORT d[7] (2620:2620:2620) (2712:2712:2712))
        (PORT d[8] (2627:2627:2627) (2774:2774:2774))
        (PORT d[9] (3532:3532:3532) (3869:3869:3869))
        (PORT d[10] (2516:2516:2516) (2662:2662:2662))
        (PORT d[11] (3970:3970:3970) (4339:4339:4339))
        (PORT d[12] (3038:3038:3038) (3291:3291:3291))
        (PORT clk (2025:2025:2025) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2348:2348:2348))
        (PORT clk (2025:2025:2025) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2054:2054:2054))
        (PORT d[0] (2786:2786:2786) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2055:2055:2055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1796:1796:1796))
        (PORT d[1] (2296:2296:2296) (2333:2333:2333))
        (PORT d[2] (1732:1732:1732) (1783:1783:1783))
        (PORT d[3] (1939:1939:1939) (1987:1987:1987))
        (PORT d[4] (2143:2143:2143) (2325:2325:2325))
        (PORT d[5] (2207:2207:2207) (2376:2376:2376))
        (PORT d[6] (2064:2064:2064) (2253:2253:2253))
        (PORT d[7] (1993:1993:1993) (2133:2133:2133))
        (PORT d[8] (1944:1944:1944) (2105:2105:2105))
        (PORT d[9] (2160:2160:2160) (2295:2295:2295))
        (PORT d[10] (2169:2169:2169) (2206:2206:2206))
        (PORT d[11] (1977:1977:1977) (2123:2123:2123))
        (PORT d[12] (1935:1935:1935) (2060:2060:2060))
        (PORT clk (1989:1989:1989) (1981:1981:1981))
        (PORT stall (2878:2878:2878) (2752:2752:2752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1981:1981:1981))
        (PORT d[0] (1622:1622:1622) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1595:1595:1595))
        (PORT datab (1914:1914:1914) (2005:2005:2005))
        (PORT datac (1103:1103:1103) (1121:1121:1121))
        (PORT datad (1479:1479:1479) (1545:1545:1545))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1496:1496:1496))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (1852:1852:1852) (1932:1932:1932))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[10\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1471:1471:1471))
        (PORT datab (245:245:245) (329:329:329))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (544:544:544) (709:709:709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3302:3302:3302) (3618:3618:3618))
        (PORT datab (1435:1435:1435) (1504:1504:1504))
        (PORT datac (896:896:896) (957:957:957))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1094:1094:1094) (1087:1087:1087))
        (PORT sload (2140:2140:2140) (2172:2172:2172))
        (PORT ena (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (488:488:488))
        (PORT datab (1382:1382:1382) (1443:1443:1443))
        (PORT datad (722:722:722) (777:777:777))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2596:2596:2596))
        (PORT clk (2060:2060:2060) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2576:2576:2576))
        (PORT d[1] (3118:3118:3118) (3413:3413:3413))
        (PORT d[2] (2478:2478:2478) (2632:2632:2632))
        (PORT d[3] (2398:2398:2398) (2540:2540:2540))
        (PORT d[4] (1818:1818:1818) (2029:2029:2029))
        (PORT d[5] (2013:2013:2013) (2234:2234:2234))
        (PORT d[6] (2255:2255:2255) (2442:2442:2442))
        (PORT d[7] (2508:2508:2508) (2588:2588:2588))
        (PORT d[8] (2629:2629:2629) (2845:2845:2845))
        (PORT d[9] (2385:2385:2385) (2626:2626:2626))
        (PORT d[10] (2568:2568:2568) (2733:2733:2733))
        (PORT d[11] (3151:3151:3151) (3326:3326:3326))
        (PORT d[12] (2915:2915:2915) (2973:2973:2973))
        (PORT clk (2057:2057:2057) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2183:2183:2183))
        (PORT clk (2057:2057:2057) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (PORT d[0] (2681:2681:2681) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1962:1962:1962))
        (PORT d[1] (1634:1634:1634) (1761:1761:1761))
        (PORT d[2] (2031:2031:2031) (2184:2184:2184))
        (PORT d[3] (1948:1948:1948) (2059:2059:2059))
        (PORT d[4] (2010:2010:2010) (2129:2129:2129))
        (PORT d[5] (1843:1843:1843) (1971:1971:1971))
        (PORT d[6] (2123:2123:2123) (2251:2251:2251))
        (PORT d[7] (2240:2240:2240) (2363:2363:2363))
        (PORT d[8] (1620:1620:1620) (1727:1727:1727))
        (PORT d[9] (2026:2026:2026) (2159:2159:2159))
        (PORT d[10] (1972:1972:1972) (2037:2037:2037))
        (PORT d[11] (1943:1943:1943) (2078:2078:2078))
        (PORT d[12] (1703:1703:1703) (1800:1800:1800))
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (PORT stall (2340:2340:2340) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (PORT d[0] (1532:1532:1532) (1599:1599:1599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2542:2542:2542))
        (PORT clk (2061:2061:2061) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2901:2901:2901))
        (PORT d[1] (3451:3451:3451) (3769:3769:3769))
        (PORT d[2] (2186:2186:2186) (2348:2348:2348))
        (PORT d[3] (2390:2390:2390) (2552:2552:2552))
        (PORT d[4] (2767:2767:2767) (3034:3034:3034))
        (PORT d[5] (2333:2333:2333) (2555:2555:2555))
        (PORT d[6] (2873:2873:2873) (3089:3089:3089))
        (PORT d[7] (2822:2822:2822) (2904:2904:2904))
        (PORT d[8] (2693:2693:2693) (2766:2766:2766))
        (PORT d[9] (2148:2148:2148) (2396:2396:2396))
        (PORT d[10] (2883:2883:2883) (3050:3050:3050))
        (PORT d[11] (3357:3357:3357) (3561:3561:3561))
        (PORT d[12] (2412:2412:2412) (2487:2487:2487))
        (PORT clk (2058:2058:2058) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (1917:1917:1917))
        (PORT clk (2058:2058:2058) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
        (PORT d[0] (2415:2415:2415) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1936:1936:1936))
        (PORT d[1] (1663:1663:1663) (1782:1782:1782))
        (PORT d[2] (1718:1718:1718) (1872:1872:1872))
        (PORT d[3] (1917:1917:1917) (2031:2031:2031))
        (PORT d[4] (1962:1962:1962) (2083:2083:2083))
        (PORT d[5] (1839:1839:1839) (1961:1961:1961))
        (PORT d[6] (2024:2024:2024) (2117:2117:2117))
        (PORT d[7] (1929:1929:1929) (2050:2050:2050))
        (PORT d[8] (1607:1607:1607) (1712:1712:1712))
        (PORT d[9] (2013:2013:2013) (2157:2157:2157))
        (PORT d[10] (1962:1962:1962) (2063:2063:2063))
        (PORT d[11] (1946:1946:1946) (2084:2084:2084))
        (PORT d[12] (1635:1635:1635) (1722:1722:1722))
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (PORT stall (2428:2428:2428) (2354:2354:2354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (PORT d[0] (1464:1464:1464) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1116:1116:1116))
        (PORT datab (1562:1562:1562) (1651:1651:1651))
        (PORT datac (1273:1273:1273) (1359:1359:1359))
        (PORT datad (1268:1268:1268) (1370:1370:1370))
        (IOPATH dataa combout (301:301:301) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1770:1770:1770))
        (PORT clk (2063:2063:2063) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1514:1514:1514))
        (PORT d[1] (2946:2946:2946) (3123:3123:3123))
        (PORT d[2] (1556:1556:1556) (1642:1642:1642))
        (PORT d[3] (1407:1407:1407) (1540:1540:1540))
        (PORT d[4] (1987:1987:1987) (2109:2109:2109))
        (PORT d[5] (1374:1374:1374) (1476:1476:1476))
        (PORT d[6] (2077:2077:2077) (2228:2228:2228))
        (PORT d[7] (1394:1394:1394) (1502:1502:1502))
        (PORT d[8] (1100:1100:1100) (1232:1232:1232))
        (PORT d[9] (1629:1629:1629) (1745:1745:1745))
        (PORT d[10] (3152:3152:3152) (3267:3267:3267))
        (PORT d[11] (1858:1858:1858) (1998:1998:1998))
        (PORT d[12] (2040:2040:2040) (2201:2201:2201))
        (PORT clk (2060:2060:2060) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (2078:2078:2078))
        (PORT clk (2060:2060:2060) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2090:2090:2090))
        (PORT d[0] (2521:2521:2521) (2615:2615:2615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1425:1425:1425))
        (PORT d[1] (1327:1327:1327) (1416:1416:1416))
        (PORT d[2] (1306:1306:1306) (1398:1398:1398))
        (PORT d[3] (1618:1618:1618) (1688:1688:1688))
        (PORT d[4] (1349:1349:1349) (1406:1406:1406))
        (PORT d[5] (1411:1411:1411) (1476:1476:1476))
        (PORT d[6] (1045:1045:1045) (1133:1133:1133))
        (PORT d[7] (1663:1663:1663) (1766:1766:1766))
        (PORT d[8] (1257:1257:1257) (1321:1321:1321))
        (PORT d[9] (1052:1052:1052) (1135:1135:1135))
        (PORT d[10] (1045:1045:1045) (1134:1134:1134))
        (PORT d[11] (1935:1935:1935) (2071:2071:2071))
        (PORT d[12] (1883:1883:1883) (1963:1963:1963))
        (PORT clk (2024:2024:2024) (2017:2017:2017))
        (PORT stall (1947:1947:1947) (1946:1946:1946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2017:2017:2017))
        (PORT d[0] (1120:1120:1120) (1129:1129:1129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2239:2239:2239))
        (PORT clk (2057:2057:2057) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2623:2623:2623))
        (PORT d[1] (3132:3132:3132) (3423:3423:3423))
        (PORT d[2] (2463:2463:2463) (2610:2610:2610))
        (PORT d[3] (2079:2079:2079) (2236:2236:2236))
        (PORT d[4] (2438:2438:2438) (2701:2701:2701))
        (PORT d[5] (2034:2034:2034) (2254:2254:2254))
        (PORT d[6] (2610:2610:2610) (2812:2812:2812))
        (PORT d[7] (3061:3061:3061) (3143:3143:3143))
        (PORT d[8] (2601:2601:2601) (2811:2811:2811))
        (PORT d[9] (2664:2664:2664) (2889:2889:2889))
        (PORT d[10] (2563:2563:2563) (2723:2723:2723))
        (PORT d[11] (3348:3348:3348) (3532:3532:3532))
        (PORT d[12] (2743:2743:2743) (2824:2824:2824))
        (PORT clk (2054:2054:2054) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2383:2383:2383))
        (PORT clk (2054:2054:2054) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2084:2084:2084))
        (PORT d[0] (2551:2551:2551) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2192:2192:2192))
        (PORT d[1] (1950:1950:1950) (2096:2096:2096))
        (PORT d[2] (2211:2211:2211) (2261:2261:2261))
        (PORT d[3] (2031:2031:2031) (2189:2189:2189))
        (PORT d[4] (2003:2003:2003) (2125:2125:2125))
        (PORT d[5] (1878:1878:1878) (2026:2026:2026))
        (PORT d[6] (2182:2182:2182) (2333:2333:2333))
        (PORT d[7] (2261:2261:2261) (2381:2381:2381))
        (PORT d[8] (1896:1896:1896) (2003:2003:2003))
        (PORT d[9] (1989:1989:1989) (2118:2118:2118))
        (PORT d[10] (2152:2152:2152) (2310:2310:2310))
        (PORT d[11] (1951:1951:1951) (2065:2065:2065))
        (PORT d[12] (1681:1681:1681) (1809:1809:1809))
        (PORT clk (2018:2018:2018) (2011:2011:2011))
        (PORT stall (2357:2357:2357) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2011:2011:2011))
        (PORT d[0] (1445:1445:1445) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1149:1149:1149))
        (PORT datab (997:997:997) (1080:1080:1080))
        (PORT datac (909:909:909) (944:944:944))
        (PORT datad (1548:1548:1548) (1638:1638:1638))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2873:2873:2873))
        (PORT clk (2071:2071:2071) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2816:2816:2816))
        (PORT d[1] (3721:3721:3721) (4033:4033:4033))
        (PORT d[2] (1873:1873:1873) (1994:1994:1994))
        (PORT d[3] (2140:2140:2140) (2181:2181:2181))
        (PORT d[4] (2147:2147:2147) (2355:2355:2355))
        (PORT d[5] (2381:2381:2381) (2641:2641:2641))
        (PORT d[6] (2827:2827:2827) (3061:3061:3061))
        (PORT d[7] (3067:3067:3067) (3165:3165:3165))
        (PORT d[8] (2805:2805:2805) (2897:2897:2897))
        (PORT d[9] (2465:2465:2465) (2724:2724:2724))
        (PORT d[10] (2274:2274:2274) (2363:2363:2363))
        (PORT d[11] (3177:3177:3177) (3407:3407:3407))
        (PORT d[12] (2769:2769:2769) (2854:2854:2854))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2303:2303:2303))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (PORT d[0] (2771:2771:2771) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1916:1916:1916))
        (PORT d[1] (1561:1561:1561) (1656:1656:1656))
        (PORT d[2] (1702:1702:1702) (1830:1830:1830))
        (PORT d[3] (1619:1619:1619) (1710:1710:1710))
        (PORT d[4] (1830:1830:1830) (1857:1857:1857))
        (PORT d[5] (1684:1684:1684) (1811:1811:1811))
        (PORT d[6] (1750:1750:1750) (1837:1837:1837))
        (PORT d[7] (1873:1873:1873) (1966:1966:1966))
        (PORT d[8] (1600:1600:1600) (1725:1725:1725))
        (PORT d[9] (2031:2031:2031) (2136:2136:2136))
        (PORT d[10] (1691:1691:1691) (1752:1752:1752))
        (PORT d[11] (1797:1797:1797) (1892:1892:1892))
        (PORT d[12] (1358:1358:1358) (1467:1467:1467))
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT stall (2189:2189:2189) (2120:2120:2120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT d[0] (1158:1158:1158) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2842:2842:2842))
        (PORT clk (2061:2061:2061) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2851:2851:2851))
        (PORT d[1] (3442:3442:3442) (3740:3740:3740))
        (PORT d[2] (2153:2153:2153) (2295:2295:2295))
        (PORT d[3] (2213:2213:2213) (2257:2257:2257))
        (PORT d[4] (2719:2719:2719) (2995:2995:2995))
        (PORT d[5] (2341:2341:2341) (2567:2567:2567))
        (PORT d[6] (2843:2843:2843) (3057:3057:3057))
        (PORT d[7] (2804:2804:2804) (2905:2905:2905))
        (PORT d[8] (2379:2379:2379) (2432:2432:2432))
        (PORT d[9] (2467:2467:2467) (2727:2727:2727))
        (PORT d[10] (2864:2864:2864) (3033:3033:3033))
        (PORT d[11] (2906:2906:2906) (3110:3110:3110))
        (PORT d[12] (2747:2747:2747) (2828:2828:2828))
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2242:2242:2242))
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2092:2092:2092))
        (PORT d[0] (2478:2478:2478) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1674:1674:1674))
        (PORT d[1] (1650:1650:1650) (1774:1774:1774))
        (PORT d[2] (1695:1695:1695) (1846:1846:1846))
        (PORT d[3] (1678:1678:1678) (1800:1800:1800))
        (PORT d[4] (1972:1972:1972) (2096:2096:2096))
        (PORT d[5] (1907:1907:1907) (2039:2039:2039))
        (PORT d[6] (1758:1758:1758) (1853:1853:1853))
        (PORT d[7] (1940:1940:1940) (2058:2058:2058))
        (PORT d[8] (1783:1783:1783) (1870:1870:1870))
        (PORT d[9] (2015:2015:2015) (2162:2162:2162))
        (PORT d[10] (1976:1976:1976) (2075:2075:2075))
        (PORT d[11] (1947:1947:1947) (2085:2085:2085))
        (PORT d[12] (1374:1374:1374) (1469:1469:1469))
        (PORT clk (2022:2022:2022) (2019:2019:2019))
        (PORT stall (2222:2222:2222) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2019:2019:2019))
        (PORT d[0] (1472:1472:1472) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1418:1418:1418))
        (PORT datab (1029:1029:1029) (1138:1138:1138))
        (PORT datac (1491:1491:1491) (1495:1495:1495))
        (PORT datad (1276:1276:1276) (1352:1352:1352))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1737:1737:1737))
        (PORT clk (2059:2059:2059) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (3073:3073:3073))
        (PORT d[1] (3389:3389:3389) (3662:3662:3662))
        (PORT d[2] (1609:1609:1609) (1727:1727:1727))
        (PORT d[3] (1418:1418:1418) (1465:1465:1465))
        (PORT d[4] (3335:3335:3335) (3617:3617:3617))
        (PORT d[5] (1972:1972:1972) (2169:2169:2169))
        (PORT d[6] (2630:2630:2630) (2842:2842:2842))
        (PORT d[7] (2013:2013:2013) (2085:2085:2085))
        (PORT d[8] (2215:2215:2215) (2288:2288:2288))
        (PORT d[9] (3026:3026:3026) (3301:3301:3301))
        (PORT d[10] (1987:1987:1987) (2068:2068:2068))
        (PORT d[11] (2595:2595:2595) (2739:2739:2739))
        (PORT d[12] (2380:2380:2380) (2487:2487:2487))
        (PORT clk (2056:2056:2056) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2180:2180:2180))
        (PORT clk (2056:2056:2056) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2089:2089:2089))
        (PORT d[0] (2624:2624:2624) (2717:2717:2717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1078:1078:1078))
        (PORT d[1] (1361:1361:1361) (1377:1377:1377))
        (PORT d[2] (1066:1066:1066) (1070:1070:1070))
        (PORT d[3] (2007:2007:2007) (2040:2040:2040))
        (PORT d[4] (994:994:994) (997:997:997))
        (PORT d[5] (1622:1622:1622) (1749:1749:1749))
        (PORT d[6] (1368:1368:1368) (1391:1391:1391))
        (PORT d[7] (1410:1410:1410) (1431:1431:1431))
        (PORT d[8] (1391:1391:1391) (1413:1413:1413))
        (PORT d[9] (1378:1378:1378) (1399:1399:1399))
        (PORT d[10] (1408:1408:1408) (1421:1421:1421))
        (PORT d[11] (1438:1438:1438) (1457:1457:1457))
        (PORT d[12] (1302:1302:1302) (1378:1378:1378))
        (PORT clk (2020:2020:2020) (2016:2016:2016))
        (PORT stall (2115:2115:2115) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2016:2016:2016))
        (PORT d[0] (1145:1145:1145) (1100:1100:1100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1412:1412:1412))
        (PORT clk (2078:2078:2078) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1160:1160:1160))
        (PORT d[1] (1054:1054:1054) (1154:1154:1154))
        (PORT d[2] (1882:1882:1882) (1960:1960:1960))
        (PORT d[3] (1052:1052:1052) (1148:1148:1148))
        (PORT d[4] (1363:1363:1363) (1466:1466:1466))
        (PORT d[5] (787:787:787) (882:882:882))
        (PORT d[6] (2395:2395:2395) (2573:2573:2573))
        (PORT d[7] (803:803:803) (882:882:882))
        (PORT d[8] (773:773:773) (869:869:869))
        (PORT d[9] (1294:1294:1294) (1379:1379:1379))
        (PORT d[10] (2099:2099:2099) (2205:2205:2205))
        (PORT d[11] (1032:1032:1032) (1129:1129:1129))
        (PORT d[12] (1038:1038:1038) (1134:1134:1134))
        (PORT clk (2075:2075:2075) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1440:1440:1440))
        (PORT clk (2075:2075:2075) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
        (PORT d[0] (1698:1698:1698) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1173:1173:1173))
        (PORT d[1] (994:994:994) (1045:1045:1045))
        (PORT d[2] (1149:1149:1149) (1168:1168:1168))
        (PORT d[3] (1287:1287:1287) (1356:1356:1356))
        (PORT d[4] (999:999:999) (1054:1054:1054))
        (PORT d[5] (1103:1103:1103) (1143:1143:1143))
        (PORT d[6] (777:777:777) (837:837:837))
        (PORT d[7] (1624:1624:1624) (1675:1675:1675))
        (PORT d[8] (1207:1207:1207) (1241:1241:1241))
        (PORT d[9] (764:764:764) (822:822:822))
        (PORT d[10] (722:722:722) (773:773:773))
        (PORT d[11] (1313:1313:1313) (1346:1346:1346))
        (PORT d[12] (1588:1588:1588) (1628:1628:1628))
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (PORT stall (1393:1393:1393) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (PORT d[0] (812:812:812) (801:801:801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1419:1419:1419))
        (PORT datab (1028:1028:1028) (1135:1135:1135))
        (PORT datac (1371:1371:1371) (1392:1392:1392))
        (PORT datad (542:542:542) (545:545:545))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1232:1232:1232) (1312:1312:1312))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1446:1446:1446) (1518:1518:1518))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (304:304:304) (326:326:326))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[8\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (386:386:386))
        (PORT datab (246:246:246) (328:328:328))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (566:566:566) (731:731:731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (416:416:416) (482:482:482))
        (PORT datac (3364:3364:3364) (3666:3666:3666))
        (PORT datad (618:618:618) (649:649:649))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1204:1204:1204) (1235:1235:1235))
        (PORT sload (1717:1717:1717) (1790:1790:1790))
        (PORT ena (1802:1802:1802) (1799:1799:1799))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (780:780:780))
        (PORT datab (403:403:403) (479:479:479))
        (PORT datad (727:727:727) (780:780:780))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (3001:3001:3001))
        (PORT clk (2058:2058:2058) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2875:2875:2875))
        (PORT d[1] (3117:3117:3117) (3412:3412:3412))
        (PORT d[2] (2467:2467:2467) (2608:2608:2608))
        (PORT d[3] (2384:2384:2384) (2538:2538:2538))
        (PORT d[4] (2776:2776:2776) (3061:3061:3061))
        (PORT d[5] (2012:2012:2012) (2233:2233:2233))
        (PORT d[6] (2852:2852:2852) (3050:3050:3050))
        (PORT d[7] (2538:2538:2538) (2623:2623:2623))
        (PORT d[8] (2628:2628:2628) (2844:2844:2844))
        (PORT d[9] (2644:2644:2644) (2890:2890:2890))
        (PORT d[10] (2568:2568:2568) (2732:2732:2732))
        (PORT d[11] (3143:3143:3143) (3325:3325:3325))
        (PORT d[12] (2504:2504:2504) (2568:2568:2568))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1940:1940:1940))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2086:2086:2086))
        (PORT d[0] (2417:2417:2417) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2169:2169:2169))
        (PORT d[1] (1906:1906:1906) (2041:2041:2041))
        (PORT d[2] (2015:2015:2015) (2177:2177:2177))
        (PORT d[3] (1972:1972:1972) (2105:2105:2105))
        (PORT d[4] (2013:2013:2013) (2161:2161:2161))
        (PORT d[5] (1844:1844:1844) (1972:1972:1972))
        (PORT d[6] (2156:2156:2156) (2303:2303:2303))
        (PORT d[7] (2244:2244:2244) (2383:2383:2383))
        (PORT d[8] (1737:1737:1737) (1854:1854:1854))
        (PORT d[9] (2019:2019:2019) (2141:2141:2141))
        (PORT d[10] (2129:2129:2129) (2284:2284:2284))
        (PORT d[11] (2145:2145:2145) (2248:2248:2248))
        (PORT d[12] (1674:1674:1674) (1799:1799:1799))
        (PORT clk (2019:2019:2019) (2013:2013:2013))
        (PORT stall (2532:2532:2532) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2013:2013:2013))
        (PORT d[0] (1474:1474:1474) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2310:2310:2310))
        (PORT clk (2026:2026:2026) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2893:2893:2893))
        (PORT d[1] (2790:2790:2790) (3063:3063:3063))
        (PORT d[2] (3205:3205:3205) (3462:3462:3462))
        (PORT d[3] (1813:1813:1813) (1933:1933:1933))
        (PORT d[4] (2160:2160:2160) (2409:2409:2409))
        (PORT d[5] (2381:2381:2381) (2657:2657:2657))
        (PORT d[6] (1609:1609:1609) (1774:1774:1774))
        (PORT d[7] (2647:2647:2647) (2751:2751:2751))
        (PORT d[8] (2626:2626:2626) (2845:2845:2845))
        (PORT d[9] (1813:1813:1813) (2045:2045:2045))
        (PORT d[10] (2515:2515:2515) (2612:2612:2612))
        (PORT d[11] (2757:2757:2757) (2872:2872:2872))
        (PORT d[12] (2499:2499:2499) (2601:2601:2601))
        (PORT clk (2023:2023:2023) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2222:2222:2222))
        (PORT clk (2023:2023:2023) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2056:2056:2056))
        (PORT d[0] (2707:2707:2707) (2759:2759:2759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2292:2292:2292))
        (PORT d[1] (2194:2194:2194) (2210:2210:2210))
        (PORT d[2] (2124:2124:2124) (2153:2153:2153))
        (PORT d[3] (2086:2086:2086) (2264:2264:2264))
        (PORT d[4] (2078:2078:2078) (2163:2163:2163))
        (PORT d[5] (2197:2197:2197) (2344:2344:2344))
        (PORT d[6] (2013:2013:2013) (2094:2094:2094))
        (PORT d[7] (2036:2036:2036) (2085:2085:2085))
        (PORT d[8] (1952:1952:1952) (1992:1992:1992))
        (PORT d[9] (2189:2189:2189) (2339:2339:2339))
        (PORT d[10] (2052:2052:2052) (2089:2089:2089))
        (PORT d[11] (1840:1840:1840) (1908:1908:1908))
        (PORT d[12] (1922:1922:1922) (2056:2056:2056))
        (PORT clk (1987:1987:1987) (1983:1983:1983))
        (PORT stall (2782:2782:2782) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1983:1983:1983))
        (PORT d[0] (1669:1669:1669) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1156:1156:1156))
        (PORT datab (1036:1036:1036) (1153:1153:1153))
        (PORT datac (1552:1552:1552) (1638:1638:1638))
        (PORT datad (1686:1686:1686) (1744:1744:1744))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2194:2194:2194))
        (PORT clk (2047:2047:2047) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2619:2619:2619))
        (PORT d[1] (2804:2804:2804) (3074:3074:3074))
        (PORT d[2] (2751:2751:2751) (2914:2914:2914))
        (PORT d[3] (2379:2379:2379) (2558:2558:2558))
        (PORT d[4] (2444:2444:2444) (2687:2687:2687))
        (PORT d[5] (2053:2053:2053) (2277:2277:2277))
        (PORT d[6] (1978:1978:1978) (2150:2150:2150))
        (PORT d[7] (3103:3103:3103) (3207:3207:3207))
        (PORT d[8] (3182:3182:3182) (3290:3290:3290))
        (PORT d[9] (2359:2359:2359) (2584:2584:2584))
        (PORT d[10] (3336:3336:3336) (3468:3468:3468))
        (PORT d[11] (2773:2773:2773) (2922:2922:2922))
        (PORT d[12] (3039:3039:3039) (3139:3139:3139))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (2056:2056:2056))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (PORT d[0] (2483:2483:2483) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (2026:2026:2026))
        (PORT d[1] (1959:1959:1959) (2122:2122:2122))
        (PORT d[2] (2273:2273:2273) (2407:2407:2407))
        (PORT d[3] (1893:1893:1893) (2045:2045:2045))
        (PORT d[4] (2010:2010:2010) (2134:2134:2134))
        (PORT d[5] (1896:1896:1896) (2038:2038:2038))
        (PORT d[6] (2139:2139:2139) (2267:2267:2267))
        (PORT d[7] (2009:2009:2009) (2161:2161:2161))
        (PORT d[8] (1929:1929:1929) (2055:2055:2055))
        (PORT d[9] (2013:2013:2013) (2158:2158:2158))
        (PORT d[10] (2168:2168:2168) (2326:2326:2326))
        (PORT d[11] (1956:1956:1956) (2094:2094:2094))
        (PORT d[12] (1680:1680:1680) (1829:1829:1829))
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (PORT stall (2829:2829:2829) (2729:2729:2729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (PORT d[0] (1611:1611:1611) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3319:3319:3319))
        (PORT clk (2032:2032:2032) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3803:3803:3803))
        (PORT d[1] (2243:2243:2243) (2370:2370:2370))
        (PORT d[2] (3667:3667:3667) (3939:3939:3939))
        (PORT d[3] (2776:2776:2776) (2974:2974:2974))
        (PORT d[4] (2048:2048:2048) (2268:2268:2268))
        (PORT d[5] (2973:2973:2973) (3281:3281:3281))
        (PORT d[6] (2175:2175:2175) (2342:2342:2342))
        (PORT d[7] (2673:2673:2673) (2863:2863:2863))
        (PORT d[8] (3037:3037:3037) (3267:3267:3267))
        (PORT d[9] (2354:2354:2354) (2628:2628:2628))
        (PORT d[10] (2486:2486:2486) (2689:2689:2689))
        (PORT d[11] (4607:4607:4607) (4878:4878:4878))
        (PORT d[12] (2722:2722:2722) (2946:2946:2946))
        (PORT clk (2029:2029:2029) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2234:2234:2234))
        (PORT clk (2029:2029:2029) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2058:2058:2058))
        (PORT d[0] (2717:2717:2717) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (2188:2188:2188))
        (PORT d[1] (1999:1999:1999) (2127:2127:2127))
        (PORT d[2] (2248:2248:2248) (2375:2375:2375))
        (PORT d[3] (2232:2232:2232) (2393:2393:2393))
        (PORT d[4] (2075:2075:2075) (2234:2234:2234))
        (PORT d[5] (1956:1956:1956) (2080:2080:2080))
        (PORT d[6] (2131:2131:2131) (2276:2276:2276))
        (PORT d[7] (2175:2175:2175) (2297:2297:2297))
        (PORT d[8] (2173:2173:2173) (2310:2310:2310))
        (PORT d[9] (2017:2017:2017) (2161:2161:2161))
        (PORT d[10] (2218:2218:2218) (2353:2353:2353))
        (PORT d[11] (1956:1956:1956) (2063:2063:2063))
        (PORT d[12] (2203:2203:2203) (2350:2350:2350))
        (PORT clk (1993:1993:1993) (1985:1985:1985))
        (PORT stall (2580:2580:2580) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1985:1985:1985))
        (PORT d[0] (1467:1467:1467) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1158:1158:1158))
        (PORT datab (1041:1041:1041) (1158:1158:1158))
        (PORT datac (1688:1688:1688) (1782:1782:1782))
        (PORT datad (1810:1810:1810) (1878:1878:1878))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1126:1126:1126))
        (PORT clk (2049:2049:2049) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2818:2818:2818))
        (PORT d[1] (3004:3004:3004) (3232:3232:3232))
        (PORT d[2] (1770:1770:1770) (1926:1926:1926))
        (PORT d[3] (1989:1989:1989) (2029:2029:2029))
        (PORT d[4] (2985:2985:2985) (3232:3232:3232))
        (PORT d[5] (2201:2201:2201) (2399:2399:2399))
        (PORT d[6] (2276:2276:2276) (2493:2493:2493))
        (PORT d[7] (1740:1740:1740) (1800:1800:1800))
        (PORT d[8] (2285:2285:2285) (2363:2363:2363))
        (PORT d[9] (2976:2976:2976) (3242:3242:3242))
        (PORT d[10] (2272:2272:2272) (2373:2373:2373))
        (PORT d[11] (2549:2549:2549) (2663:2663:2663))
        (PORT d[12] (1986:1986:1986) (2069:2069:2069))
        (PORT clk (2046:2046:2046) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (1977:1977:1977))
        (PORT clk (2046:2046:2046) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2081:2081:2081))
        (PORT d[0] (2459:2459:2459) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1734:1734:1734))
        (PORT d[1] (1639:1639:1639) (1761:1761:1761))
        (PORT d[2] (1655:1655:1655) (1696:1696:1696))
        (PORT d[3] (1351:1351:1351) (1392:1392:1392))
        (PORT d[4] (1754:1754:1754) (1791:1791:1791))
        (PORT d[5] (1626:1626:1626) (1751:1751:1751))
        (PORT d[6] (1754:1754:1754) (1792:1792:1792))
        (PORT d[7] (1902:1902:1902) (2039:2039:2039))
        (PORT d[8] (1706:1706:1706) (1731:1731:1731))
        (PORT d[9] (1717:1717:1717) (1732:1732:1732))
        (PORT d[10] (1636:1636:1636) (1751:1751:1751))
        (PORT d[11] (1793:1793:1793) (1805:1805:1805))
        (PORT d[12] (1644:1644:1644) (1723:1723:1723))
        (PORT clk (2010:2010:2010) (2008:2008:2008))
        (PORT stall (2361:2361:2361) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2008:2008:2008))
        (PORT d[0] (1522:1522:1522) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1052:1052:1052) (1130:1130:1130))
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1489:1489:1489))
        (PORT d[1] (2986:2986:2986) (3180:3180:3180))
        (PORT d[2] (1550:1550:1550) (1648:1648:1648))
        (PORT d[3] (1385:1385:1385) (1513:1513:1513))
        (PORT d[4] (2250:2250:2250) (2375:2375:2375))
        (PORT d[5] (1135:1135:1135) (1234:1234:1234))
        (PORT d[6] (2055:2055:2055) (2207:2207:2207))
        (PORT d[7] (2172:2172:2172) (2298:2298:2298))
        (PORT d[8] (1100:1100:1100) (1231:1231:1231))
        (PORT d[9] (1629:1629:1629) (1744:1744:1744))
        (PORT d[10] (3160:3160:3160) (3289:3289:3289))
        (PORT d[11] (1892:1892:1892) (2016:2016:2016))
        (PORT d[12] (2039:2039:2039) (2200:2200:2200))
        (PORT clk (2062:2062:2062) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1476:1476:1476))
        (PORT clk (2062:2062:2062) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (PORT d[0] (2008:2008:2008) (2013:2013:2013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1487:1487:1487))
        (PORT d[1] (1288:1288:1288) (1373:1373:1373))
        (PORT d[2] (1350:1350:1350) (1426:1426:1426))
        (PORT d[3] (1265:1265:1265) (1349:1349:1349))
        (PORT d[4] (1370:1370:1370) (1430:1430:1430))
        (PORT d[5] (1561:1561:1561) (1648:1648:1648))
        (PORT d[6] (1044:1044:1044) (1132:1132:1132))
        (PORT d[7] (1319:1319:1319) (1380:1380:1380))
        (PORT d[8] (1278:1278:1278) (1343:1343:1343))
        (PORT d[9] (1078:1078:1078) (1166:1166:1166))
        (PORT d[10] (1071:1071:1071) (1163:1163:1163))
        (PORT d[11] (1512:1512:1512) (1580:1580:1580))
        (PORT d[12] (2082:2082:2082) (2136:2136:2136))
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (PORT stall (1934:1934:1934) (1917:1917:1917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (PORT d[0] (1080:1080:1080) (1090:1090:1090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1157:1157:1157))
        (PORT datab (1041:1041:1041) (1161:1161:1161))
        (PORT datac (1111:1111:1111) (1158:1158:1158))
        (PORT datad (823:823:823) (825:825:825))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2690:2690:2690))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2623:2623:2623))
        (PORT d[1] (3101:3101:3101) (3375:3375:3375))
        (PORT d[2] (2493:2493:2493) (2658:2658:2658))
        (PORT d[3] (2397:2397:2397) (2545:2545:2545))
        (PORT d[4] (2707:2707:2707) (2948:2948:2948))
        (PORT d[5] (1994:1994:1994) (2207:2207:2207))
        (PORT d[6] (2560:2560:2560) (2755:2755:2755))
        (PORT d[7] (2788:2788:2788) (2873:2873:2873))
        (PORT d[8] (2615:2615:2615) (2814:2814:2814))
        (PORT d[9] (2639:2639:2639) (2858:2858:2858))
        (PORT d[10] (2582:2582:2582) (2733:2733:2733))
        (PORT d[11] (3076:3076:3076) (3267:3267:3267))
        (PORT d[12] (2700:2700:2700) (2796:2796:2796))
        (PORT clk (2052:2052:2052) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1964:1964:1964))
        (PORT clk (2052:2052:2052) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
        (PORT d[0] (2429:2429:2429) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2173:2173:2173))
        (PORT d[1] (1963:1963:1963) (2104:2104:2104))
        (PORT d[2] (2067:2067:2067) (2229:2229:2229))
        (PORT d[3] (2240:2240:2240) (2395:2395:2395))
        (PORT d[4] (2025:2025:2025) (2150:2150:2150))
        (PORT d[5] (2115:2115:2115) (2240:2240:2240))
        (PORT d[6] (2223:2223:2223) (2347:2347:2347))
        (PORT d[7] (2234:2234:2234) (2351:2351:2351))
        (PORT d[8] (1924:1924:1924) (2034:2034:2034))
        (PORT d[9] (1998:1998:1998) (2145:2145:2145))
        (PORT d[10] (2141:2141:2141) (2274:2274:2274))
        (PORT d[11] (1969:1969:1969) (2098:2098:2098))
        (PORT d[12] (1696:1696:1696) (1834:1834:1834))
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (PORT stall (2633:2633:2633) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (PORT d[0] (1742:1742:1742) (1810:1810:1810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (3020:3020:3020))
        (PORT clk (2020:2020:2020) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (4070:4070:4070))
        (PORT d[1] (2773:2773:2773) (2913:2913:2913))
        (PORT d[2] (3681:3681:3681) (3965:3965:3965))
        (PORT d[3] (3122:3122:3122) (3326:3326:3326))
        (PORT d[4] (2339:2339:2339) (2537:2537:2537))
        (PORT d[5] (2778:2778:2778) (3080:3080:3080))
        (PORT d[6] (2052:2052:2052) (2188:2188:2188))
        (PORT d[7] (2964:2964:2964) (3174:3174:3174))
        (PORT d[8] (3184:3184:3184) (3351:3351:3351))
        (PORT d[9] (2066:2066:2066) (2304:2304:2304))
        (PORT d[10] (2532:2532:2532) (2767:2767:2767))
        (PORT d[11] (4081:4081:4081) (4341:4341:4341))
        (PORT d[12] (2735:2735:2735) (2953:2953:2953))
        (PORT clk (2017:2017:2017) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2288:2288:2288))
        (PORT clk (2017:2017:2017) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2048:2048:2048))
        (PORT d[0] (2431:2431:2431) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2231:2231:2231))
        (PORT d[1] (1843:1843:1843) (1944:1944:1944))
        (PORT d[2] (2113:2113:2113) (2214:2214:2214))
        (PORT d[3] (2226:2226:2226) (2385:2385:2385))
        (PORT d[4] (2096:2096:2096) (2256:2256:2256))
        (PORT d[5] (1976:1976:1976) (2098:2098:2098))
        (PORT d[6] (2153:2153:2153) (2304:2304:2304))
        (PORT d[7] (2283:2283:2283) (2440:2440:2440))
        (PORT d[8] (2148:2148:2148) (2283:2283:2283))
        (PORT d[9] (1966:1966:1966) (2094:2094:2094))
        (PORT d[10] (2248:2248:2248) (2408:2408:2408))
        (PORT d[11] (1945:1945:1945) (2058:2058:2058))
        (PORT d[12] (2219:2219:2219) (2361:2361:2361))
        (PORT clk (1981:1981:1981) (1975:1975:1975))
        (PORT stall (2616:2616:2616) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1975:1975:1975))
        (PORT d[0] (1569:1569:1569) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1157:1157:1157))
        (PORT datab (1040:1040:1040) (1159:1159:1159))
        (PORT datac (1515:1515:1515) (1605:1605:1605))
        (PORT datad (1635:1635:1635) (1739:1739:1739))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1556:1556:1556))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1552:1552:1552))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (175:175:175) (200:200:200))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (381:381:381))
        (PORT datab (245:245:245) (329:329:329))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (596:596:596) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3511:3511:3511) (3870:3870:3870))
        (PORT datac (1137:1137:1137) (1197:1197:1197))
        (PORT datad (1109:1109:1109) (1162:1162:1162))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1753:1753:1753))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (687:687:687) (707:707:707))
        (PORT sload (1747:1747:1747) (1845:1845:1845))
        (PORT ena (1841:1841:1841) (1870:1870:1870))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[7\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1081:1081:1081))
        (PORT datab (441:441:441) (502:502:502))
        (PORT datad (729:729:729) (780:780:780))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (213:213:213) (246:246:246))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1729:1729:1729))
        (PORT clk (2053:2053:2053) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1832:1832:1832))
        (PORT d[1] (2929:2929:2929) (3131:3131:3131))
        (PORT d[2] (1813:1813:1813) (1919:1919:1919))
        (PORT d[3] (1725:1725:1725) (1856:1856:1856))
        (PORT d[4] (1941:1941:1941) (2062:2062:2062))
        (PORT d[5] (1414:1414:1414) (1538:1538:1538))
        (PORT d[6] (1764:1764:1764) (1895:1895:1895))
        (PORT d[7] (1672:1672:1672) (1796:1796:1796))
        (PORT d[8] (1429:1429:1429) (1595:1595:1595))
        (PORT d[9] (1910:1910:1910) (2041:2041:2041))
        (PORT d[10] (2861:2861:2861) (2967:2967:2967))
        (PORT d[11] (1854:1854:1854) (1955:1955:1955))
        (PORT d[12] (2729:2729:2729) (2954:2954:2954))
        (PORT clk (2050:2050:2050) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (2084:2084:2084))
        (PORT clk (2050:2050:2050) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2083:2083:2083))
        (PORT d[0] (2536:2536:2536) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1754:1754:1754))
        (PORT d[1] (1584:1584:1584) (1690:1690:1690))
        (PORT d[2] (1605:1605:1605) (1724:1724:1724))
        (PORT d[3] (1560:1560:1560) (1640:1640:1640))
        (PORT d[4] (1656:1656:1656) (1733:1733:1733))
        (PORT d[5] (1857:1857:1857) (1927:1927:1927))
        (PORT d[6] (1335:1335:1335) (1443:1443:1443))
        (PORT d[7] (1595:1595:1595) (1669:1669:1669))
        (PORT d[8] (1576:1576:1576) (1663:1663:1663))
        (PORT d[9] (1391:1391:1391) (1505:1505:1505))
        (PORT d[10] (1361:1361:1361) (1453:1453:1453))
        (PORT d[11] (1912:1912:1912) (2044:2044:2044))
        (PORT d[12] (1867:1867:1867) (1957:1957:1957))
        (PORT clk (2014:2014:2014) (2010:2010:2010))
        (PORT stall (2225:2225:2225) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2010:2010:2010))
        (PORT d[0] (1084:1084:1084) (1091:1091:1091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3931:3931:3931))
        (PORT clk (2052:2052:2052) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2881:2881:2881))
        (PORT d[1] (2805:2805:2805) (3075:3075:3075))
        (PORT d[2] (2761:2761:2761) (2903:2903:2903))
        (PORT d[3] (2396:2396:2396) (2548:2548:2548))
        (PORT d[4] (2435:2435:2435) (2687:2687:2687))
        (PORT d[5] (2220:2220:2220) (2420:2420:2420))
        (PORT d[6] (1979:1979:1979) (2151:2151:2151))
        (PORT d[7] (3122:3122:3122) (3212:3212:3212))
        (PORT d[8] (2331:2331:2331) (2544:2544:2544))
        (PORT d[9] (2364:2364:2364) (2592:2592:2592))
        (PORT d[10] (2264:2264:2264) (2409:2409:2409))
        (PORT d[11] (2881:2881:2881) (3034:3034:3034))
        (PORT d[12] (3001:3001:3001) (3117:3117:3117))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2092:2092:2092))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2080:2080:2080))
        (PORT d[0] (2518:2518:2518) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2198:2198:2198))
        (PORT d[1] (1934:1934:1934) (2083:2083:2083))
        (PORT d[2] (2292:2292:2292) (2402:2402:2402))
        (PORT d[3] (2006:2006:2006) (2162:2162:2162))
        (PORT d[4] (2149:2149:2149) (2265:2265:2265))
        (PORT d[5] (1918:1918:1918) (2063:2063:2063))
        (PORT d[6] (2168:2168:2168) (2305:2305:2305))
        (PORT d[7] (2008:2008:2008) (2161:2161:2161))
        (PORT d[8] (2163:2163:2163) (2260:2260:2260))
        (PORT d[9] (2035:2035:2035) (2165:2165:2165))
        (PORT d[10] (2155:2155:2155) (2297:2297:2297))
        (PORT d[11] (1980:1980:1980) (2121:2121:2121))
        (PORT d[12] (1700:1700:1700) (1849:1849:1849))
        (PORT clk (2013:2013:2013) (2007:2007:2007))
        (PORT stall (2754:2754:2754) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2007:2007:2007))
        (PORT d[0] (1591:1591:1591) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1196:1196:1196))
        (PORT datab (1286:1286:1286) (1372:1372:1372))
        (PORT datac (1808:1808:1808) (1879:1879:1879))
        (PORT datad (1471:1471:1471) (1547:1547:1547))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1786:1786:1786))
        (PORT clk (2070:2070:2070) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2414:2414:2414))
        (PORT d[1] (3765:3765:3765) (4085:4085:4085))
        (PORT d[2] (1796:1796:1796) (1908:1908:1908))
        (PORT d[3] (2175:2175:2175) (2219:2219:2219))
        (PORT d[4] (2693:2693:2693) (2947:2947:2947))
        (PORT d[5] (3082:3082:3082) (3362:3362:3362))
        (PORT d[6] (2335:2335:2335) (2564:2564:2564))
        (PORT d[7] (3052:3052:3052) (3151:3151:3151))
        (PORT d[8] (2244:2244:2244) (2301:2301:2301))
        (PORT d[9] (2794:2794:2794) (3074:3074:3074))
        (PORT d[10] (2577:2577:2577) (2661:2661:2661))
        (PORT d[11] (3511:3511:3511) (3743:3743:3743))
        (PORT d[12] (3063:3063:3063) (3145:3145:3145))
        (PORT clk (2067:2067:2067) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1590:1590:1590))
        (PORT clk (2067:2067:2067) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2100:2100:2100))
        (PORT d[0] (2129:2129:2129) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (1949:1949:1949))
        (PORT d[1] (1630:1630:1630) (1745:1745:1745))
        (PORT d[2] (1827:1827:1827) (1900:1900:1900))
        (PORT d[3] (1914:1914:1914) (2034:2034:2034))
        (PORT d[4] (1810:1810:1810) (1889:1889:1889))
        (PORT d[5] (1952:1952:1952) (2111:2111:2111))
        (PORT d[6] (1725:1725:1725) (1796:1796:1796))
        (PORT d[7] (1870:1870:1870) (1938:1938:1938))
        (PORT d[8] (1906:1906:1906) (2037:2037:2037))
        (PORT d[9] (1995:1995:1995) (2107:2107:2107))
        (PORT d[10] (1779:1779:1779) (1890:1890:1890))
        (PORT d[11] (1904:1904:1904) (1943:1943:1943))
        (PORT d[12] (1332:1332:1332) (1424:1424:1424))
        (PORT clk (2031:2031:2031) (2027:2027:2027))
        (PORT stall (2398:2398:2398) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2027:2027:2027))
        (PORT d[0] (1379:1379:1379) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3556:3556:3556))
        (PORT clk (2037:2037:2037) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2853:2853:2853))
        (PORT d[1] (2671:2671:2671) (2916:2916:2916))
        (PORT d[2] (3077:3077:3077) (3276:3276:3276))
        (PORT d[3] (2372:2372:2372) (2500:2500:2500))
        (PORT d[4] (2123:2123:2123) (2362:2362:2362))
        (PORT d[5] (2035:2035:2035) (2239:2239:2239))
        (PORT d[6] (2245:2245:2245) (2405:2405:2405))
        (PORT d[7] (3403:3403:3403) (3482:3482:3482))
        (PORT d[8] (2592:2592:2592) (2788:2788:2788))
        (PORT d[9] (2000:2000:2000) (2220:2220:2220))
        (PORT d[10] (2850:2850:2850) (3008:3008:3008))
        (PORT d[11] (2808:2808:2808) (2975:2975:2975))
        (PORT d[12] (3628:3628:3628) (3758:3758:3758))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2220:2220:2220))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2068:2068:2068))
        (PORT d[0] (2723:2723:2723) (2783:2783:2783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (2033:2033:2033))
        (PORT d[1] (2212:2212:2212) (2381:2381:2381))
        (PORT d[2] (2054:2054:2054) (2216:2216:2216))
        (PORT d[3] (1928:1928:1928) (2054:2054:2054))
        (PORT d[4] (2014:2014:2014) (2134:2134:2134))
        (PORT d[5] (1946:1946:1946) (2113:2113:2113))
        (PORT d[6] (2201:2201:2201) (2331:2331:2331))
        (PORT d[7] (2027:2027:2027) (2164:2164:2164))
        (PORT d[8] (2229:2229:2229) (2347:2347:2347))
        (PORT d[9] (2049:2049:2049) (2184:2184:2184))
        (PORT d[10] (2157:2157:2157) (2295:2295:2295))
        (PORT d[11] (1950:1950:1950) (2070:2070:2070))
        (PORT d[12] (1680:1680:1680) (1816:1816:1816))
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT stall (2633:2633:2633) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT d[0] (1505:1505:1505) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1622:1622:1622))
        (PORT datab (1287:1287:1287) (1373:1373:1373))
        (PORT datac (1249:1249:1249) (1353:1353:1353))
        (PORT datad (1903:1903:1903) (2022:2022:2022))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1786:1786:1786))
        (PORT clk (2044:2044:2044) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2155:2155:2155))
        (PORT d[1] (2371:2371:2371) (2568:2568:2568))
        (PORT d[2] (2407:2407:2407) (2531:2531:2531))
        (PORT d[3] (2037:2037:2037) (2195:2195:2195))
        (PORT d[4] (1972:1972:1972) (2112:2112:2112))
        (PORT d[5] (2450:2450:2450) (2734:2734:2734))
        (PORT d[6] (1506:1506:1506) (1608:1608:1608))
        (PORT d[7] (1983:1983:1983) (2112:2112:2112))
        (PORT d[8] (1728:1728:1728) (1885:1885:1885))
        (PORT d[9] (1922:1922:1922) (2083:2083:2083))
        (PORT d[10] (2842:2842:2842) (2928:2928:2928))
        (PORT d[11] (1862:1862:1862) (2011:2011:2011))
        (PORT d[12] (2719:2719:2719) (2955:2955:2955))
        (PORT clk (2041:2041:2041) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (1799:1799:1799))
        (PORT clk (2041:2041:2041) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2074:2074:2074))
        (PORT d[0] (2335:2335:2335) (2336:2336:2336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2025:2025:2025))
        (PORT d[1] (1958:1958:1958) (2063:2063:2063))
        (PORT d[2] (1931:1931:1931) (2049:2049:2049))
        (PORT d[3] (1575:1575:1575) (1659:1659:1659))
        (PORT d[4] (1943:1943:1943) (2017:2017:2017))
        (PORT d[5] (1556:1556:1556) (1668:1668:1668))
        (PORT d[6] (1690:1690:1690) (1770:1770:1770))
        (PORT d[7] (1658:1658:1658) (1761:1761:1761))
        (PORT d[8] (1852:1852:1852) (1955:1955:1955))
        (PORT d[9] (1678:1678:1678) (1807:1807:1807))
        (PORT d[10] (1621:1621:1621) (1748:1748:1748))
        (PORT d[11] (1785:1785:1785) (1850:1850:1850))
        (PORT d[12] (2106:2106:2106) (2207:2207:2207))
        (PORT clk (2005:2005:2005) (2001:2001:2001))
        (PORT stall (2320:2320:2320) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2001:2001:2001))
        (PORT d[0] (1464:1464:1464) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3309:3309:3309))
        (PORT clk (2025:2025:2025) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (3157:3157:3157))
        (PORT d[1] (2762:2762:2762) (3007:3007:3007))
        (PORT d[2] (3042:3042:3042) (3228:3228:3228))
        (PORT d[3] (2118:2118:2118) (2246:2246:2246))
        (PORT d[4] (2431:2431:2431) (2660:2660:2660))
        (PORT d[5] (2000:2000:2000) (2199:2199:2199))
        (PORT d[6] (1988:1988:1988) (2141:2141:2141))
        (PORT d[7] (3374:3374:3374) (3489:3489:3489))
        (PORT d[8] (2877:2877:2877) (2969:2969:2969))
        (PORT d[9] (1987:1987:1987) (2178:2178:2178))
        (PORT d[10] (2603:2603:2603) (2736:2736:2736))
        (PORT d[11] (2818:2818:2818) (2999:2999:2999))
        (PORT d[12] (3348:3348:3348) (3462:3462:3462))
        (PORT clk (2022:2022:2022) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (2155:2155:2155))
        (PORT clk (2022:2022:2022) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2056:2056:2056))
        (PORT d[0] (2642:2642:2642) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (2035:2035:2035))
        (PORT d[1] (1997:1997:1997) (2147:2147:2147))
        (PORT d[2] (2243:2243:2243) (2285:2285:2285))
        (PORT d[3] (2200:2200:2200) (2351:2351:2351))
        (PORT d[4] (2003:2003:2003) (2131:2131:2131))
        (PORT d[5] (1931:1931:1931) (2077:2077:2077))
        (PORT d[6] (2178:2178:2178) (2324:2324:2324))
        (PORT d[7] (1986:1986:1986) (2115:2115:2115))
        (PORT d[8] (2229:2229:2229) (2381:2381:2381))
        (PORT d[9] (1993:1993:1993) (2114:2114:2114))
        (PORT d[10] (2133:2133:2133) (2286:2286:2286))
        (PORT d[11] (1967:1967:1967) (2082:2082:2082))
        (PORT d[12] (1691:1691:1691) (1843:1843:1843))
        (PORT clk (1986:1986:1986) (1983:1983:1983))
        (PORT stall (2408:2408:2408) (2324:2324:2324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1983:1983:1983))
        (PORT d[0] (1640:1640:1640) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1624:1624:1624))
        (PORT datab (1285:1285:1285) (1374:1374:1374))
        (PORT datac (1184:1184:1184) (1256:1256:1256))
        (PORT datad (1559:1559:1559) (1676:1676:1676))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2138:2138:2138))
        (PORT clk (2061:2061:2061) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2597:2597:2597))
        (PORT d[1] (3443:3443:3443) (3741:3741:3741))
        (PORT d[2] (1838:1838:1838) (1981:1981:1981))
        (PORT d[3] (2172:2172:2172) (2218:2218:2218))
        (PORT d[4] (2122:2122:2122) (2330:2330:2330))
        (PORT d[5] (2314:2314:2314) (2554:2554:2554))
        (PORT d[6] (2802:2802:2802) (3013:3013:3013))
        (PORT d[7] (2812:2812:2812) (2889:2889:2889))
        (PORT d[8] (2804:2804:2804) (2895:2895:2895))
        (PORT d[9] (2667:2667:2667) (2912:2912:2912))
        (PORT d[10] (3188:3188:3188) (3361:3361:3361))
        (PORT d[11] (3217:3217:3217) (3434:3434:3434))
        (PORT d[12] (2532:2532:2532) (2604:2604:2604))
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2088:2088:2088))
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2092:2092:2092))
        (PORT d[0] (2510:2510:2510) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1937:1937:1937))
        (PORT d[1] (1620:1620:1620) (1724:1724:1724))
        (PORT d[2] (1841:1841:1841) (1879:1879:1879))
        (PORT d[3] (1673:1673:1673) (1790:1790:1790))
        (PORT d[4] (2001:2001:2001) (2125:2125:2125))
        (PORT d[5] (1795:1795:1795) (1908:1908:1908))
        (PORT d[6] (1757:1757:1757) (1852:1852:1852))
        (PORT d[7] (1968:1968:1968) (2117:2117:2117))
        (PORT d[8] (1590:1590:1590) (1695:1695:1695))
        (PORT d[9] (1989:1989:1989) (2131:2131:2131))
        (PORT d[10] (1905:1905:1905) (2021:2021:2021))
        (PORT d[11] (1577:1577:1577) (1678:1678:1678))
        (PORT d[12] (1400:1400:1400) (1499:1499:1499))
        (PORT clk (2022:2022:2022) (2019:2019:2019))
        (PORT stall (2187:2187:2187) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2019:2019:2019))
        (PORT d[0] (1485:1485:1485) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2336:2336:2336))
        (PORT clk (2049:2049:2049) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3559:3559:3559))
        (PORT d[1] (3947:3947:3947) (4287:4287:4287))
        (PORT d[2] (1726:1726:1726) (1873:1873:1873))
        (PORT d[3] (2204:2204:2204) (2353:2353:2353))
        (PORT d[4] (2866:2866:2866) (3095:3095:3095))
        (PORT d[5] (1689:1689:1689) (1854:1854:1854))
        (PORT d[6] (2306:2306:2306) (2491:2491:2491))
        (PORT d[7] (1741:1741:1741) (1801:1801:1801))
        (PORT d[8] (2213:2213:2213) (2277:2277:2277))
        (PORT d[9] (2664:2664:2664) (2936:2936:2936))
        (PORT d[10] (2306:2306:2306) (2419:2419:2419))
        (PORT d[11] (2293:2293:2293) (2411:2411:2411))
        (PORT d[12] (1652:1652:1652) (1729:1729:1729))
        (PORT clk (2046:2046:2046) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2130:2130:2130))
        (PORT clk (2046:2046:2046) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2081:2081:2081))
        (PORT d[0] (2595:2595:2595) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1623:1623:1623))
        (PORT d[1] (1705:1705:1705) (1718:1718:1718))
        (PORT d[2] (1356:1356:1356) (1394:1394:1394))
        (PORT d[3] (1295:1295:1295) (1339:1339:1339))
        (PORT d[4] (1659:1659:1659) (1679:1679:1679))
        (PORT d[5] (1660:1660:1660) (1799:1799:1799))
        (PORT d[6] (1755:1755:1755) (1793:1793:1793))
        (PORT d[7] (1896:1896:1896) (2015:2015:2015))
        (PORT d[8] (1733:1733:1733) (1763:1763:1763))
        (PORT d[9] (1977:1977:1977) (2038:2038:2038))
        (PORT d[10] (1697:1697:1697) (1748:1748:1748))
        (PORT d[11] (1743:1743:1743) (1766:1766:1766))
        (PORT d[12] (1666:1666:1666) (1714:1714:1714))
        (PORT clk (2010:2010:2010) (2008:2008:2008))
        (PORT stall (2494:2494:2494) (2397:2397:2397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2008:2008:2008))
        (PORT d[0] (1490:1490:1490) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1623:1623:1623))
        (PORT datab (1284:1284:1284) (1376:1376:1376))
        (PORT datac (1459:1459:1459) (1529:1529:1529))
        (PORT datad (1593:1593:1593) (1614:1614:1614))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1022:1022:1022) (1124:1124:1124))
        (PORT datac (172:172:172) (204:204:204))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1560:1560:1560))
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (174:174:174) (207:207:207))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[6\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (243:243:243))
        (PORT datab (245:245:245) (326:326:326))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (576:576:576) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3562:3562:3562) (3912:3912:3912))
        (PORT datac (909:909:909) (973:973:973))
        (PORT datad (1145:1145:1145) (1207:1207:1207))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1754:1754:1754))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (516:516:516) (547:547:547))
        (PORT sload (1470:1470:1470) (1570:1570:1570))
        (PORT ena (1805:1805:1805) (1823:1823:1823))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (506:506:506))
        (PORT datac (712:712:712) (808:808:808))
        (PORT datad (728:728:728) (778:778:778))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1415:1415:1415))
        (PORT clk (2047:2047:2047) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (3080:3080:3080))
        (PORT d[1] (3920:3920:3920) (4253:4253:4253))
        (PORT d[2] (2242:2242:2242) (2437:2437:2437))
        (PORT d[3] (2119:2119:2119) (2229:2229:2229))
        (PORT d[4] (2069:2069:2069) (2275:2275:2275))
        (PORT d[5] (1960:1960:1960) (2139:2139:2139))
        (PORT d[6] (1986:1986:1986) (2170:2170:2170))
        (PORT d[7] (2051:2051:2051) (2136:2136:2136))
        (PORT d[8] (2551:2551:2551) (2784:2784:2784))
        (PORT d[9] (2408:2408:2408) (2658:2658:2658))
        (PORT d[10] (2566:2566:2566) (2692:2692:2692))
        (PORT d[11] (2253:2253:2253) (2345:2345:2345))
        (PORT d[12] (1962:1962:1962) (2044:2044:2044))
        (PORT clk (2044:2044:2044) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2015:2015:2015))
        (PORT clk (2044:2044:2044) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (PORT d[0] (2512:2512:2512) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2102:2102:2102))
        (PORT d[1] (1959:1959:1959) (1996:1996:1996))
        (PORT d[2] (1791:1791:1791) (1842:1842:1842))
        (PORT d[3] (1639:1639:1639) (1698:1698:1698))
        (PORT d[4] (1985:1985:1985) (2146:2146:2146))
        (PORT d[5] (1912:1912:1912) (2048:2048:2048))
        (PORT d[6] (2038:2038:2038) (2096:2096:2096))
        (PORT d[7] (1931:1931:1931) (2070:2070:2070))
        (PORT d[8] (1856:1856:1856) (1993:1993:1993))
        (PORT d[9] (2008:2008:2008) (2028:2028:2028))
        (PORT d[10] (1917:1917:1917) (2032:2032:2032))
        (PORT d[11] (1950:1950:1950) (1998:1998:1998))
        (PORT d[12] (1960:1960:1960) (2026:2026:2026))
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (PORT stall (2427:2427:2427) (2347:2347:2347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (PORT d[0] (1573:1573:1573) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1723:1723:1723))
        (PORT clk (2035:2035:2035) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2600:2600:2600))
        (PORT d[1] (3231:3231:3231) (3506:3506:3506))
        (PORT d[2] (2720:2720:2720) (2958:2958:2958))
        (PORT d[3] (1848:1848:1848) (1957:1957:1957))
        (PORT d[4] (2611:2611:2611) (2906:2906:2906))
        (PORT d[5] (2384:2384:2384) (2649:2649:2649))
        (PORT d[6] (1689:1689:1689) (1871:1871:1871))
        (PORT d[7] (2361:2361:2361) (2469:2469:2469))
        (PORT d[8] (2503:2503:2503) (2692:2692:2692))
        (PORT d[9] (2671:2671:2671) (2947:2947:2947))
        (PORT d[10] (2467:2467:2467) (2582:2582:2582))
        (PORT d[11] (3082:3082:3082) (3187:3187:3187))
        (PORT d[12] (2265:2265:2265) (2371:2371:2371))
        (PORT clk (2032:2032:2032) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2232:2232:2232))
        (PORT clk (2032:2032:2032) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2065:2065:2065))
        (PORT d[0] (2720:2720:2720) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2398:2398:2398))
        (PORT d[1] (2234:2234:2234) (2430:2430:2430))
        (PORT d[2] (2059:2059:2059) (2126:2126:2126))
        (PORT d[3] (2040:2040:2040) (2205:2205:2205))
        (PORT d[4] (2034:2034:2034) (2108:2108:2108))
        (PORT d[5] (2172:2172:2172) (2333:2333:2333))
        (PORT d[6] (2108:2108:2108) (2247:2247:2247))
        (PORT d[7] (2235:2235:2235) (2397:2397:2397))
        (PORT d[8] (2115:2115:2115) (2220:2220:2220))
        (PORT d[9] (2290:2290:2290) (2410:2410:2410))
        (PORT d[10] (2209:2209:2209) (2281:2281:2281))
        (PORT d[11] (1837:1837:1837) (1900:1900:1900))
        (PORT d[12] (1885:1885:1885) (2027:2027:2027))
        (PORT clk (1996:1996:1996) (1992:1992:1992))
        (PORT stall (2562:2562:2562) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1992:1992:1992))
        (PORT d[0] (1668:1668:1668) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1186:1186:1186))
        (PORT datab (1198:1198:1198) (1300:1300:1300))
        (PORT datac (1398:1398:1398) (1459:1459:1459))
        (PORT datad (1547:1547:1547) (1643:1643:1643))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1721:1721:1721))
        (PORT clk (2045:2045:2045) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2579:2579:2579))
        (PORT d[1] (3521:3521:3521) (3828:3828:3828))
        (PORT d[2] (2221:2221:2221) (2408:2408:2408))
        (PORT d[3] (1794:1794:1794) (1904:1904:1904))
        (PORT d[4] (2095:2095:2095) (2282:2282:2282))
        (PORT d[5] (2374:2374:2374) (2652:2652:2652))
        (PORT d[6] (2012:2012:2012) (2200:2200:2200))
        (PORT d[7] (2052:2052:2052) (2137:2137:2137))
        (PORT d[8] (2507:2507:2507) (2707:2707:2707))
        (PORT d[9] (2370:2370:2370) (2638:2638:2638))
        (PORT d[10] (2798:2798:2798) (2927:2927:2927))
        (PORT d[11] (1938:1938:1938) (2040:2040:2040))
        (PORT d[12] (2239:2239:2239) (2330:2330:2330))
        (PORT clk (2042:2042:2042) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2097:2097:2097))
        (PORT clk (2042:2042:2042) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2073:2073:2073))
        (PORT d[0] (2536:2536:2536) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1786:1786:1786))
        (PORT d[1] (1972:1972:1972) (1999:1999:1999))
        (PORT d[2] (1641:1641:1641) (1700:1700:1700))
        (PORT d[3] (2068:2068:2068) (2236:2236:2236))
        (PORT d[4] (2087:2087:2087) (2282:2282:2282))
        (PORT d[5] (1873:1873:1873) (2020:2020:2020))
        (PORT d[6] (2044:2044:2044) (2104:2104:2104))
        (PORT d[7] (1914:1914:1914) (2058:2058:2058))
        (PORT d[8] (1830:1830:1830) (1963:1963:1963))
        (PORT d[9] (2284:2284:2284) (2348:2348:2348))
        (PORT d[10] (1962:1962:1962) (2025:2025:2025))
        (PORT d[11] (1976:1976:1976) (2100:2100:2100))
        (PORT d[12] (1960:1960:1960) (2027:2027:2027))
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (PORT stall (2270:2270:2270) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (PORT d[0] (1653:1653:1653) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2032:2032:2032))
        (PORT clk (2032:2032:2032) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (2860:2860:2860))
        (PORT d[1] (3069:3069:3069) (3331:3331:3331))
        (PORT d[2] (2698:2698:2698) (2929:2929:2929))
        (PORT d[3] (2071:2071:2071) (2181:2181:2181))
        (PORT d[4] (2151:2151:2151) (2401:2401:2401))
        (PORT d[5] (2372:2372:2372) (2658:2658:2658))
        (PORT d[6] (1920:1920:1920) (2084:2084:2084))
        (PORT d[7] (2362:2362:2362) (2470:2470:2470))
        (PORT d[8] (2607:2607:2607) (2840:2840:2840))
        (PORT d[9] (2073:2073:2073) (2316:2316:2316))
        (PORT d[10] (2504:2504:2504) (2621:2621:2621))
        (PORT d[11] (3054:3054:3054) (3157:3157:3157))
        (PORT d[12] (2220:2220:2220) (2325:2325:2325))
        (PORT clk (2029:2029:2029) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2263:2263:2263))
        (PORT clk (2029:2029:2029) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (PORT d[0] (2689:2689:2689) (2800:2800:2800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2433:2433:2433))
        (PORT d[1] (2257:2257:2257) (2306:2306:2306))
        (PORT d[2] (1971:1971:1971) (2058:2058:2058))
        (PORT d[3] (1834:1834:1834) (1955:1955:1955))
        (PORT d[4] (2033:2033:2033) (2209:2209:2209))
        (PORT d[5] (2147:2147:2147) (2312:2312:2312))
        (PORT d[6] (1980:1980:1980) (2061:2061:2061))
        (PORT d[7] (2067:2067:2067) (2119:2119:2119))
        (PORT d[8] (2020:2020:2020) (2083:2083:2083))
        (PORT d[9] (2031:2031:2031) (2105:2105:2105))
        (PORT d[10] (2269:2269:2269) (2349:2349:2349))
        (PORT d[11] (2099:2099:2099) (2184:2184:2184))
        (PORT d[12] (2034:2034:2034) (2241:2241:2241))
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (PORT stall (2565:2565:2565) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (PORT d[0] (1619:1619:1619) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1188:1188:1188))
        (PORT datab (1197:1197:1197) (1303:1303:1303))
        (PORT datac (1626:1626:1626) (1629:1629:1629))
        (PORT datad (1582:1582:1582) (1706:1706:1706))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (1978:1978:1978))
        (PORT clk (2031:2031:2031) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (2160:2160:2160))
        (PORT d[1] (2680:2680:2680) (2866:2866:2866))
        (PORT d[2] (2098:2098:2098) (2223:2223:2223))
        (PORT d[3] (2311:2311:2311) (2467:2467:2467))
        (PORT d[4] (2007:2007:2007) (2126:2126:2126))
        (PORT d[5] (2428:2428:2428) (2710:2710:2710))
        (PORT d[6] (1640:1640:1640) (1790:1790:1790))
        (PORT d[7] (1963:1963:1963) (2112:2112:2112))
        (PORT d[8] (1713:1713:1713) (1894:1894:1894))
        (PORT d[9] (1925:1925:1925) (2109:2109:2109))
        (PORT d[10] (2828:2828:2828) (2929:2929:2929))
        (PORT d[11] (2161:2161:2161) (2310:2310:2310))
        (PORT d[12] (2996:2996:2996) (3229:3229:3229))
        (PORT clk (2028:2028:2028) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (1857:1857:1857))
        (PORT clk (2028:2028:2028) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2062:2062:2062))
        (PORT d[0] (2387:2387:2387) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1663:1663:1663) (1776:1776:1776))
        (PORT d[1] (1974:1974:1974) (2145:2145:2145))
        (PORT d[2] (1880:1880:1880) (2014:2014:2014))
        (PORT d[3] (1884:1884:1884) (1958:1958:1958))
        (PORT d[4] (1931:1931:1931) (2023:2023:2023))
        (PORT d[5] (1861:1861:1861) (1951:1951:1951))
        (PORT d[6] (2067:2067:2067) (2153:2153:2153))
        (PORT d[7] (1695:1695:1695) (1788:1788:1788))
        (PORT d[8] (1821:1821:1821) (1926:1926:1926))
        (PORT d[9] (1656:1656:1656) (1783:1783:1783))
        (PORT d[10] (1625:1625:1625) (1755:1755:1755))
        (PORT d[11] (1852:1852:1852) (1919:1919:1919))
        (PORT d[12] (2029:2029:2029) (2225:2225:2225))
        (PORT clk (1992:1992:1992) (1989:1989:1989))
        (PORT stall (2324:2324:2324) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1989:1989:1989))
        (PORT d[0] (1507:1507:1507) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1734:1734:1734))
        (PORT clk (2037:2037:2037) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2175:2175:2175))
        (PORT d[1] (2634:2634:2634) (2821:2821:2821))
        (PORT d[2] (2143:2143:2143) (2276:2276:2276))
        (PORT d[3] (2037:2037:2037) (2195:2195:2195))
        (PORT d[4] (1985:1985:1985) (2102:2102:2102))
        (PORT d[5] (2427:2427:2427) (2709:2709:2709))
        (PORT d[6] (1938:1938:1938) (2084:2084:2084))
        (PORT d[7] (1959:1959:1959) (2109:2109:2109))
        (PORT d[8] (1741:1741:1741) (1910:1910:1910))
        (PORT d[9] (1901:1901:1901) (2064:2064:2064))
        (PORT d[10] (2826:2826:2826) (2909:2909:2909))
        (PORT d[11] (2121:2121:2121) (2264:2264:2264))
        (PORT d[12] (3017:3017:3017) (3248:3248:3248))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1557:1557:1557))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2068:2068:2068))
        (PORT d[0] (2089:2089:2089) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1801:1801:1801))
        (PORT d[1] (1987:1987:1987) (2143:2143:2143))
        (PORT d[2] (1917:1917:1917) (2035:2035:2035))
        (PORT d[3] (1841:1841:1841) (1911:1911:1911))
        (PORT d[4] (1637:1637:1637) (1728:1728:1728))
        (PORT d[5] (1818:1818:1818) (1902:1902:1902))
        (PORT d[6] (2041:2041:2041) (2125:2125:2125))
        (PORT d[7] (1681:1681:1681) (1786:1786:1786))
        (PORT d[8] (1820:1820:1820) (1925:1925:1925))
        (PORT d[9] (1682:1682:1682) (1814:1814:1814))
        (PORT d[10] (1652:1652:1652) (1786:1786:1786))
        (PORT d[11] (2031:2031:2031) (2078:2078:2078))
        (PORT d[12] (2101:2101:2101) (2216:2216:2216))
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT stall (2140:2140:2140) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT d[0] (1478:1478:1478) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1185:1185:1185))
        (PORT datab (1198:1198:1198) (1300:1300:1300))
        (PORT datac (1397:1397:1397) (1423:1423:1423))
        (PORT datad (1362:1362:1362) (1411:1411:1411))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1094:1094:1094))
        (PORT clk (2067:2067:2067) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1179:1179:1179))
        (PORT d[1] (1291:1291:1291) (1401:1401:1401))
        (PORT d[2] (1267:1267:1267) (1330:1330:1330))
        (PORT d[3] (1084:1084:1084) (1191:1191:1191))
        (PORT d[4] (2286:2286:2286) (2430:2430:2430))
        (PORT d[5] (818:818:818) (924:924:924))
        (PORT d[6] (2393:2393:2393) (2569:2569:2569))
        (PORT d[7] (1102:1102:1102) (1183:1183:1183))
        (PORT d[8] (782:782:782) (887:887:887))
        (PORT d[9] (1316:1316:1316) (1403:1403:1403))
        (PORT d[10] (3445:3445:3445) (3557:3557:3557))
        (PORT d[11] (1289:1289:1289) (1393:1393:1393))
        (PORT d[12] (1939:1939:1939) (2081:2081:2081))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1430:1430:1430))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2098:2098:2098))
        (PORT d[0] (1979:1979:1979) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1105:1105:1105))
        (PORT d[1] (1072:1072:1072) (1146:1146:1146))
        (PORT d[2] (1020:1020:1020) (1095:1095:1095))
        (PORT d[3] (1167:1167:1167) (1218:1218:1218))
        (PORT d[4] (1038:1038:1038) (1080:1080:1080))
        (PORT d[5] (1128:1128:1128) (1180:1180:1180))
        (PORT d[6] (739:739:739) (803:803:803))
        (PORT d[7] (1609:1609:1609) (1679:1679:1679))
        (PORT d[8] (1291:1291:1291) (1343:1343:1343))
        (PORT d[9] (747:747:747) (808:808:808))
        (PORT d[10] (731:731:731) (791:791:791))
        (PORT d[11] (1272:1272:1272) (1325:1325:1325))
        (PORT d[12] (1854:1854:1854) (1914:1914:1914))
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT stall (1353:1353:1353) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT d[0] (855:855:855) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1698:1698:1698))
        (PORT clk (2059:2059:2059) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2322:2322:2322))
        (PORT d[1] (4246:4246:4246) (4559:4559:4559))
        (PORT d[2] (2071:2071:2071) (2181:2181:2181))
        (PORT d[3] (1768:1768:1768) (1841:1841:1841))
        (PORT d[4] (2813:2813:2813) (3104:3104:3104))
        (PORT d[5] (2515:2515:2515) (2738:2738:2738))
        (PORT d[6] (2637:2637:2637) (2855:2855:2855))
        (PORT d[7] (1654:1654:1654) (1705:1705:1705))
        (PORT d[8] (1699:1699:1699) (1770:1770:1770))
        (PORT d[9] (3307:3307:3307) (3596:3596:3596))
        (PORT d[10] (1952:1952:1952) (2037:2037:2037))
        (PORT d[11] (2834:2834:2834) (2985:2985:2985))
        (PORT d[12] (2328:2328:2328) (2411:2411:2411))
        (PORT clk (2056:2056:2056) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1948:1948:1948))
        (PORT clk (2056:2056:2056) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
        (PORT d[0] (2435:2435:2435) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1718:1718:1718))
        (PORT d[1] (1651:1651:1651) (1653:1653:1653))
        (PORT d[2] (1616:1616:1616) (1618:1618:1618))
        (PORT d[3] (1334:1334:1334) (1340:1340:1340))
        (PORT d[4] (1298:1298:1298) (1311:1311:1311))
        (PORT d[5] (1677:1677:1677) (1818:1818:1818))
        (PORT d[6] (1608:1608:1608) (1627:1627:1627))
        (PORT d[7] (1628:1628:1628) (1644:1644:1644))
        (PORT d[8] (1653:1653:1653) (1665:1665:1665))
        (PORT d[9] (1958:1958:1958) (2042:2042:2042))
        (PORT d[10] (1598:1598:1598) (1701:1701:1701))
        (PORT d[11] (1809:1809:1809) (1821:1821:1821))
        (PORT d[12] (1563:1563:1563) (1651:1651:1651))
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (PORT stall (2447:2447:2447) (2375:2375:2375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (PORT d[0] (1452:1452:1452) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1188:1188:1188))
        (PORT datab (1197:1197:1197) (1302:1302:1302))
        (PORT datac (833:833:833) (833:833:833))
        (PORT datad (1410:1410:1410) (1450:1450:1450))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1536:1536:1536))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1538:1538:1538))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (244:244:244) (327:327:327))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (576:576:576) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1201:1201:1201))
        (PORT datac (1125:1125:1125) (1196:1196:1196))
        (PORT datad (3432:3432:3432) (3735:3735:3735))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (515:515:515) (544:544:544))
        (PORT sload (1698:1698:1698) (1792:1792:1792))
        (PORT ena (1804:1804:1804) (1826:1826:1826))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (489:489:489))
        (PORT datac (1199:1199:1199) (1273:1273:1273))
        (PORT datad (729:729:729) (779:779:779))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (1801:1801:1801))
        (PORT clk (2048:2048:2048) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2572:2572:2572))
        (PORT d[1] (3932:3932:3932) (4269:4269:4269))
        (PORT d[2] (2207:2207:2207) (2392:2392:2392))
        (PORT d[3] (2190:2190:2190) (2308:2308:2308))
        (PORT d[4] (2526:2526:2526) (2770:2770:2770))
        (PORT d[5] (2188:2188:2188) (2369:2369:2369))
        (PORT d[6] (2294:2294:2294) (2497:2497:2497))
        (PORT d[7] (2045:2045:2045) (2123:2123:2123))
        (PORT d[8] (2196:2196:2196) (2275:2275:2275))
        (PORT d[9] (2401:2401:2401) (2677:2677:2677))
        (PORT d[10] (2808:2808:2808) (2943:2943:2943))
        (PORT d[11] (2252:2252:2252) (2379:2379:2379))
        (PORT d[12] (3088:3088:3088) (3143:3143:3143))
        (PORT clk (2045:2045:2045) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2025:2025:2025))
        (PORT clk (2045:2045:2045) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (PORT d[0] (2501:2501:2501) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1709:1709:1709))
        (PORT d[1] (1773:1773:1773) (1924:1924:1924))
        (PORT d[2] (1829:1829:1829) (1860:1860:1860))
        (PORT d[3] (1659:1659:1659) (1705:1705:1705))
        (PORT d[4] (1852:1852:1852) (1906:1906:1906))
        (PORT d[5] (1666:1666:1666) (1810:1810:1810))
        (PORT d[6] (2057:2057:2057) (2092:2092:2092))
        (PORT d[7] (1926:1926:1926) (2054:2054:2054))
        (PORT d[8] (1980:1980:1980) (2003:2003:2003))
        (PORT d[9] (2011:2011:2011) (2082:2082:2082))
        (PORT d[10] (1994:1994:1994) (2041:2041:2041))
        (PORT d[11] (1789:1789:1789) (1851:1851:1851))
        (PORT d[12] (1956:1956:1956) (2020:2020:2020))
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (PORT stall (2380:2380:2380) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (PORT d[0] (1581:1581:1581) (1640:1640:1640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2458:2458:2458))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3153:3153:3153) (3427:3427:3427))
        (PORT d[1] (2788:2788:2788) (3038:3038:3038))
        (PORT d[2] (2792:2792:2792) (2979:2979:2979))
        (PORT d[3] (2380:2380:2380) (2529:2529:2529))
        (PORT d[4] (2414:2414:2414) (2648:2648:2648))
        (PORT d[5] (2296:2296:2296) (2507:2507:2507))
        (PORT d[6] (2274:2274:2274) (2443:2443:2443))
        (PORT d[7] (3661:3661:3661) (3779:3779:3779))
        (PORT d[8] (2894:2894:2894) (2997:2997:2997))
        (PORT d[9] (2363:2363:2363) (2591:2591:2591))
        (PORT d[10] (2911:2911:2911) (3047:3047:3047))
        (PORT d[11] (2807:2807:2807) (2969:2969:2969))
        (PORT d[12] (3629:3629:3629) (3759:3759:3759))
        (PORT clk (2037:2037:2037) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (1866:1866:1866))
        (PORT clk (2037:2037:2037) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2070:2070:2070))
        (PORT d[0] (2432:2432:2432) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2042:2042:2042))
        (PORT d[1] (2230:2230:2230) (2395:2395:2395))
        (PORT d[2] (2307:2307:2307) (2423:2423:2423))
        (PORT d[3] (2190:2190:2190) (2321:2321:2321))
        (PORT d[4] (1981:1981:1981) (2107:2107:2107))
        (PORT d[5] (1942:1942:1942) (2087:2087:2087))
        (PORT d[6] (2229:2229:2229) (2380:2380:2380))
        (PORT d[7] (2037:2037:2037) (2175:2175:2175))
        (PORT d[8] (2214:2214:2214) (2346:2346:2346))
        (PORT d[9] (2036:2036:2036) (2183:2183:2183))
        (PORT d[10] (2123:2123:2123) (2257:2257:2257))
        (PORT d[11] (1952:1952:1952) (2089:2089:2089))
        (PORT d[12] (1693:1693:1693) (1847:1847:1847))
        (PORT clk (2001:2001:2001) (1997:1997:1997))
        (PORT stall (2780:2780:2780) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1997:1997:1997))
        (PORT d[0] (1789:1789:1789) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1177:1177:1177))
        (PORT datab (1036:1036:1036) (1127:1127:1127))
        (PORT datac (1451:1451:1451) (1504:1504:1504))
        (PORT datad (1520:1520:1520) (1606:1606:1606))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3115:3115:3115))
        (PORT clk (2028:2028:2028) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2911:2911:2911))
        (PORT d[1] (3065:3065:3065) (3311:3311:3311))
        (PORT d[2] (3173:3173:3173) (3431:3431:3431))
        (PORT d[3] (1823:1823:1823) (1938:1938:1938))
        (PORT d[4] (2725:2725:2725) (2959:2959:2959))
        (PORT d[5] (2399:2399:2399) (2666:2666:2666))
        (PORT d[6] (1936:1936:1936) (2104:2104:2104))
        (PORT d[7] (2612:2612:2612) (2713:2713:2713))
        (PORT d[8] (2625:2625:2625) (2844:2844:2844))
        (PORT d[9] (2083:2083:2083) (2330:2330:2330))
        (PORT d[10] (2854:2854:2854) (3002:3002:3002))
        (PORT d[11] (2775:2775:2775) (2877:2877:2877))
        (PORT d[12] (2766:2766:2766) (2881:2881:2881))
        (PORT clk (2025:2025:2025) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2246:2246:2246))
        (PORT clk (2025:2025:2025) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2059:2059:2059))
        (PORT d[0] (2663:2663:2663) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2385:2385:2385))
        (PORT d[1] (2166:2166:2166) (2182:2182:2182))
        (PORT d[2] (2010:2010:2010) (2053:2053:2053))
        (PORT d[3] (2028:2028:2028) (2197:2197:2197))
        (PORT d[4] (2086:2086:2086) (2257:2257:2257))
        (PORT d[5] (1888:1888:1888) (2036:2036:2036))
        (PORT d[6] (2023:2023:2023) (2088:2088:2088))
        (PORT d[7] (2239:2239:2239) (2403:2403:2403))
        (PORT d[8] (2138:2138:2138) (2304:2304:2304))
        (PORT d[9] (2168:2168:2168) (2315:2315:2315))
        (PORT d[10] (2220:2220:2220) (2240:2240:2240))
        (PORT d[11] (1859:1859:1859) (1938:1938:1938))
        (PORT d[12] (1988:1988:1988) (2136:2136:2136))
        (PORT clk (1989:1989:1989) (1986:1986:1986))
        (PORT stall (2562:2562:2562) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1986:1986:1986))
        (PORT d[0] (1520:1520:1520) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2065:2065:2065))
        (PORT clk (2040:2040:2040) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2829:2829:2829))
        (PORT d[1] (3254:3254:3254) (3536:3536:3536))
        (PORT d[2] (2684:2684:2684) (2911:2911:2911))
        (PORT d[3] (2112:2112:2112) (2222:2222:2222))
        (PORT d[4] (2052:2052:2052) (2251:2251:2251))
        (PORT d[5] (2370:2370:2370) (2646:2646:2646))
        (PORT d[6] (1965:1965:1965) (2149:2149:2149))
        (PORT d[7] (2357:2357:2357) (2460:2460:2460))
        (PORT d[8] (2299:2299:2299) (2509:2509:2509))
        (PORT d[9] (2104:2104:2104) (2356:2356:2356))
        (PORT d[10] (2176:2176:2176) (2274:2274:2274))
        (PORT d[11] (2717:2717:2717) (2823:2823:2823))
        (PORT d[12] (2788:2788:2788) (3026:3026:3026))
        (PORT clk (2037:2037:2037) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2227:2227:2227))
        (PORT clk (2037:2037:2037) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2068:2068:2068))
        (PORT d[0] (2716:2716:2716) (2764:2764:2764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2317:2317:2317))
        (PORT d[1] (2210:2210:2210) (2399:2399:2399))
        (PORT d[2] (1842:1842:1842) (1883:1883:1883))
        (PORT d[3] (2073:2073:2073) (2242:2242:2242))
        (PORT d[4] (1987:1987:1987) (2148:2148:2148))
        (PORT d[5] (1883:1883:1883) (2031:2031:2031))
        (PORT d[6] (2196:2196:2196) (2324:2324:2324))
        (PORT d[7] (2227:2227:2227) (2375:2375:2375))
        (PORT d[8] (2115:2115:2115) (2219:2219:2219))
        (PORT d[9] (2294:2294:2294) (2377:2377:2377))
        (PORT d[10] (1988:1988:1988) (2065:2065:2065))
        (PORT d[11] (2116:2116:2116) (2180:2180:2180))
        (PORT d[12] (2052:2052:2052) (2260:2260:2260))
        (PORT clk (2001:2001:2001) (1995:1995:1995))
        (PORT stall (2517:2517:2517) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1995:1995:1995))
        (PORT d[0] (1606:1606:1606) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1184:1184:1184))
        (PORT datab (1044:1044:1044) (1134:1134:1134))
        (PORT datac (1549:1549:1549) (1661:1661:1661))
        (PORT datad (1593:1593:1593) (1688:1688:1688))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1292:1292:1292))
        (PORT clk (2060:2060:2060) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3582:3582:3582))
        (PORT d[1] (3160:3160:3160) (3387:3387:3387))
        (PORT d[2] (1723:1723:1723) (1872:1872:1872))
        (PORT d[3] (1724:1724:1724) (1784:1784:1784))
        (PORT d[4] (3005:3005:3005) (3258:3258:3258))
        (PORT d[5] (1944:1944:1944) (2133:2133:2133))
        (PORT d[6] (2586:2586:2586) (2813:2813:2813))
        (PORT d[7] (1725:1725:1725) (1802:1802:1802))
        (PORT d[8] (1920:1920:1920) (2000:2000:2000))
        (PORT d[9] (2695:2695:2695) (2990:2990:2990))
        (PORT d[10] (1721:1721:1721) (1774:1774:1774))
        (PORT d[11] (2562:2562:2562) (2696:2696:2696))
        (PORT d[12] (2023:2023:2023) (2134:2134:2134))
        (PORT clk (2057:2057:2057) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2150:2150:2150))
        (PORT clk (2057:2057:2057) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
        (PORT d[0] (2609:2609:2609) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1396:1396:1396))
        (PORT d[1] (1778:1778:1778) (1913:1913:1913))
        (PORT d[2] (1803:1803:1803) (1831:1831:1831))
        (PORT d[3] (1855:1855:1855) (1935:1935:1935))
        (PORT d[4] (1636:1636:1636) (1673:1673:1673))
        (PORT d[5] (1572:1572:1572) (1682:1682:1682))
        (PORT d[6] (1691:1691:1691) (1720:1720:1720))
        (PORT d[7] (1935:1935:1935) (2081:2081:2081))
        (PORT d[8] (1692:1692:1692) (1735:1735:1735))
        (PORT d[9] (1697:1697:1697) (1737:1737:1737))
        (PORT d[10] (1680:1680:1680) (1688:1688:1688))
        (PORT d[11] (1804:1804:1804) (1849:1849:1849))
        (PORT d[12] (1682:1682:1682) (1726:1726:1726))
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (PORT stall (2320:2320:2320) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (PORT d[0] (1452:1452:1452) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1948:1948:1948))
        (PORT clk (2071:2071:2071) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2950:2950:2950))
        (PORT d[1] (3757:3757:3757) (4087:4087:4087))
        (PORT d[2] (1571:1571:1571) (1694:1694:1694))
        (PORT d[3] (1927:1927:1927) (1987:1987:1987))
        (PORT d[4] (2696:2696:2696) (2964:2964:2964))
        (PORT d[5] (3053:3053:3053) (3355:3355:3355))
        (PORT d[6] (2326:2326:2326) (2538:2538:2538))
        (PORT d[7] (3108:3108:3108) (3182:3182:3182))
        (PORT d[8] (1924:1924:1924) (1999:1999:1999))
        (PORT d[9] (2786:2786:2786) (3052:3052:3052))
        (PORT d[10] (2593:2593:2593) (2702:2702:2702))
        (PORT d[11] (3212:3212:3212) (3452:3452:3452))
        (PORT d[12] (3053:3053:3053) (3154:3154:3154))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1989:1989:1989))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (PORT d[0] (2468:2468:2468) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1918:1918:1918))
        (PORT d[1] (1650:1650:1650) (1746:1746:1746))
        (PORT d[2] (1837:1837:1837) (1929:1929:1929))
        (PORT d[3] (1667:1667:1667) (1791:1791:1791))
        (PORT d[4] (1809:1809:1809) (1863:1863:1863))
        (PORT d[5] (1920:1920:1920) (2070:2070:2070))
        (PORT d[6] (1722:1722:1722) (1771:1771:1771))
        (PORT d[7] (1893:1893:1893) (1969:1969:1969))
        (PORT d[8] (1897:1897:1897) (2020:2020:2020))
        (PORT d[9] (1739:1739:1739) (1855:1855:1855))
        (PORT d[10] (2006:2006:2006) (2121:2121:2121))
        (PORT d[11] (1630:1630:1630) (1669:1669:1669))
        (PORT d[12] (1250:1250:1250) (1335:1335:1335))
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT stall (2427:2427:2427) (2363:2363:2363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT d[0] (1486:1486:1486) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1182:1182:1182))
        (PORT datab (1043:1043:1043) (1133:1133:1133))
        (PORT datac (1128:1128:1128) (1160:1160:1160))
        (PORT datad (1279:1279:1279) (1347:1347:1347))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2504:2504:2504))
        (PORT clk (2019:2019:2019) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2901:2901:2901))
        (PORT d[1] (3074:3074:3074) (3334:3334:3334))
        (PORT d[2] (3183:3183:3183) (3433:3433:3433))
        (PORT d[3] (2080:2080:2080) (2173:2173:2173))
        (PORT d[4] (2385:2385:2385) (2640:2640:2640))
        (PORT d[5] (2412:2412:2412) (2697:2697:2697))
        (PORT d[6] (1676:1676:1676) (1830:1830:1830))
        (PORT d[7] (3402:3402:3402) (3520:3520:3520))
        (PORT d[8] (2894:2894:2894) (3127:3127:3127))
        (PORT d[9] (1785:1785:1785) (2011:2011:2011))
        (PORT d[10] (2213:2213:2213) (2317:2317:2317))
        (PORT d[11] (2743:2743:2743) (2847:2847:2847))
        (PORT d[12] (2536:2536:2536) (2660:2660:2660))
        (PORT clk (2016:2016:2016) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (1987:1987:1987))
        (PORT clk (2016:2016:2016) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2050:2050:2050))
        (PORT d[0] (2494:2494:2494) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2300:2300:2300))
        (PORT d[1] (2218:2218:2218) (2268:2268:2268))
        (PORT d[2] (1848:1848:1848) (1890:1890:1890))
        (PORT d[3] (2121:2121:2121) (2305:2305:2305))
        (PORT d[4] (2117:2117:2117) (2310:2310:2310))
        (PORT d[5] (1890:1890:1890) (2039:2039:2039))
        (PORT d[6] (2032:2032:2032) (2093:2093:2093))
        (PORT d[7] (2019:2019:2019) (2168:2168:2168))
        (PORT d[8] (2197:2197:2197) (2338:2338:2338))
        (PORT d[9] (2163:2163:2163) (2306:2306:2306))
        (PORT d[10] (2058:2058:2058) (2135:2135:2135))
        (PORT d[11] (2091:2091:2091) (2152:2152:2152))
        (PORT d[12] (2187:2187:2187) (2324:2324:2324))
        (PORT clk (1980:1980:1980) (1977:1977:1977))
        (PORT stall (2803:2803:2803) (2706:2706:2706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1977:1977:1977))
        (PORT d[0] (1715:1715:1715) (1848:1848:1848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2975:2975:2975))
        (PORT clk (2013:2013:2013) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (3171:3171:3171))
        (PORT d[1] (3054:3054:3054) (3312:3312:3312))
        (PORT d[2] (3135:3135:3135) (3400:3400:3400))
        (PORT d[3] (1861:1861:1861) (1974:1974:1974))
        (PORT d[4] (2575:2575:2575) (2836:2836:2836))
        (PORT d[5] (2386:2386:2386) (2666:2666:2666))
        (PORT d[6] (1899:1899:1899) (2040:2040:2040))
        (PORT d[7] (2921:2921:2921) (3037:3037:3037))
        (PORT d[8] (2925:2925:2925) (3141:3141:3141))
        (PORT d[9] (1779:1779:1779) (1998:1998:1998))
        (PORT d[10] (2522:2522:2522) (2688:2688:2688))
        (PORT d[11] (2773:2773:2773) (2861:2861:2861))
        (PORT d[12] (2487:2487:2487) (2603:2603:2603))
        (PORT clk (2010:2010:2010) (2040:2040:2040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2140:2140:2140))
        (PORT clk (2010:2010:2010) (2040:2040:2040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2044:2044:2044))
        (PORT d[0] (2648:2648:2648) (2698:2698:2698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2252:2252:2252))
        (PORT d[1] (2010:2010:2010) (2180:2180:2180))
        (PORT d[2] (1833:1833:1833) (1879:1879:1879))
        (PORT d[3] (2099:2099:2099) (2281:2281:2281))
        (PORT d[4] (2088:2088:2088) (2169:2169:2169))
        (PORT d[5] (1896:1896:1896) (2046:2046:2046))
        (PORT d[6] (2178:2178:2178) (2243:2243:2243))
        (PORT d[7] (2238:2238:2238) (2379:2379:2379))
        (PORT d[8] (2199:2199:2199) (2358:2358:2358))
        (PORT d[9] (2155:2155:2155) (2285:2285:2285))
        (PORT d[10] (2223:2223:2223) (2288:2288:2288))
        (PORT d[11] (1969:1969:1969) (2094:2094:2094))
        (PORT d[12] (1934:1934:1934) (2080:2080:2080))
        (PORT clk (1974:1974:1974) (1971:1971:1971))
        (PORT stall (2364:2364:2364) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1971:1971:1971))
        (PORT d[0] (1619:1619:1619) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1183:1183:1183))
        (PORT datab (1042:1042:1042) (1134:1134:1134))
        (PORT datac (1523:1523:1523) (1626:1626:1626))
        (PORT datad (1519:1519:1519) (1614:1614:1614))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1290:1290:1290))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1290:1290:1290))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (245:245:245) (328:328:328))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (566:566:566) (731:731:731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (795:795:795))
        (PORT datac (3361:3361:3361) (3667:3667:3667))
        (PORT datad (939:939:939) (997:997:997))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (893:893:893) (899:899:899))
        (PORT sload (1702:1702:1702) (1771:1771:1771))
        (PORT ena (1805:1805:1805) (1802:1802:1802))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (513:513:513))
        (PORT datab (1002:1002:1002) (1058:1058:1058))
        (PORT datad (722:722:722) (774:774:774))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2626:2626:2626))
        (PORT clk (2046:2046:2046) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2205:2205:2205))
        (PORT d[1] (2659:2659:2659) (2856:2856:2856))
        (PORT d[2] (2093:2093:2093) (2193:2193:2193))
        (PORT d[3] (2009:2009:2009) (2158:2158:2158))
        (PORT d[4] (1940:1940:1940) (2058:2058:2058))
        (PORT d[5] (2415:2415:2415) (2679:2679:2679))
        (PORT d[6] (1495:1495:1495) (1601:1601:1601))
        (PORT d[7] (1715:1715:1715) (1854:1854:1854))
        (PORT d[8] (1730:1730:1730) (1918:1918:1918))
        (PORT d[9] (1680:1680:1680) (1840:1840:1840))
        (PORT d[10] (2622:2622:2622) (2714:2714:2714))
        (PORT d[11] (1851:1851:1851) (2019:2019:2019))
        (PORT d[12] (2718:2718:2718) (2954:2954:2954))
        (PORT clk (2043:2043:2043) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1648:1648:1648))
        (PORT clk (2043:2043:2043) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2076:2076:2076))
        (PORT d[0] (2156:2156:2156) (2188:2188:2188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1829:1829:1829))
        (PORT d[1] (1928:1928:1928) (2035:2035:2035))
        (PORT d[2] (1892:1892:1892) (2007:2007:2007))
        (PORT d[3] (1874:1874:1874) (1953:1953:1953))
        (PORT d[4] (1619:1619:1619) (1697:1697:1697))
        (PORT d[5] (1834:1834:1834) (1908:1908:1908))
        (PORT d[6] (2011:2011:2011) (2090:2090:2090))
        (PORT d[7] (1658:1658:1658) (1762:1762:1762))
        (PORT d[8] (1714:1714:1714) (1793:1793:1793))
        (PORT d[9] (1661:1661:1661) (1769:1769:1769))
        (PORT d[10] (1688:1688:1688) (1778:1778:1778))
        (PORT d[11] (1917:1917:1917) (2052:2052:2052))
        (PORT d[12] (2097:2097:2097) (2209:2209:2209))
        (PORT clk (2007:2007:2007) (2003:2003:2003))
        (PORT stall (2087:2087:2087) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2003:2003:2003))
        (PORT d[0] (1203:1203:1203) (1225:1225:1225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (3082:3082:3082))
        (PORT clk (2028:2028:2028) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3406:3406:3406) (3792:3792:3792))
        (PORT d[1] (2483:2483:2483) (2628:2628:2628))
        (PORT d[2] (3374:3374:3374) (3688:3688:3688))
        (PORT d[3] (2819:2819:2819) (3006:3006:3006))
        (PORT d[4] (2036:2036:2036) (2231:2231:2231))
        (PORT d[5] (2690:2690:2690) (2994:2994:2994))
        (PORT d[6] (1943:1943:1943) (2116:2116:2116))
        (PORT d[7] (2647:2647:2647) (2858:2858:2858))
        (PORT d[8] (2870:2870:2870) (3052:3052:3052))
        (PORT d[9] (2081:2081:2081) (2336:2336:2336))
        (PORT d[10] (2285:2285:2285) (2509:2509:2509))
        (PORT d[11] (3837:3837:3837) (4099:4099:4099))
        (PORT d[12] (2723:2723:2723) (2944:2944:2944))
        (PORT clk (2025:2025:2025) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2203:2203:2203))
        (PORT clk (2025:2025:2025) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2055:2055:2055))
        (PORT d[0] (2689:2689:2689) (2754:2754:2754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2451:2451:2451))
        (PORT d[1] (1977:1977:1977) (2104:2104:2104))
        (PORT d[2] (2313:2313:2313) (2479:2479:2479))
        (PORT d[3] (2236:2236:2236) (2398:2398:2398))
        (PORT d[4] (1765:1765:1765) (1935:1935:1935))
        (PORT d[5] (1964:1964:1964) (2106:2106:2106))
        (PORT d[6] (2136:2136:2136) (2285:2285:2285))
        (PORT d[7] (2176:2176:2176) (2297:2297:2297))
        (PORT d[8] (2165:2165:2165) (2288:2288:2288))
        (PORT d[9] (1988:1988:1988) (2129:2129:2129))
        (PORT d[10] (2217:2217:2217) (2352:2352:2352))
        (PORT d[11] (2226:2226:2226) (2380:2380:2380))
        (PORT d[12] (2130:2130:2130) (2284:2284:2284))
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (PORT stall (2594:2594:2594) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (PORT d[0] (1468:1468:1468) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1484:1484:1484))
        (PORT datab (1342:1342:1342) (1431:1431:1431))
        (PORT datac (1373:1373:1373) (1436:1436:1436))
        (PORT datad (1518:1518:1518) (1617:1617:1617))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (3400:3400:3400))
        (PORT clk (2043:2043:2043) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4059:4059:4059) (4466:4466:4466))
        (PORT d[1] (3157:3157:3157) (3316:3316:3316))
        (PORT d[2] (3377:3377:3377) (3671:3671:3671))
        (PORT d[3] (2772:2772:2772) (2972:2972:2972))
        (PORT d[4] (2349:2349:2349) (2544:2544:2544))
        (PORT d[5] (3329:3329:3329) (3665:3665:3665))
        (PORT d[6] (2771:2771:2771) (2970:2970:2970))
        (PORT d[7] (2350:2350:2350) (2530:2530:2530))
        (PORT d[8] (3432:3432:3432) (3636:3636:3636))
        (PORT d[9] (2609:2609:2609) (2909:2909:2909))
        (PORT d[10] (2274:2274:2274) (2494:2494:2494))
        (PORT d[11] (4942:4942:4942) (5256:5256:5256))
        (PORT d[12] (3039:3039:3039) (3301:3301:3301))
        (PORT clk (2040:2040:2040) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (1878:1878:1878))
        (PORT clk (2040:2040:2040) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2072:2072:2072))
        (PORT d[0] (2376:2376:2376) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2087:2087:2087))
        (PORT d[1] (1677:1677:1677) (1767:1767:1767))
        (PORT d[2] (2221:2221:2221) (2332:2332:2332))
        (PORT d[3] (1908:1908:1908) (2044:2044:2044))
        (PORT d[4] (2055:2055:2055) (2216:2216:2216))
        (PORT d[5] (1845:1845:1845) (1961:1961:1961))
        (PORT d[6] (2182:2182:2182) (2338:2338:2338))
        (PORT d[7] (2116:2116:2116) (2225:2225:2225))
        (PORT d[8] (1898:1898:1898) (2038:2038:2038))
        (PORT d[9] (1702:1702:1702) (1843:1843:1843))
        (PORT d[10] (2062:2062:2062) (2125:2125:2125))
        (PORT d[11] (1935:1935:1935) (2052:2052:2052))
        (PORT d[12] (2053:2053:2053) (2167:2167:2167))
        (PORT clk (2004:2004:2004) (1999:1999:1999))
        (PORT stall (2182:2182:2182) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1999:1999:1999))
        (PORT d[0] (1409:1409:1409) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2776:2776:2776))
        (PORT clk (2024:2024:2024) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3820:3820:3820))
        (PORT d[1] (2786:2786:2786) (2920:2920:2920))
        (PORT d[2] (3680:3680:3680) (3958:3958:3958))
        (PORT d[3] (3135:3135:3135) (3332:3332:3332))
        (PORT d[4] (2345:2345:2345) (2553:2553:2553))
        (PORT d[5] (2738:2738:2738) (3042:3042:3042))
        (PORT d[6] (1958:1958:1958) (2118:2118:2118))
        (PORT d[7] (3003:3003:3003) (3240:3240:3240))
        (PORT d[8] (2875:2875:2875) (3054:3054:3054))
        (PORT d[9] (2063:2063:2063) (2314:2314:2314))
        (PORT d[10] (2765:2765:2765) (2961:2961:2961))
        (PORT d[11] (4092:4092:4092) (4337:4337:4337))
        (PORT d[12] (2705:2705:2705) (2919:2919:2919))
        (PORT clk (2021:2021:2021) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2256:2256:2256))
        (PORT clk (2021:2021:2021) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2052:2052:2052))
        (PORT d[0] (2739:2739:2739) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2174:2174:2174))
        (PORT d[1] (1865:1865:1865) (1950:1950:1950))
        (PORT d[2] (2336:2336:2336) (2499:2499:2499))
        (PORT d[3] (2214:2214:2214) (2375:2375:2375))
        (PORT d[4] (2095:2095:2095) (2250:2250:2250))
        (PORT d[5] (2002:2002:2002) (2120:2120:2120))
        (PORT d[6] (2136:2136:2136) (2286:2286:2286))
        (PORT d[7] (2248:2248:2248) (2410:2410:2410))
        (PORT d[8] (2161:2161:2161) (2290:2290:2290))
        (PORT d[9] (2000:2000:2000) (2173:2173:2173))
        (PORT d[10] (2195:2195:2195) (2362:2362:2362))
        (PORT d[11] (2173:2173:2173) (2299:2299:2299))
        (PORT d[12] (2183:2183:2183) (2322:2322:2322))
        (PORT clk (1985:1985:1985) (1979:1979:1979))
        (PORT stall (2585:2585:2585) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1979:1979:1979))
        (PORT d[0] (1516:1516:1516) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1488:1488:1488))
        (PORT datab (1344:1344:1344) (1424:1424:1424))
        (PORT datac (1413:1413:1413) (1491:1491:1491))
        (PORT datad (1781:1781:1781) (1882:1882:1882))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3719:3719:3719))
        (PORT clk (2057:2057:2057) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (4133:4133:4133))
        (PORT d[1] (3409:3409:3409) (3651:3651:3651))
        (PORT d[2] (3626:3626:3626) (3908:3908:3908))
        (PORT d[3] (3064:3064:3064) (3277:3277:3277))
        (PORT d[4] (2838:2838:2838) (3146:3146:3146))
        (PORT d[5] (3625:3625:3625) (3985:3985:3985))
        (PORT d[6] (3128:3128:3128) (3363:3363:3363))
        (PORT d[7] (2281:2281:2281) (2400:2400:2400))
        (PORT d[8] (2516:2516:2516) (2613:2613:2613))
        (PORT d[9] (2889:2889:2889) (3210:3210:3210))
        (PORT d[10] (3126:3126:3126) (3362:3362:3362))
        (PORT d[11] (4735:4735:4735) (5042:5042:5042))
        (PORT d[12] (2432:2432:2432) (2641:2641:2641))
        (PORT clk (2054:2054:2054) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2048:2048:2048))
        (PORT clk (2054:2054:2054) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2083:2083:2083))
        (PORT d[0] (2427:2427:2427) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1697:1697:1697) (1857:1857:1857))
        (PORT d[1] (1365:1365:1365) (1449:1449:1449))
        (PORT d[2] (1910:1910:1910) (2025:2025:2025))
        (PORT d[3] (2152:2152:2152) (2237:2237:2237))
        (PORT d[4] (1983:1983:1983) (2095:2095:2095))
        (PORT d[5] (1768:1768:1768) (1856:1856:1856))
        (PORT d[6] (1680:1680:1680) (1825:1825:1825))
        (PORT d[7] (2071:2071:2071) (2138:2138:2138))
        (PORT d[8] (1858:1858:1858) (1968:1968:1968))
        (PORT d[9] (1707:1707:1707) (1852:1852:1852))
        (PORT d[10] (1923:1923:1923) (2039:2039:2039))
        (PORT d[11] (1942:1942:1942) (2077:2077:2077))
        (PORT d[12] (2008:2008:2008) (2096:2096:2096))
        (PORT clk (2018:2018:2018) (2010:2010:2010))
        (PORT stall (2191:2191:2191) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2010:2010:2010))
        (PORT d[0] (1468:1468:1468) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (2020:2020:2020))
        (PORT clk (2050:2050:2050) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1858:1858:1858))
        (PORT d[1] (2645:2645:2645) (2828:2828:2828))
        (PORT d[2] (1839:1839:1839) (1948:1948:1948))
        (PORT d[3] (2022:2022:2022) (2160:2160:2160))
        (PORT d[4] (1700:1700:1700) (1834:1834:1834))
        (PORT d[5] (2368:2368:2368) (2635:2635:2635))
        (PORT d[6] (1896:1896:1896) (2060:2060:2060))
        (PORT d[7] (1963:1963:1963) (2097:2097:2097))
        (PORT d[8] (1430:1430:1430) (1596:1596:1596))
        (PORT d[9] (1911:1911:1911) (2039:2039:2039))
        (PORT d[10] (2853:2853:2853) (2945:2945:2945))
        (PORT d[11] (1840:1840:1840) (1992:1992:1992))
        (PORT d[12] (2340:2340:2340) (2521:2521:2521))
        (PORT clk (2047:2047:2047) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1573:1573:1573))
        (PORT clk (2047:2047:2047) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2080:2080:2080))
        (PORT d[0] (2079:2079:2079) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1729:1729:1729))
        (PORT d[1] (1631:1631:1631) (1744:1744:1744))
        (PORT d[2] (1602:1602:1602) (1721:1721:1721))
        (PORT d[3] (1592:1592:1592) (1675:1675:1675))
        (PORT d[4] (1635:1635:1635) (1709:1709:1709))
        (PORT d[5] (1577:1577:1577) (1666:1666:1666))
        (PORT d[6] (1336:1336:1336) (1444:1444:1444))
        (PORT d[7] (1660:1660:1660) (1764:1764:1764))
        (PORT d[8] (1540:1540:1540) (1626:1626:1626))
        (PORT d[9] (1365:1365:1365) (1476:1476:1476))
        (PORT d[10] (1338:1338:1338) (1448:1448:1448))
        (PORT d[11] (1916:1916:1916) (2051:2051:2051))
        (PORT d[12] (2116:2116:2116) (2219:2219:2219))
        (PORT clk (2011:2011:2011) (2007:2007:2007))
        (PORT stall (2201:2201:2201) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2007:2007:2007))
        (PORT d[0] (1221:1221:1221) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1483:1483:1483))
        (PORT datab (1342:1342:1342) (1428:1428:1428))
        (PORT datac (1309:1309:1309) (1344:1344:1344))
        (PORT datad (1429:1429:1429) (1459:1459:1459))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (749:749:749) (812:812:812))
        (PORT clk (2077:2077:2077) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1112:1112:1112))
        (PORT d[1] (1307:1307:1307) (1385:1385:1385))
        (PORT d[2] (1521:1521:1521) (1592:1592:1592))
        (PORT d[3] (1022:1022:1022) (1097:1097:1097))
        (PORT d[4] (1358:1358:1358) (1456:1456:1456))
        (PORT d[5] (781:781:781) (859:859:859))
        (PORT d[6] (2177:2177:2177) (2262:2262:2262))
        (PORT d[7] (818:818:818) (888:888:888))
        (PORT d[8] (793:793:793) (878:878:878))
        (PORT d[9] (1826:1826:1826) (1948:1948:1948))
        (PORT d[10] (2398:2398:2398) (2496:2496:2496))
        (PORT d[11] (1306:1306:1306) (1409:1409:1409))
        (PORT d[12] (1611:1611:1611) (1744:1744:1744))
        (PORT clk (2074:2074:2074) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1151:1151:1151))
        (PORT clk (2074:2074:2074) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2108:2108:2108))
        (PORT d[0] (1704:1704:1704) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (987:987:987) (1024:1024:1024))
        (PORT d[1] (1051:1051:1051) (1094:1094:1094))
        (PORT d[2] (1050:1050:1050) (1112:1112:1112))
        (PORT d[3] (948:948:948) (985:985:985))
        (PORT d[4] (1327:1327:1327) (1365:1365:1365))
        (PORT d[5] (1156:1156:1156) (1178:1178:1178))
        (PORT d[6] (919:919:919) (952:952:952))
        (PORT d[7] (1032:1032:1032) (1072:1072:1072))
        (PORT d[8] (978:978:978) (1022:1022:1022))
        (PORT d[9] (756:756:756) (797:797:797))
        (PORT d[10] (741:741:741) (782:782:782))
        (PORT d[11] (1277:1277:1277) (1331:1331:1331))
        (PORT d[12] (1804:1804:1804) (1855:1855:1855))
        (PORT clk (2038:2038:2038) (2035:2035:2035))
        (PORT stall (1422:1422:1422) (1448:1448:1448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2035:2035:2035))
        (PORT d[0] (1075:1075:1075) (1058:1058:1058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3713:3713:3713))
        (PORT clk (2044:2044:2044) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (4467:4467:4467))
        (PORT d[1] (3161:3161:3161) (3323:3323:3323))
        (PORT d[2] (3407:3407:3407) (3723:3723:3723))
        (PORT d[3] (2766:2766:2766) (2963:2963:2963))
        (PORT d[4] (2034:2034:2034) (2212:2212:2212))
        (PORT d[5] (3303:3303:3303) (3652:3652:3652))
        (PORT d[6] (2806:2806:2806) (3028:3028:3028))
        (PORT d[7] (2043:2043:2043) (2205:2205:2205))
        (PORT d[8] (2226:2226:2226) (2343:2343:2343))
        (PORT d[9] (2088:2088:2088) (2341:2341:2341))
        (PORT d[10] (2497:2497:2497) (2705:2705:2705))
        (PORT d[11] (4199:4199:4199) (4496:4496:4496))
        (PORT d[12] (3012:3012:3012) (3271:3271:3271))
        (PORT clk (2041:2041:2041) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (1913:1913:1913))
        (PORT clk (2041:2041:2041) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (PORT d[0] (2399:2399:2399) (2450:2450:2450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2168:2168:2168))
        (PORT d[1] (1392:1392:1392) (1480:1480:1480))
        (PORT d[2] (1860:1860:1860) (2003:2003:2003))
        (PORT d[3] (1943:1943:1943) (2084:2084:2084))
        (PORT d[4] (1799:1799:1799) (1951:1951:1951))
        (PORT d[5] (1795:1795:1795) (1905:1905:1905))
        (PORT d[6] (2036:2036:2036) (2185:2185:2185))
        (PORT d[7] (2186:2186:2186) (2307:2307:2307))
        (PORT d[8] (1920:1920:1920) (2061:2061:2061))
        (PORT d[9] (1693:1693:1693) (1820:1820:1820))
        (PORT d[10] (1755:1755:1755) (1824:1824:1824))
        (PORT d[11] (1956:1956:1956) (2080:2080:2080))
        (PORT d[12] (1792:1792:1792) (1910:1910:1910))
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (PORT stall (1946:1946:1946) (1935:1935:1935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (PORT d[0] (1426:1426:1426) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1092:1092:1092))
        (PORT datab (366:366:366) (393:393:393))
        (PORT datac (966:966:966) (1046:1046:1046))
        (PORT datad (1258:1258:1258) (1340:1340:1340))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (1077:1077:1077))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (1530:1530:1530) (1612:1612:1612))
        (PORT datac (175:175:175) (209:209:209))
        (PORT datad (172:172:172) (198:198:198))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (336:336:336))
        (PORT datab (343:343:343) (378:378:378))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (594:594:594) (759:759:759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3367:3367:3367) (3720:3720:3720))
        (PORT datac (853:853:853) (904:904:904))
        (PORT datad (615:615:615) (652:652:652))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1763:1763:1763))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (941:941:941) (958:958:958))
        (PORT sload (1694:1694:1694) (1758:1758:1758))
        (PORT ena (1534:1534:1534) (1539:1539:1539))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (711:711:711) (771:771:771))
        (PORT datac (605:605:605) (666:666:666))
        (PORT datad (722:722:722) (776:776:776))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2271:2271:2271))
        (PORT clk (2022:2022:2022) (2047:2047:2047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3456:3456:3456))
        (PORT d[1] (3339:3339:3339) (3632:3632:3632))
        (PORT d[2] (2744:2744:2744) (3019:3019:3019))
        (PORT d[3] (3500:3500:3500) (3824:3824:3824))
        (PORT d[4] (2793:2793:2793) (3113:3113:3113))
        (PORT d[5] (3107:3107:3107) (3423:3423:3423))
        (PORT d[6] (3374:3374:3374) (3730:3730:3730))
        (PORT d[7] (2562:2562:2562) (2782:2782:2782))
        (PORT d[8] (3022:3022:3022) (3195:3195:3195))
        (PORT d[9] (2668:2668:2668) (2947:2947:2947))
        (PORT d[10] (2879:2879:2879) (3159:3159:3159))
        (PORT d[11] (4558:4558:4558) (4928:4928:4928))
        (PORT d[12] (2727:2727:2727) (2948:2948:2948))
        (PORT clk (2019:2019:2019) (2043:2043:2043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2019:2019:2019))
        (PORT clk (2019:2019:2019) (2043:2043:2043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT d[0] (2492:2492:2492) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2252:2252:2252))
        (PORT d[1] (1931:1931:1931) (2055:2055:2055))
        (PORT d[2] (2149:2149:2149) (2263:2263:2263))
        (PORT d[3] (1989:1989:1989) (2137:2137:2137))
        (PORT d[4] (1764:1764:1764) (1918:1918:1918))
        (PORT d[5] (2151:2151:2151) (2299:2299:2299))
        (PORT d[6] (2007:2007:2007) (2170:2170:2170))
        (PORT d[7] (2200:2200:2200) (2312:2312:2312))
        (PORT d[8] (2230:2230:2230) (2384:2384:2384))
        (PORT d[9] (2309:2309:2309) (2454:2454:2454))
        (PORT d[10] (2159:2159:2159) (2276:2276:2276))
        (PORT d[11] (1963:1963:1963) (2106:2106:2106))
        (PORT d[12] (2103:2103:2103) (2244:2244:2244))
        (PORT clk (1983:1983:1983) (1974:1974:1974))
        (PORT stall (2793:2793:2793) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1974:1974:1974))
        (PORT d[0] (1419:1419:1419) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1975:1975:1975))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1975:1975:1975))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1975:1975:1975))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2233:2233:2233))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2803:2803:2803))
        (PORT d[1] (3486:3486:3486) (3839:3839:3839))
        (PORT d[2] (2228:2228:2228) (2368:2368:2368))
        (PORT d[3] (3192:3192:3192) (3467:3467:3467))
        (PORT d[4] (2680:2680:2680) (2921:2921:2921))
        (PORT d[5] (2404:2404:2404) (2674:2674:2674))
        (PORT d[6] (2669:2669:2669) (2963:2963:2963))
        (PORT d[7] (3742:3742:3742) (4008:4008:4008))
        (PORT d[8] (3166:3166:3166) (3308:3308:3308))
        (PORT d[9] (2836:2836:2836) (3138:3138:3138))
        (PORT d[10] (3255:3255:3255) (3396:3396:3396))
        (PORT d[11] (3508:3508:3508) (3754:3754:3754))
        (PORT d[12] (3065:3065:3065) (3290:3290:3290))
        (PORT clk (2041:2041:2041) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2006:2006:2006))
        (PORT clk (2041:2041:2041) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2073:2073:2073))
        (PORT d[0] (2479:2479:2479) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1711:1711:1711))
        (PORT d[1] (1991:1991:1991) (2151:2151:2151))
        (PORT d[2] (1984:1984:1984) (2037:2037:2037))
        (PORT d[3] (2087:2087:2087) (2272:2272:2272))
        (PORT d[4] (2184:2184:2184) (2323:2323:2323))
        (PORT d[5] (1907:1907:1907) (2054:2054:2054))
        (PORT d[6] (2098:2098:2098) (2272:2272:2272))
        (PORT d[7] (2248:2248:2248) (2388:2388:2388))
        (PORT d[8] (2210:2210:2210) (2357:2357:2357))
        (PORT d[9] (2341:2341:2341) (2456:2456:2456))
        (PORT d[10] (2144:2144:2144) (2272:2272:2272))
        (PORT d[11] (2165:2165:2165) (2284:2284:2284))
        (PORT d[12] (1963:1963:1963) (2087:2087:2087))
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (PORT stall (2505:2505:2505) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (PORT d[0] (1521:1521:1521) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1565:1565:1565))
        (PORT datab (1084:1084:1084) (1214:1214:1214))
        (PORT datac (1678:1678:1678) (1757:1757:1757))
        (PORT datad (1654:1654:1654) (1796:1796:1796))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2835:2835:2835))
        (PORT clk (2068:2068:2068) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (3203:3203:3203))
        (PORT d[1] (4067:4067:4067) (4415:4415:4415))
        (PORT d[2] (3086:3086:3086) (3292:3292:3292))
        (PORT d[3] (2195:2195:2195) (2237:2237:2237))
        (PORT d[4] (2389:2389:2389) (2624:2624:2624))
        (PORT d[5] (2785:2785:2785) (3068:3068:3068))
        (PORT d[6] (2397:2397:2397) (2615:2615:2615))
        (PORT d[7] (2775:2775:2775) (2879:2879:2879))
        (PORT d[8] (2218:2218:2218) (2313:2313:2313))
        (PORT d[9] (3085:3085:3085) (3429:3429:3429))
        (PORT d[10] (2946:2946:2946) (3018:3018:3018))
        (PORT d[11] (3517:3517:3517) (3776:3776:3776))
        (PORT d[12] (2814:2814:2814) (2910:2910:2910))
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (1761:1761:1761))
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2096:2096:2096))
        (PORT d[0] (2298:2298:2298) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1839:1839:1839))
        (PORT d[1] (1969:1969:1969) (2126:2126:2126))
        (PORT d[2] (1856:1856:1856) (1884:1884:1884))
        (PORT d[3] (1644:1644:1644) (1758:1758:1758))
        (PORT d[4] (1850:1850:1850) (1947:1947:1947))
        (PORT d[5] (1567:1567:1567) (1672:1672:1672))
        (PORT d[6] (2062:2062:2062) (2244:2244:2244))
        (PORT d[7] (1864:1864:1864) (1938:1938:1938))
        (PORT d[8] (1890:1890:1890) (2045:2045:2045))
        (PORT d[9] (1700:1700:1700) (1793:1793:1793))
        (PORT d[10] (2041:2041:2041) (2149:2149:2149))
        (PORT d[11] (1661:1661:1661) (1727:1727:1727))
        (PORT d[12] (1373:1373:1373) (1490:1490:1490))
        (PORT clk (2029:2029:2029) (2023:2023:2023))
        (PORT stall (2388:2388:2388) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2023:2023:2023))
        (PORT d[0] (1164:1164:1164) (1216:1216:1216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2495:2495:2495))
        (PORT clk (2047:2047:2047) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2855:2855:2855))
        (PORT d[1] (3458:3458:3458) (3787:3787:3787))
        (PORT d[2] (2791:2791:2791) (2955:2955:2955))
        (PORT d[3] (2861:2861:2861) (3119:3119:3119))
        (PORT d[4] (2466:2466:2466) (2723:2723:2723))
        (PORT d[5] (2520:2520:2520) (2720:2720:2720))
        (PORT d[6] (2704:2704:2704) (2945:2945:2945))
        (PORT d[7] (4073:4073:4073) (4359:4359:4359))
        (PORT d[8] (2835:2835:2835) (2950:2950:2950))
        (PORT d[9] (2792:2792:2792) (3113:3113:3113))
        (PORT d[10] (2929:2929:2929) (2995:2995:2995))
        (PORT d[11] (3745:3745:3745) (3973:3973:3973))
        (PORT d[12] (3349:3349:3349) (3585:3585:3585))
        (PORT clk (2044:2044:2044) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2110:2110:2110))
        (PORT clk (2044:2044:2044) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2078:2078:2078))
        (PORT d[0] (2623:2623:2623) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2176:2176:2176))
        (PORT d[1] (2000:2000:2000) (2160:2160:2160))
        (PORT d[2] (2085:2085:2085) (2193:2193:2193))
        (PORT d[3] (1969:1969:1969) (2133:2133:2133))
        (PORT d[4] (2188:2188:2188) (2339:2339:2339))
        (PORT d[5] (1895:1895:1895) (2042:2042:2042))
        (PORT d[6] (2050:2050:2050) (2213:2213:2213))
        (PORT d[7] (2286:2286:2286) (2442:2442:2442))
        (PORT d[8] (1881:1881:1881) (2025:2025:2025))
        (PORT d[9] (2010:2010:2010) (2128:2128:2128))
        (PORT d[10] (2188:2188:2188) (2319:2319:2319))
        (PORT d[11] (2092:2092:2092) (2198:2198:2198))
        (PORT d[12] (1925:1925:1925) (2038:2038:2038))
        (PORT clk (2008:2008:2008) (2005:2005:2005))
        (PORT stall (2571:2571:2571) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2005:2005:2005))
        (PORT d[0] (1594:1594:1594) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1559:1559:1559))
        (PORT datab (1084:1084:1084) (1208:1208:1208))
        (PORT datac (1191:1191:1191) (1264:1264:1264))
        (PORT datad (1304:1304:1304) (1401:1401:1401))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2568:2568:2568))
        (PORT clk (2040:2040:2040) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3810:3810:3810))
        (PORT d[1] (3651:3651:3651) (3922:3922:3922))
        (PORT d[2] (2729:2729:2729) (2982:2982:2982))
        (PORT d[3] (2634:2634:2634) (2762:2762:2762))
        (PORT d[4] (2494:2494:2494) (2775:2775:2775))
        (PORT d[5] (3014:3014:3014) (3344:3344:3344))
        (PORT d[6] (3672:3672:3672) (4030:4030:4030))
        (PORT d[7] (2184:2184:2184) (2360:2360:2360))
        (PORT d[8] (2178:2178:2178) (2324:2324:2324))
        (PORT d[9] (2419:2419:2419) (2698:2698:2698))
        (PORT d[10] (3286:3286:3286) (3581:3581:3581))
        (PORT d[11] (4848:4848:4848) (5241:5241:5241))
        (PORT d[12] (2767:2767:2767) (2990:2990:2990))
        (PORT clk (2037:2037:2037) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2329:2329:2329))
        (PORT clk (2037:2037:2037) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
        (PORT d[0] (2552:2552:2552) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1852:1852:1852))
        (PORT d[1] (1935:1935:1935) (2032:2032:2032))
        (PORT d[2] (2102:2102:2102) (2180:2180:2180))
        (PORT d[3] (1899:1899:1899) (2019:2019:2019))
        (PORT d[4] (1472:1472:1472) (1614:1614:1614))
        (PORT d[5] (2132:2132:2132) (2264:2264:2264))
        (PORT d[6] (1976:1976:1976) (2119:2119:2119))
        (PORT d[7] (2166:2166:2166) (2271:2271:2271))
        (PORT d[8] (1921:1921:1921) (2048:2048:2048))
        (PORT d[9] (2017:2017:2017) (2143:2143:2143))
        (PORT d[10] (1989:1989:1989) (2076:2076:2076))
        (PORT d[11] (2002:2002:2002) (2151:2151:2151))
        (PORT d[12] (2097:2097:2097) (2202:2202:2202))
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (PORT stall (2634:2634:2634) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (PORT d[0] (1507:1507:1507) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1831:1831:1831))
        (PORT clk (2064:2064:2064) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (3297:3297:3297))
        (PORT d[1] (4089:4089:4089) (4506:4506:4506))
        (PORT d[2] (2669:2669:2669) (2902:2902:2902))
        (PORT d[3] (2664:2664:2664) (2761:2761:2761))
        (PORT d[4] (2763:2763:2763) (3011:3011:3011))
        (PORT d[5] (2812:2812:2812) (2915:2915:2915))
        (PORT d[6] (3016:3016:3016) (3331:3331:3331))
        (PORT d[7] (2086:2086:2086) (2214:2214:2214))
        (PORT d[8] (3372:3372:3372) (3539:3539:3539))
        (PORT d[9] (2466:2466:2466) (2635:2635:2635))
        (PORT d[10] (2383:2383:2383) (2512:2512:2512))
        (PORT d[11] (3873:3873:3873) (4170:4170:4170))
        (PORT d[12] (2855:2855:2855) (3040:3040:3040))
        (PORT clk (2061:2061:2061) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1789:1789:1789))
        (PORT clk (2061:2061:2061) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (PORT d[0] (2324:2324:2324) (2326:2326:2326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1673:1673:1673))
        (PORT d[1] (1955:1955:1955) (2110:2110:2110))
        (PORT d[2] (1906:1906:1906) (2025:2025:2025))
        (PORT d[3] (1642:1642:1642) (1750:1750:1750))
        (PORT d[4] (1647:1647:1647) (1723:1723:1723))
        (PORT d[5] (2091:2091:2091) (2182:2182:2182))
        (PORT d[6] (1707:1707:1707) (1843:1843:1843))
        (PORT d[7] (1880:1880:1880) (2010:2010:2010))
        (PORT d[8] (1826:1826:1826) (1879:1879:1879))
        (PORT d[9] (1722:1722:1722) (1786:1786:1786))
        (PORT d[10] (2086:2086:2086) (2185:2185:2185))
        (PORT d[11] (1794:1794:1794) (1855:1855:1855))
        (PORT d[12] (2144:2144:2144) (2249:2249:2249))
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (PORT stall (2717:2717:2717) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (PORT d[0] (1456:1456:1456) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1565:1565:1565))
        (PORT datab (1084:1084:1084) (1214:1214:1214))
        (PORT datac (1462:1462:1462) (1533:1533:1533))
        (PORT datad (1450:1450:1450) (1478:1478:1478))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1479:1479:1479) (1569:1569:1569))
        (PORT datac (172:172:172) (204:204:204))
        (PORT datad (172:172:172) (198:198:198))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2528:2528:2528))
        (PORT clk (2061:2061:2061) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2941:2941:2941) (3197:3197:3197))
        (PORT d[1] (3471:3471:3471) (3818:3818:3818))
        (PORT d[2] (2806:2806:2806) (2989:2989:2989))
        (PORT d[3] (2486:2486:2486) (2587:2587:2587))
        (PORT d[4] (2360:2360:2360) (2592:2592:2592))
        (PORT d[5] (2438:2438:2438) (2715:2715:2715))
        (PORT d[6] (2389:2389:2389) (2607:2607:2607))
        (PORT d[7] (2494:2494:2494) (2577:2577:2577))
        (PORT d[8] (2554:2554:2554) (2652:2652:2652))
        (PORT d[9] (3050:3050:3050) (3375:3375:3375))
        (PORT d[10] (2882:2882:2882) (2955:2955:2955))
        (PORT d[11] (3215:3215:3215) (3444:3444:3444))
        (PORT d[12] (3371:3371:3371) (3601:3601:3601))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1593:1593:1593))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (PORT d[0] (2115:2115:2115) (2130:2130:2130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1680:1680:1680))
        (PORT d[1] (1976:1976:1976) (2123:2123:2123))
        (PORT d[2] (2151:2151:2151) (2281:2281:2281))
        (PORT d[3] (1666:1666:1666) (1796:1796:1796))
        (PORT d[4] (1851:1851:1851) (1973:1973:1973))
        (PORT d[5] (1820:1820:1820) (1935:1935:1935))
        (PORT d[6] (2100:2100:2100) (2267:2267:2267))
        (PORT d[7] (1984:1984:1984) (2117:2117:2117))
        (PORT d[8] (1851:1851:1851) (1985:1985:1985))
        (PORT d[9] (1711:1711:1711) (1819:1819:1819))
        (PORT d[10] (2082:2082:2082) (2191:2191:2191))
        (PORT d[11] (1791:1791:1791) (1899:1899:1899))
        (PORT d[12] (1651:1651:1651) (1781:1781:1781))
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT stall (2548:2548:2548) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT d[0] (1501:1501:1501) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (3113:3113:3113))
        (PORT clk (2051:2051:2051) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (4134:4134:4134))
        (PORT d[1] (2773:2773:2773) (3008:3008:3008))
        (PORT d[2] (3316:3316:3316) (3615:3615:3615))
        (PORT d[3] (2736:2736:2736) (2881:2881:2881))
        (PORT d[4] (2517:2517:2517) (2823:2823:2823))
        (PORT d[5] (4159:4159:4159) (4483:4483:4483))
        (PORT d[6] (3392:3392:3392) (3632:3632:3632))
        (PORT d[7] (1878:1878:1878) (2032:2032:2032))
        (PORT d[8] (2235:2235:2235) (2348:2348:2348))
        (PORT d[9] (2718:2718:2718) (3039:3039:3039))
        (PORT d[10] (2856:2856:2856) (3099:3099:3099))
        (PORT d[11] (5130:5130:5130) (5542:5542:5542))
        (PORT d[12] (2759:2759:2759) (2987:2987:2987))
        (PORT clk (2048:2048:2048) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1866:1866:1866))
        (PORT clk (2048:2048:2048) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2078:2078:2078))
        (PORT d[0] (2448:2448:2448) (2425:2425:2425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1844:1844:1844))
        (PORT d[1] (1628:1628:1628) (1696:1696:1696))
        (PORT d[2] (1825:1825:1825) (1911:1911:1911))
        (PORT d[3] (1893:1893:1893) (2011:2011:2011))
        (PORT d[4] (1728:1728:1728) (1848:1848:1848))
        (PORT d[5] (1837:1837:1837) (1952:1952:1952))
        (PORT d[6] (1935:1935:1935) (2044:2044:2044))
        (PORT d[7] (2024:2024:2024) (2081:2081:2081))
        (PORT d[8] (1883:1883:1883) (2007:2007:2007))
        (PORT d[9] (1678:1678:1678) (1780:1780:1780))
        (PORT d[10] (1823:1823:1823) (1899:1899:1899))
        (PORT d[11] (1798:1798:1798) (1873:1873:1873))
        (PORT d[12] (1779:1779:1779) (1853:1853:1853))
        (PORT clk (2012:2012:2012) (2005:2005:2005))
        (PORT stall (2501:2501:2501) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2005:2005:2005))
        (PORT d[0] (1422:1422:1422) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1565:1565:1565))
        (PORT datab (1081:1081:1081) (1214:1214:1214))
        (PORT datac (1503:1503:1503) (1579:1579:1579))
        (PORT datad (1391:1391:1391) (1432:1432:1432))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (243:243:243))
        (PORT datab (1479:1479:1479) (1565:1565:1565))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[5\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (660:660:660))
        (PORT datab (245:245:245) (329:329:329))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (554:554:554) (719:719:719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1554:1554:1554))
        (PORT datab (3409:3409:3409) (3770:3770:3770))
        (PORT datad (1386:1386:1386) (1416:1416:1416))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1757:1757:1757))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (515:515:515) (546:546:546))
        (PORT sload (1668:1668:1668) (1731:1731:1731))
        (PORT ena (1509:1509:1509) (1513:1513:1513))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwritePC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (673:673:673))
        (PORT datac (657:657:657) (720:720:720))
        (PORT datad (604:604:604) (661:661:661))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writePC\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (446:446:446))
        (PORT datab (584:584:584) (603:603:603))
        (PORT datac (208:208:208) (248:248:248))
        (PORT datad (203:203:203) (231:231:231))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RincrementPC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (957:957:957))
        (PORT datac (652:652:652) (711:711:711))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (777:777:777))
        (PORT datab (1268:1268:1268) (1328:1328:1328))
        (PORT datac (837:837:837) (890:890:890))
        (PORT datad (663:663:663) (724:724:724))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (775:775:775))
        (PORT datab (1269:1269:1269) (1330:1330:1330))
        (PORT datac (904:904:904) (938:938:938))
        (PORT datad (972:972:972) (1054:1054:1054))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (722:722:722))
        (PORT datab (892:892:892) (951:951:951))
        (PORT datac (616:616:616) (634:634:634))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (640:640:640) (717:717:717))
        (PORT datac (1072:1072:1072) (1084:1084:1084))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[1\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (723:723:723))
        (PORT datab (662:662:662) (732:732:732))
        (PORT datac (511:511:511) (521:521:521))
        (PORT datad (1097:1097:1097) (1111:1111:1111))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[1\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1541:1541:1541))
        (PORT datab (199:199:199) (236:236:236))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1081:1081:1081) (1180:1180:1180))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (353:353:353))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1319:1319:1319) (1391:1391:1391))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1046:1046:1046) (1160:1160:1160))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1009:1009:1009) (1077:1077:1077))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1291:1291:1291) (1377:1377:1377))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (2101:2101:2101) (2198:2198:2198))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (352:352:352))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1876:1876:1876) (2004:2004:2004))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1636:1636:1636) (1727:1727:1727))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (351:351:351))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1022:1022:1022) (1108:1108:1108))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[14\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1503:1503:1503) (1571:1571:1571))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[15\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (353:353:353))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1069:1069:1069) (1121:1121:1121))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (964:964:964) (1036:1036:1036))
        (PORT datac (1107:1107:1107) (1153:1153:1153))
        (PORT datad (382:382:382) (404:404:404))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2102:2102:2102))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1239:1239:1239) (1237:1237:1237))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (955:955:955))
        (PORT datab (603:603:603) (667:667:667))
        (PORT datad (399:399:399) (431:431:431))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1764:1764:1764))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3440:3440:3440) (3607:3607:3607))
        (PORT clk (2049:2049:2049) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3734:3734:3734) (4133:4133:4133))
        (PORT d[1] (3023:3023:3023) (3280:3280:3280))
        (PORT d[2] (2995:2995:2995) (3272:3272:3272))
        (PORT d[3] (2735:2735:2735) (2880:2880:2880))
        (PORT d[4] (2490:2490:2490) (2789:2789:2789))
        (PORT d[5] (3288:3288:3288) (3637:3637:3637))
        (PORT d[6] (4011:4011:4011) (4376:4376:4376))
        (PORT d[7] (1852:1852:1852) (2001:2001:2001))
        (PORT d[8] (2171:2171:2171) (2284:2284:2284))
        (PORT d[9] (2424:2424:2424) (2715:2715:2715))
        (PORT d[10] (2821:2821:2821) (3062:3062:3062))
        (PORT d[11] (5129:5129:5129) (5541:5541:5541))
        (PORT d[12] (2966:2966:2966) (3183:3183:3183))
        (PORT clk (2046:2046:2046) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (1887:1887:1887))
        (PORT clk (2046:2046:2046) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2077:2077:2077))
        (PORT d[0] (2433:2433:2433) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1875:1875:1875))
        (PORT d[1] (1348:1348:1348) (1425:1425:1425))
        (PORT d[2] (1887:1887:1887) (2002:2002:2002))
        (PORT d[3] (1871:1871:1871) (1962:1962:1962))
        (PORT d[4] (1419:1419:1419) (1540:1540:1540))
        (PORT d[5] (2117:2117:2117) (2235:2235:2235))
        (PORT d[6] (1989:1989:1989) (2150:2150:2150))
        (PORT d[7] (1789:1789:1789) (1863:1863:1863))
        (PORT d[8] (1789:1789:1789) (1888:1888:1888))
        (PORT d[9] (1709:1709:1709) (1831:1831:1831))
        (PORT d[10] (1825:1825:1825) (1885:1885:1885))
        (PORT d[11] (1886:1886:1886) (1983:1983:1983))
        (PORT d[12] (1890:1890:1890) (1963:1963:1963))
        (PORT clk (2010:2010:2010) (2004:2004:2004))
        (PORT stall (2662:2662:2662) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2004:2004:2004))
        (PORT d[0] (1418:1418:1418) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1781:1781:1781))
        (PORT clk (2050:2050:2050) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1984:1984:1984))
        (PORT d[1] (1628:1628:1628) (1777:1777:1777))
        (PORT d[2] (2993:2993:2993) (3257:3257:3257))
        (PORT d[3] (1699:1699:1699) (1783:1783:1783))
        (PORT d[4] (2789:2789:2789) (3117:3117:3117))
        (PORT d[5] (2221:2221:2221) (2328:2328:2328))
        (PORT d[6] (3604:3604:3604) (3940:3940:3940))
        (PORT d[7] (1426:1426:1426) (1549:1549:1549))
        (PORT d[8] (2318:2318:2318) (2443:2443:2443))
        (PORT d[9] (2182:2182:2182) (2317:2317:2317))
        (PORT d[10] (2028:2028:2028) (2120:2120:2120))
        (PORT d[11] (4979:4979:4979) (5314:5314:5314))
        (PORT d[12] (3452:3452:3452) (3665:3665:3665))
        (PORT clk (2047:2047:2047) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (1800:1800:1800))
        (PORT clk (2047:2047:2047) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2079:2079:2079))
        (PORT d[0] (2326:2326:2326) (2344:2344:2344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1647:1647:1647))
        (PORT d[1] (1678:1678:1678) (1732:1732:1732))
        (PORT d[2] (1681:1681:1681) (1724:1724:1724))
        (PORT d[3] (1664:1664:1664) (1776:1776:1776))
        (PORT d[4] (1649:1649:1649) (1749:1749:1749))
        (PORT d[5] (1535:1535:1535) (1617:1617:1617))
        (PORT d[6] (1414:1414:1414) (1536:1536:1536))
        (PORT d[7] (1341:1341:1341) (1440:1440:1440))
        (PORT d[8] (1780:1780:1780) (1857:1857:1857))
        (PORT d[9] (1678:1678:1678) (1804:1804:1804))
        (PORT d[10] (1492:1492:1492) (1567:1567:1567))
        (PORT d[11] (1374:1374:1374) (1476:1476:1476))
        (PORT d[12] (1641:1641:1641) (1685:1685:1685))
        (PORT clk (2011:2011:2011) (2006:2006:2006))
        (PORT stall (2293:2293:2293) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2006:2006:2006))
        (PORT d[0] (1408:1408:1408) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1608:1608:1608))
        (PORT datab (1300:1300:1300) (1406:1406:1406))
        (PORT datac (1192:1192:1192) (1261:1261:1261))
        (PORT datad (925:925:925) (949:949:949))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (3086:3086:3086))
        (PORT clk (2027:2027:2027) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3414:3414:3414) (3774:3774:3774))
        (PORT d[1] (3339:3339:3339) (3633:3633:3633))
        (PORT d[2] (2784:2784:2784) (3058:3058:3058))
        (PORT d[3] (3483:3483:3483) (3804:3804:3804))
        (PORT d[4] (3074:3074:3074) (3379:3379:3379))
        (PORT d[5] (2839:2839:2839) (3154:3154:3154))
        (PORT d[6] (3375:3375:3375) (3732:3732:3732))
        (PORT d[7] (2445:2445:2445) (2613:2613:2613))
        (PORT d[8] (3030:3030:3030) (3217:3217:3217))
        (PORT d[9] (2430:2430:2430) (2712:2712:2712))
        (PORT d[10] (2851:2851:2851) (3123:3123:3123))
        (PORT d[11] (4860:4860:4860) (5249:5249:5249))
        (PORT d[12] (2730:2730:2730) (2953:2953:2953))
        (PORT clk (2024:2024:2024) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1975:1975:1975))
        (PORT clk (2024:2024:2024) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2054:2054:2054))
        (PORT d[0] (2454:2454:2454) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2055:2055:2055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2241:2241:2241))
        (PORT d[1] (2025:2025:2025) (2208:2208:2208))
        (PORT d[2] (2091:2091:2091) (2210:2210:2210))
        (PORT d[3] (2174:2174:2174) (2298:2298:2298))
        (PORT d[4] (1730:1730:1730) (1895:1895:1895))
        (PORT d[5] (2163:2163:2163) (2314:2314:2314))
        (PORT d[6] (2003:2003:2003) (2163:2163:2163))
        (PORT d[7] (2215:2215:2215) (2349:2349:2349))
        (PORT d[8] (2209:2209:2209) (2336:2336:2336))
        (PORT d[9] (2010:2010:2010) (2140:2140:2140))
        (PORT d[10] (2144:2144:2144) (2279:2279:2279))
        (PORT d[11] (2180:2180:2180) (2299:2299:2299))
        (PORT d[12] (2184:2184:2184) (2289:2289:2289))
        (PORT clk (1988:1988:1988) (1981:1981:1981))
        (PORT stall (2745:2745:2745) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1981:1981:1981))
        (PORT d[0] (1690:1690:1690) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (3014:3014:3014))
        (PORT clk (2032:2032:2032) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3771:3771:3771))
        (PORT d[1] (3326:3326:3326) (3598:3598:3598))
        (PORT d[2] (2753:2753:2753) (3010:3010:3010))
        (PORT d[3] (3477:3477:3477) (3781:3781:3781))
        (PORT d[4] (3037:3037:3037) (3370:3370:3370))
        (PORT d[5] (3580:3580:3580) (3914:3914:3914))
        (PORT d[6] (3659:3659:3659) (4033:4033:4033))
        (PORT d[7] (2484:2484:2484) (2657:2657:2657))
        (PORT d[8] (2462:2462:2462) (2612:2612:2612))
        (PORT d[9] (2745:2745:2745) (3040:3040:3040))
        (PORT d[10] (2843:2843:2843) (3102:3102:3102))
        (PORT d[11] (4871:4871:4871) (5241:5241:5241))
        (PORT d[12] (2752:2752:2752) (2973:2973:2973))
        (PORT clk (2029:2029:2029) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2091:2091:2091))
        (PORT clk (2029:2029:2029) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2059:2059:2059))
        (PORT d[0] (2604:2604:2604) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2217:2217:2217))
        (PORT d[1] (1951:1951:1951) (2058:2058:2058))
        (PORT d[2] (2132:2132:2132) (2243:2243:2243))
        (PORT d[3] (1904:1904:1904) (2031:2031:2031))
        (PORT d[4] (1778:1778:1778) (1951:1951:1951))
        (PORT d[5] (2145:2145:2145) (2314:2314:2314))
        (PORT d[6] (1973:1973:1973) (2116:2116:2116))
        (PORT d[7] (1948:1948:1948) (2092:2092:2092))
        (PORT d[8] (1954:1954:1954) (2092:2092:2092))
        (PORT d[9] (2009:2009:2009) (2139:2139:2139))
        (PORT d[10] (2146:2146:2146) (2259:2259:2259))
        (PORT d[11] (2025:2025:2025) (2161:2161:2161))
        (PORT d[12] (2091:2091:2091) (2196:2196:2196))
        (PORT clk (1993:1993:1993) (1986:1986:1986))
        (PORT stall (2777:2777:2777) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1986:1986:1986))
        (PORT d[0] (1489:1489:1489) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1614:1614:1614))
        (PORT datab (1295:1295:1295) (1405:1405:1405))
        (PORT datac (1608:1608:1608) (1675:1675:1675))
        (PORT datad (1577:1577:1577) (1674:1674:1674))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (755:755:755) (831:831:831))
        (PORT clk (2072:2072:2072) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1142:1142:1142))
        (PORT d[1] (1046:1046:1046) (1142:1142:1142))
        (PORT d[2] (3312:3312:3312) (3609:3609:3609))
        (PORT d[3] (1377:1377:1377) (1457:1457:1457))
        (PORT d[4] (1058:1058:1058) (1175:1175:1175))
        (PORT d[5] (1577:1577:1577) (1674:1674:1674))
        (PORT d[6] (1872:1872:1872) (1936:1936:1936))
        (PORT d[7] (1098:1098:1098) (1196:1196:1196))
        (PORT d[8] (728:728:728) (819:819:819))
        (PORT d[9] (2134:2134:2134) (2270:2270:2270))
        (PORT d[10] (1468:1468:1468) (1565:1565:1565))
        (PORT d[11] (1582:1582:1582) (1711:1711:1711))
        (PORT d[12] (3731:3731:3731) (3962:3962:3962))
        (PORT clk (2069:2069:2069) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1428:1428:1428))
        (PORT clk (2069:2069:2069) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2099:2099:2099))
        (PORT d[0] (1996:1996:1996) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1109:1109:1109))
        (PORT d[1] (1026:1026:1026) (1051:1051:1051))
        (PORT d[2] (1025:1025:1025) (1055:1055:1055))
        (PORT d[3] (995:995:995) (1037:1037:1037))
        (PORT d[4] (975:975:975) (1033:1033:1033))
        (PORT d[5] (1018:1018:1018) (1083:1083:1083))
        (PORT d[6] (767:767:767) (832:832:832))
        (PORT d[7] (749:749:749) (803:803:803))
        (PORT d[8] (1165:1165:1165) (1212:1212:1212))
        (PORT d[9] (1364:1364:1364) (1462:1462:1462))
        (PORT d[10] (955:955:955) (993:993:993))
        (PORT d[11] (746:746:746) (807:807:807))
        (PORT d[12] (965:965:965) (996:996:996))
        (PORT clk (2033:2033:2033) (2026:2026:2026))
        (PORT stall (1898:1898:1898) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2026:2026:2026))
        (PORT d[0] (863:863:863) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3314:3314:3314))
        (PORT clk (2037:2037:2037) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3429:3429:3429) (3809:3809:3809))
        (PORT d[1] (3349:3349:3349) (3618:3618:3618))
        (PORT d[2] (2751:2751:2751) (3022:3022:3022))
        (PORT d[3] (3225:3225:3225) (3535:3535:3535))
        (PORT d[4] (3101:3101:3101) (3415:3415:3415))
        (PORT d[5] (3009:3009:3009) (3334:3334:3334))
        (PORT d[6] (3698:3698:3698) (4052:4052:4052))
        (PORT d[7] (2158:2158:2158) (2329:2329:2329))
        (PORT d[8] (3084:3084:3084) (3281:3281:3281))
        (PORT d[9] (2746:2746:2746) (3040:3040:3040))
        (PORT d[10] (2557:2557:2557) (2813:2813:2813))
        (PORT d[11] (4872:4872:4872) (5242:5242:5242))
        (PORT d[12] (2762:2762:2762) (3007:3007:3007))
        (PORT clk (2034:2034:2034) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (1946:1946:1946))
        (PORT clk (2034:2034:2034) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2062:2062:2062))
        (PORT d[0] (2410:2410:2410) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1802:1802:1802))
        (PORT d[1] (1656:1656:1656) (1763:1763:1763))
        (PORT d[2] (2089:2089:2089) (2209:2209:2209))
        (PORT d[3] (1904:1904:1904) (2030:2030:2030))
        (PORT d[4] (1757:1757:1757) (1927:1927:1927))
        (PORT d[5] (1947:1947:1947) (2092:2092:2092))
        (PORT d[6] (1961:1961:1961) (2120:2120:2120))
        (PORT d[7] (1947:1947:1947) (2091:2091:2091))
        (PORT d[8] (1904:1904:1904) (2035:2035:2035))
        (PORT d[9] (2020:2020:2020) (2149:2149:2149))
        (PORT d[10] (1965:1965:1965) (2115:2115:2115))
        (PORT d[11] (1967:1967:1967) (2097:2097:2097))
        (PORT d[12] (1851:1851:1851) (1960:1960:1960))
        (PORT clk (1998:1998:1998) (1989:1989:1989))
        (PORT stall (2538:2538:2538) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1989:1989:1989))
        (PORT d[0] (1510:1510:1510) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1611:1611:1611))
        (PORT datab (369:369:369) (395:395:395))
        (PORT datac (1169:1169:1169) (1266:1266:1266))
        (PORT datad (1261:1261:1261) (1324:1324:1324))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1774:1774:1774))
        (PORT clk (2058:2058:2058) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2293:2293:2293))
        (PORT d[1] (1605:1605:1605) (1725:1725:1725))
        (PORT d[2] (3011:3011:3011) (3291:3291:3291))
        (PORT d[3] (1710:1710:1710) (1812:1812:1812))
        (PORT d[4] (3067:3067:3067) (3398:3398:3398))
        (PORT d[5] (1918:1918:1918) (2005:2005:2005))
        (PORT d[6] (1522:1522:1522) (1593:1593:1593))
        (PORT d[7] (1413:1413:1413) (1517:1517:1517))
        (PORT d[8] (1697:1697:1697) (1832:1832:1832))
        (PORT d[9] (2428:2428:2428) (2583:2583:2583))
        (PORT d[10] (1760:1760:1760) (1847:1847:1847))
        (PORT d[11] (4967:4967:4967) (5311:5311:5311))
        (PORT d[12] (3426:3426:3426) (3635:3635:3635))
        (PORT clk (2055:2055:2055) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1722:1722:1722))
        (PORT clk (2055:2055:2055) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2087:2087:2087))
        (PORT d[0] (1987:1987:1987) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1451:1451:1451))
        (PORT d[1] (1341:1341:1341) (1395:1395:1395))
        (PORT d[2] (1324:1324:1324) (1383:1383:1383))
        (PORT d[3] (1299:1299:1299) (1356:1356:1356))
        (PORT d[4] (1264:1264:1264) (1342:1342:1342))
        (PORT d[5] (1280:1280:1280) (1362:1362:1362))
        (PORT d[6] (1116:1116:1116) (1223:1223:1223))
        (PORT d[7] (1385:1385:1385) (1486:1486:1486))
        (PORT d[8] (1515:1515:1515) (1568:1568:1568))
        (PORT d[9] (1672:1672:1672) (1793:1793:1793))
        (PORT d[10] (1234:1234:1234) (1294:1294:1294))
        (PORT d[11] (1050:1050:1050) (1133:1133:1133))
        (PORT d[12] (1627:1627:1627) (1687:1687:1687))
        (PORT clk (2019:2019:2019) (2014:2014:2014))
        (PORT stall (1880:1880:1880) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2014:2014:2014))
        (PORT d[0] (1099:1099:1099) (1089:1089:1089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1779:1779:1779))
        (PORT clk (2054:2054:2054) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (2004:2004:2004))
        (PORT d[1] (1643:1643:1643) (1783:1783:1783))
        (PORT d[2] (2342:2342:2342) (2547:2547:2547))
        (PORT d[3] (1684:1684:1684) (1769:1769:1769))
        (PORT d[4] (3069:3069:3069) (3401:3401:3401))
        (PORT d[5] (1919:1919:1919) (2006:2006:2006))
        (PORT d[6] (3605:3605:3605) (3941:3941:3941))
        (PORT d[7] (1421:1421:1421) (1539:1539:1539))
        (PORT d[8] (2002:2002:2002) (2145:2145:2145))
        (PORT d[9] (2450:2450:2450) (2609:2609:2609))
        (PORT d[10] (1772:1772:1772) (1860:1860:1860))
        (PORT d[11] (4963:4963:4963) (5304:5304:5304))
        (PORT d[12] (2320:2320:2320) (2491:2491:2491))
        (PORT clk (2051:2051:2051) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1700:1700:1700))
        (PORT clk (2051:2051:2051) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (PORT d[0] (2241:2241:2241) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1620:1620:1620))
        (PORT d[1] (1643:1643:1643) (1713:1713:1713))
        (PORT d[2] (1631:1631:1631) (1709:1709:1709))
        (PORT d[3] (1575:1575:1575) (1627:1627:1627))
        (PORT d[4] (1588:1588:1588) (1670:1670:1670))
        (PORT d[5] (1530:1530:1530) (1607:1607:1607))
        (PORT d[6] (1405:1405:1405) (1514:1514:1514))
        (PORT d[7] (1364:1364:1364) (1437:1437:1437))
        (PORT d[8] (1793:1793:1793) (1855:1855:1855))
        (PORT d[9] (1650:1650:1650) (1771:1771:1771))
        (PORT d[10] (1478:1478:1478) (1574:1574:1574))
        (PORT d[11] (1370:1370:1370) (1462:1462:1462))
        (PORT d[12] (1645:1645:1645) (1691:1691:1691))
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (PORT stall (1932:1932:1932) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (PORT d[0] (1140:1140:1140) (1137:1137:1137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1613:1613:1613))
        (PORT datab (1296:1296:1296) (1404:1404:1404))
        (PORT datac (616:616:616) (649:649:649))
        (PORT datad (907:907:907) (932:932:932))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1869:1869:1869))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1740:1740:1740) (1871:1871:1871))
        (PORT datab (200:200:200) (239:239:239))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[13\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (336:336:336))
        (PORT datab (920:920:920) (960:960:960))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (594:594:594) (759:759:759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (925:925:925) (990:990:990))
        (PORT datac (3100:3100:3100) (3449:3449:3449))
        (PORT datad (1216:1216:1216) (1279:1279:1279))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1755:1755:1755))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (515:515:515) (546:546:546))
        (PORT sload (1703:1703:1703) (1785:1785:1785))
        (PORT ena (1529:1529:1529) (1560:1560:1560))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[13\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1106:1106:1106))
        (PORT datab (700:700:700) (765:765:765))
        (PORT datad (383:383:383) (404:404:404))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2102:2102:2102))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1239:1239:1239) (1237:1237:1237))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (467:467:467))
        (PORT datac (1263:1263:1263) (1272:1272:1272))
        (PORT datad (366:366:366) (427:427:427))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1764:1764:1764))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1474:1474:1474))
        (PORT clk (2046:2046:2046) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2292:2292:2292))
        (PORT d[1] (1649:1649:1649) (1796:1796:1796))
        (PORT d[2] (3020:3020:3020) (3283:3283:3283))
        (PORT d[3] (2030:2030:2030) (2133:2133:2133))
        (PORT d[4] (2758:2758:2758) (3071:3071:3071))
        (PORT d[5] (2192:2192:2192) (2278:2278:2278))
        (PORT d[6] (1803:1803:1803) (1872:1872:1872))
        (PORT d[7] (1729:1729:1729) (1856:1856:1856))
        (PORT d[8] (2268:2268:2268) (2388:2388:2388))
        (PORT d[9] (2163:2163:2163) (2307:2307:2307))
        (PORT d[10] (2051:2051:2051) (2143:2143:2143))
        (PORT d[11] (4725:4725:4725) (5058:5058:5058))
        (PORT d[12] (3452:3452:3452) (3664:3664:3664))
        (PORT clk (2043:2043:2043) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1839:1839:1839))
        (PORT clk (2043:2043:2043) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2072:2072:2072))
        (PORT d[0] (2355:2355:2355) (2376:2376:2376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1389:1389:1389))
        (PORT d[1] (1678:1678:1678) (1733:1733:1733))
        (PORT d[2] (1643:1643:1643) (1704:1704:1704))
        (PORT d[3] (1642:1642:1642) (1752:1752:1752))
        (PORT d[4] (1652:1652:1652) (1768:1768:1768))
        (PORT d[5] (1536:1536:1536) (1618:1618:1618))
        (PORT d[6] (1442:1442:1442) (1573:1573:1573))
        (PORT d[7] (1658:1658:1658) (1765:1765:1765))
        (PORT d[8] (1792:1792:1792) (1851:1851:1851))
        (PORT d[9] (1933:1933:1933) (2056:2056:2056))
        (PORT d[10] (1498:1498:1498) (1578:1578:1578))
        (PORT d[11] (1356:1356:1356) (1462:1462:1462))
        (PORT d[12] (1553:1553:1553) (1629:1629:1629))
        (PORT clk (2007:2007:2007) (1999:1999:1999))
        (PORT stall (2609:2609:2609) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (1999:1999:1999))
        (PORT d[0] (1413:1413:1413) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (810:810:810) (894:894:894))
        (PORT clk (2074:2074:2074) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1039:1039:1039) (1124:1124:1124))
        (PORT d[1] (1024:1024:1024) (1123:1123:1123))
        (PORT d[2] (2608:2608:2608) (2835:2835:2835))
        (PORT d[3] (1598:1598:1598) (1694:1694:1694))
        (PORT d[4] (1079:1079:1079) (1198:1198:1198))
        (PORT d[5] (1269:1269:1269) (1345:1345:1345))
        (PORT d[6] (1873:1873:1873) (1937:1937:1937))
        (PORT d[7] (779:779:779) (873:873:873))
        (PORT d[8] (1333:1333:1333) (1416:1416:1416))
        (PORT d[9] (2130:2130:2130) (2261:2261:2261))
        (PORT d[10] (1470:1470:1470) (1567:1567:1567))
        (PORT d[11] (1603:1603:1603) (1719:1719:1719))
        (PORT d[12] (1877:1877:1877) (2000:2000:2000))
        (PORT clk (2071:2071:2071) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1407:1407:1407))
        (PORT clk (2071:2071:2071) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2103:2103:2103))
        (PORT d[0] (1971:1971:1971) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2104:2104:2104))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2104:2104:2104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2104:2104:2104))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2104:2104:2104))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (1048:1048:1048))
        (PORT d[1] (1026:1026:1026) (1051:1051:1051))
        (PORT d[2] (1327:1327:1327) (1368:1368:1368))
        (PORT d[3] (1018:1018:1018) (1094:1094:1094))
        (PORT d[4] (951:951:951) (1004:1004:1004))
        (PORT d[5] (975:975:975) (1031:1031:1031))
        (PORT d[6] (792:792:792) (863:863:863))
        (PORT d[7] (1039:1039:1039) (1101:1101:1101))
        (PORT d[8] (1081:1081:1081) (1120:1120:1120))
        (PORT d[9] (1328:1328:1328) (1408:1408:1408))
        (PORT d[10] (927:927:927) (961:961:961))
        (PORT d[11] (745:745:745) (806:806:806))
        (PORT d[12] (991:991:991) (1026:1026:1026))
        (PORT clk (2035:2035:2035) (2030:2030:2030))
        (PORT stall (1624:1624:1624) (1618:1618:1618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2030:2030:2030))
        (PORT d[0] (830:830:830) (823:823:823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (1093:1093:1093))
        (PORT datab (1491:1491:1491) (1561:1561:1561))
        (PORT datac (894:894:894) (948:948:948))
        (PORT datad (342:342:342) (355:355:355))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2749:2749:2749))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2891:2891:2891))
        (PORT d[1] (3747:3747:3747) (4106:4106:4106))
        (PORT d[2] (2805:2805:2805) (2988:2988:2988))
        (PORT d[3] (2703:2703:2703) (2803:2803:2803))
        (PORT d[4] (2144:2144:2144) (2383:2383:2383))
        (PORT d[5] (2442:2442:2442) (2721:2721:2721))
        (PORT d[6] (2680:2680:2680) (2915:2915:2915))
        (PORT d[7] (2457:2457:2457) (2557:2557:2557))
        (PORT d[8] (2550:2550:2550) (2646:2646:2646))
        (PORT d[9] (2771:2771:2771) (3094:3094:3094))
        (PORT d[10] (2891:2891:2891) (2982:2982:2982))
        (PORT d[11] (3277:3277:3277) (3492:3492:3492))
        (PORT d[12] (3327:3327:3327) (3555:3555:3555))
        (PORT clk (2055:2055:2055) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2144:2144:2144))
        (PORT clk (2055:2055:2055) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (PORT d[0] (2617:2617:2617) (2659:2659:2659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1779:1779:1779))
        (PORT d[1] (1983:1983:1983) (2143:2143:2143))
        (PORT d[2] (2142:2142:2142) (2258:2258:2258))
        (PORT d[3] (1944:1944:1944) (2074:2074:2074))
        (PORT d[4] (1811:1811:1811) (1931:1931:1931))
        (PORT d[5] (1853:1853:1853) (1971:1971:1971))
        (PORT d[6] (2022:2022:2022) (2186:2186:2186))
        (PORT d[7] (1998:1998:1998) (2126:2126:2126))
        (PORT d[8] (1598:1598:1598) (1746:1746:1746))
        (PORT d[9] (1717:1717:1717) (1832:1832:1832))
        (PORT d[10] (1796:1796:1796) (1914:1914:1914))
        (PORT d[11] (2225:2225:2225) (2348:2348:2348))
        (PORT d[12] (1655:1655:1655) (1793:1793:1793))
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (PORT stall (2563:2563:2563) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (PORT d[0] (1596:1596:1596) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2209:2209:2209))
        (PORT clk (2040:2040:2040) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2539:2539:2539))
        (PORT d[1] (3469:3469:3469) (3801:3801:3801))
        (PORT d[2] (2509:2509:2509) (2666:2666:2666))
        (PORT d[3] (2904:2904:2904) (3160:3160:3160))
        (PORT d[4] (2401:2401:2401) (2661:2661:2661))
        (PORT d[5] (2417:2417:2417) (2677:2677:2677))
        (PORT d[6] (3022:3022:3022) (3238:3238:3238))
        (PORT d[7] (3785:3785:3785) (4076:4076:4076))
        (PORT d[8] (2869:2869:2869) (2994:2994:2994))
        (PORT d[9] (2512:2512:2512) (2809:2809:2809))
        (PORT d[10] (3462:3462:3462) (3595:3595:3595))
        (PORT d[11] (3786:3786:3786) (4047:4047:4047))
        (PORT d[12] (3033:3033:3033) (3269:3269:3269))
        (PORT clk (2037:2037:2037) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2137:2137:2137))
        (PORT clk (2037:2037:2037) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
        (PORT d[0] (2620:2620:2620) (2674:2674:2674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1879:1879:1879))
        (PORT d[1] (1991:1991:1991) (2140:2140:2140))
        (PORT d[2] (1984:1984:1984) (2043:2043:2043))
        (PORT d[3] (1984:1984:1984) (2141:2141:2141))
        (PORT d[4] (2175:2175:2175) (2305:2305:2305))
        (PORT d[5] (1898:1898:1898) (2034:2034:2034))
        (PORT d[6] (2084:2084:2084) (2270:2270:2270))
        (PORT d[7] (2002:2002:2002) (2162:2162:2162))
        (PORT d[8] (1884:1884:1884) (2045:2045:2045))
        (PORT d[9] (1999:1999:1999) (2128:2128:2128))
        (PORT d[10] (2068:2068:2068) (2199:2199:2199))
        (PORT d[11] (2277:2277:2277) (2409:2409:2409))
        (PORT d[12] (1897:1897:1897) (2023:2023:2023))
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (PORT stall (2516:2516:2516) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (PORT d[0] (1527:1527:1527) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1559:1559:1559))
        (PORT datab (1082:1082:1082) (1206:1206:1206))
        (PORT datac (1263:1263:1263) (1339:1339:1339))
        (PORT datad (1611:1611:1611) (1710:1710:1710))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3013:3013:3013))
        (PORT clk (2064:2064:2064) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (2187:2187:2187))
        (PORT d[1] (4050:4050:4050) (4399:4399:4399))
        (PORT d[2] (3075:3075:3075) (3265:3265:3265))
        (PORT d[3] (2680:2680:2680) (2864:2864:2864))
        (PORT d[4] (2154:2154:2154) (2398:2398:2398))
        (PORT d[5] (2754:2754:2754) (3042:3042:3042))
        (PORT d[6] (2362:2362:2362) (2575:2575:2575))
        (PORT d[7] (2510:2510:2510) (2587:2587:2587))
        (PORT d[8] (2536:2536:2536) (2650:2650:2650))
        (PORT d[9] (3085:3085:3085) (3428:3428:3428))
        (PORT d[10] (2404:2404:2404) (2484:2484:2484))
        (PORT d[11] (3256:3256:3256) (3472:3472:3472))
        (PORT d[12] (3339:3339:3339) (3591:3591:3591))
        (PORT clk (2061:2061:2061) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1935:1935:1935))
        (PORT clk (2061:2061:2061) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2090:2090:2090))
        (PORT d[0] (2436:2436:2436) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1845:1845:1845))
        (PORT d[1] (1957:1957:1957) (2098:2098:2098))
        (PORT d[2] (2154:2154:2154) (2286:2286:2286))
        (PORT d[3] (1933:1933:1933) (2048:2048:2048))
        (PORT d[4] (1854:1854:1854) (1955:1955:1955))
        (PORT d[5] (1847:1847:1847) (1962:1962:1962))
        (PORT d[6] (2081:2081:2081) (2247:2247:2247))
        (PORT d[7] (1988:1988:1988) (2127:2127:2127))
        (PORT d[8] (1870:1870:1870) (2011:2011:2011))
        (PORT d[9] (1702:1702:1702) (1796:1796:1796))
        (PORT d[10] (1783:1783:1783) (1883:1883:1883))
        (PORT d[11] (1808:1808:1808) (1908:1908:1908))
        (PORT d[12] (1621:1621:1621) (1731:1731:1731))
        (PORT clk (2025:2025:2025) (2017:2017:2017))
        (PORT stall (2536:2536:2536) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2017:2017:2017))
        (PORT d[0] (1442:1442:1442) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1177:1177:1177))
        (PORT clk (2064:2064:2064) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1659:1659:1659))
        (PORT d[1] (1347:1347:1347) (1469:1469:1469))
        (PORT d[2] (3322:3322:3322) (3605:3605:3605))
        (PORT d[3] (1379:1379:1379) (1457:1457:1457))
        (PORT d[4] (1350:1350:1350) (1485:1485:1485))
        (PORT d[5] (1905:1905:1905) (2007:2007:2007))
        (PORT d[6] (1594:1594:1594) (1648:1648:1648))
        (PORT d[7] (1147:1147:1147) (1249:1249:1249))
        (PORT d[8] (1941:1941:1941) (2081:2081:2081))
        (PORT d[9] (1862:1862:1862) (1967:1967:1967))
        (PORT d[10] (1752:1752:1752) (1836:1836:1836))
        (PORT d[11] (4994:4994:4994) (5343:5343:5343))
        (PORT d[12] (2324:2324:2324) (2504:2504:2504))
        (PORT clk (2061:2061:2061) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1448:1448:1448))
        (PORT clk (2061:2061:2061) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (PORT d[0] (2002:2002:2002) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1448:1448:1448))
        (PORT d[1] (1341:1341:1341) (1394:1394:1394))
        (PORT d[2] (1351:1351:1351) (1387:1387:1387))
        (PORT d[3] (1351:1351:1351) (1442:1442:1442))
        (PORT d[4] (1237:1237:1237) (1311:1311:1311))
        (PORT d[5] (1257:1257:1257) (1337:1337:1337))
        (PORT d[6] (1088:1088:1088) (1188:1188:1188))
        (PORT d[7] (1041:1041:1041) (1116:1116:1116))
        (PORT d[8] (1540:1540:1540) (1562:1562:1562))
        (PORT d[9] (1637:1637:1637) (1740:1740:1740))
        (PORT d[10] (1276:1276:1276) (1336:1336:1336))
        (PORT d[11] (1049:1049:1049) (1132:1132:1132))
        (PORT d[12] (1312:1312:1312) (1351:1351:1351))
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (PORT stall (1945:1945:1945) (1924:1924:1924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (PORT d[0] (1106:1106:1106) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1558:1558:1558))
        (PORT datab (1082:1082:1082) (1206:1206:1206))
        (PORT datac (1324:1324:1324) (1425:1425:1425))
        (PORT datad (802:802:802) (818:818:818))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1660:1660:1660))
        (PORT clk (2057:2057:2057) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2348:2348:2348))
        (PORT d[1] (4222:4222:4222) (4529:4529:4529))
        (PORT d[2] (1822:1822:1822) (1915:1915:1915))
        (PORT d[3] (1643:1643:1643) (1711:1711:1711))
        (PORT d[4] (3133:3133:3133) (3424:3424:3424))
        (PORT d[5] (2430:2430:2430) (2693:2693:2693))
        (PORT d[6] (2059:2059:2059) (2276:2276:2276))
        (PORT d[7] (1663:1663:1663) (1726:1726:1726))
        (PORT d[8] (1709:1709:1709) (1799:1799:1799))
        (PORT d[9] (3318:3318:3318) (3588:3588:3588))
        (PORT d[10] (2269:2269:2269) (2365:2365:2365))
        (PORT d[11] (2838:2838:2838) (2992:2992:2992))
        (PORT d[12] (2364:2364:2364) (2458:2458:2458))
        (PORT clk (2054:2054:2054) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2017:2017:2017))
        (PORT clk (2054:2054:2054) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2087:2087:2087))
        (PORT d[0] (2546:2546:2546) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1730:1730:1730))
        (PORT d[1] (1676:1676:1676) (1676:1676:1676))
        (PORT d[2] (1624:1624:1624) (1640:1640:1640))
        (PORT d[3] (1668:1668:1668) (1689:1689:1689))
        (PORT d[4] (1337:1337:1337) (1358:1358:1358))
        (PORT d[5] (1629:1629:1629) (1763:1763:1763))
        (PORT d[6] (1666:1666:1666) (1685:1685:1685))
        (PORT d[7] (1696:1696:1696) (1733:1733:1733))
        (PORT d[8] (1653:1653:1653) (1677:1677:1677))
        (PORT d[9] (1976:1976:1976) (2085:2085:2085))
        (PORT d[10] (1626:1626:1626) (1738:1738:1738))
        (PORT d[11] (1957:1957:1957) (2017:2017:2017))
        (PORT d[12] (1663:1663:1663) (1681:1681:1681))
        (PORT clk (2018:2018:2018) (2014:2014:2014))
        (PORT stall (2431:2431:2431) (2356:2356:2356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2014:2014:2014))
        (PORT d[0] (1472:1472:1472) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1272:1272:1272))
        (PORT clk (2056:2056:2056) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2334:2334:2334))
        (PORT d[1] (4214:4214:4214) (4529:4529:4529))
        (PORT d[2] (1813:1813:1813) (1943:1943:1943))
        (PORT d[3] (1799:1799:1799) (1893:1893:1893))
        (PORT d[4] (2820:2820:2820) (3087:3087:3087))
        (PORT d[5] (3129:3129:3129) (3408:3408:3408))
        (PORT d[6] (2689:2689:2689) (2907:2907:2907))
        (PORT d[7] (1696:1696:1696) (1771:1771:1771))
        (PORT d[8] (1749:1749:1749) (1825:1825:1825))
        (PORT d[9] (3346:3346:3346) (3610:3610:3610))
        (PORT d[10] (1635:1635:1635) (1709:1709:1709))
        (PORT d[11] (2865:2865:2865) (3025:3025:3025))
        (PORT d[12] (2387:2387:2387) (2484:2484:2484))
        (PORT clk (2053:2053:2053) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2231:2231:2231))
        (PORT clk (2053:2053:2053) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2085:2085:2085))
        (PORT d[0] (2707:2707:2707) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1744:1744:1744))
        (PORT d[1] (1638:1638:1638) (1670:1670:1670))
        (PORT d[2] (1658:1658:1658) (1681:1681:1681))
        (PORT d[3] (1636:1636:1636) (1665:1665:1665))
        (PORT d[4] (1374:1374:1374) (1405:1405:1405))
        (PORT d[5] (1652:1652:1652) (1791:1791:1791))
        (PORT d[6] (1674:1674:1674) (1714:1714:1714))
        (PORT d[7] (1731:1731:1731) (1752:1752:1752))
        (PORT d[8] (1695:1695:1695) (1859:1859:1859))
        (PORT d[9] (1939:1939:1939) (2027:2027:2027))
        (PORT d[10] (1605:1605:1605) (1714:1714:1714))
        (PORT d[11] (1717:1717:1717) (1745:1745:1745))
        (PORT d[12] (1596:1596:1596) (1701:1701:1701))
        (PORT clk (2017:2017:2017) (2012:2012:2012))
        (PORT stall (2478:2478:2478) (2391:2391:2391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2012:2012:2012))
        (PORT d[0] (1435:1435:1435) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1683:1683:1683))
        (PORT datab (1602:1602:1602) (1657:1657:1657))
        (PORT datac (963:963:963) (987:987:987))
        (PORT datad (692:692:692) (730:730:730))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (1448:1448:1448) (1529:1529:1529))
        (PORT datad (943:943:943) (942:942:942))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (401:401:401))
        (PORT datab (1478:1478:1478) (1569:1569:1569))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (335:335:335))
        (PORT datab (665:665:665) (703:703:703))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (554:554:554) (719:719:719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3380:3380:3380) (3747:3747:3747))
        (PORT datab (449:449:449) (512:512:512))
        (PORT datad (617:617:617) (648:648:648))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1757:1757:1757))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1233:1233:1233) (1266:1266:1266))
        (PORT sload (1668:1668:1668) (1731:1731:1731))
        (PORT ena (1509:1509:1509) (1513:1513:1513))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1766:1766:1766))
        (PORT asdata (1562:1562:1562) (1676:1676:1676))
        (PORT ena (1014:1014:1014) (1040:1040:1040))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (383:383:383))
        (PORT datab (296:296:296) (388:388:388))
        (PORT datad (413:413:413) (475:475:475))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectREM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (375:375:375))
        (PORT datab (695:695:695) (763:763:763))
        (PORT datac (193:193:193) (225:225:225))
        (PORT datad (214:214:214) (240:240:240))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectREM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (741:741:741) (801:801:801))
        (PORT datac (315:315:315) (334:334:334))
        (PORT datad (211:211:211) (244:244:244))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (673:673:673))
        (PORT datab (636:636:636) (699:699:699))
        (PORT datac (658:658:658) (719:719:719))
        (PORT datad (210:210:210) (241:241:241))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (1000:1000:1000))
        (PORT datab (692:692:692) (756:756:756))
        (PORT datac (840:840:840) (896:896:896))
        (PORT datad (188:188:188) (219:219:219))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (1046:1046:1046))
        (PORT datab (229:229:229) (271:271:271))
        (PORT datac (617:617:617) (635:635:635))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (286:286:286))
        (PORT datac (172:172:172) (204:204:204))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2102:2102:2102))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1239:1239:1239) (1237:1237:1237))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (487:487:487))
        (PORT datac (589:589:589) (601:601:601))
        (PORT datad (612:612:612) (640:640:640))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1764:1764:1764))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2699:2699:2699))
        (PORT clk (2032:2032:2032) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3494:3494:3494))
        (PORT d[1] (3723:3723:3723) (4024:4024:4024))
        (PORT d[2] (2633:2633:2633) (2881:2881:2881))
        (PORT d[3] (2758:2758:2758) (2888:2888:2888))
        (PORT d[4] (2648:2648:2648) (2929:2929:2929))
        (PORT d[5] (3272:3272:3272) (3594:3594:3594))
        (PORT d[6] (2709:2709:2709) (2988:2988:2988))
        (PORT d[7] (2531:2531:2531) (2644:2644:2644))
        (PORT d[8] (2607:2607:2607) (2733:2733:2733))
        (PORT d[9] (3775:3775:3775) (4114:4114:4114))
        (PORT d[10] (2517:2517:2517) (2662:2662:2662))
        (PORT d[11] (3971:3971:3971) (4340:4340:4340))
        (PORT d[12] (3020:3020:3020) (3281:3281:3281))
        (PORT clk (2029:2029:2029) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2190:2190:2190))
        (PORT clk (2029:2029:2029) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2061:2061:2061))
        (PORT d[0] (2510:2510:2510) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1849:1849:1849))
        (PORT d[1] (2039:2039:2039) (2094:2094:2094))
        (PORT d[2] (1801:1801:1801) (1869:1869:1869))
        (PORT d[3] (2020:2020:2020) (2180:2180:2180))
        (PORT d[4] (2052:2052:2052) (2114:2114:2114))
        (PORT d[5] (2234:2234:2234) (2413:2413:2413))
        (PORT d[6] (2082:2082:2082) (2262:2262:2262))
        (PORT d[7] (1989:1989:1989) (2118:2118:2118))
        (PORT d[8] (2014:2014:2014) (2181:2181:2181))
        (PORT d[9] (2189:2189:2189) (2346:2346:2346))
        (PORT d[10] (2165:2165:2165) (2213:2213:2213))
        (PORT d[11] (1977:1977:1977) (2124:2124:2124))
        (PORT d[12] (2090:2090:2090) (2199:2199:2199))
        (PORT clk (1993:1993:1993) (1988:1988:1988))
        (PORT stall (2859:2859:2859) (2756:2756:2756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1988:1988:1988))
        (PORT d[0] (1589:1589:1589) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3500:3500:3500))
        (PORT clk (2018:2018:2018) (2041:2041:2041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3434:3434:3434))
        (PORT d[1] (3024:3024:3024) (3301:3301:3301))
        (PORT d[2] (2745:2745:2745) (3020:3020:3020))
        (PORT d[3] (3517:3517:3517) (3851:3851:3851))
        (PORT d[4] (2814:2814:2814) (3151:3151:3151))
        (PORT d[5] (3116:3116:3116) (3450:3450:3450))
        (PORT d[6] (3373:3373:3373) (3723:3723:3723))
        (PORT d[7] (2447:2447:2447) (2633:2633:2633))
        (PORT d[8] (2760:2760:2760) (2929:2929:2929))
        (PORT d[9] (2442:2442:2442) (2735:2735:2735))
        (PORT d[10] (2880:2880:2880) (3160:3160:3160))
        (PORT d[11] (4084:4084:4084) (4468:4468:4468))
        (PORT d[12] (2781:2781:2781) (3011:3011:3011))
        (PORT clk (2015:2015:2015) (2037:2037:2037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2019:2019:2019))
        (PORT clk (2015:2015:2015) (2037:2037:2037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2041:2041:2041))
        (PORT d[0] (2493:2493:2493) (2556:2556:2556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1895:1895:1895))
        (PORT d[1] (1929:1929:1929) (2053:2053:2053))
        (PORT d[2] (2149:2149:2149) (2309:2309:2309))
        (PORT d[3] (2013:2013:2013) (2164:2164:2164))
        (PORT d[4] (1750:1750:1750) (1916:1916:1916))
        (PORT d[5] (1919:1919:1919) (2082:2082:2082))
        (PORT d[6] (2035:2035:2035) (2203:2203:2203))
        (PORT d[7] (2197:2197:2197) (2318:2318:2318))
        (PORT d[8] (2198:2198:2198) (2349:2349:2349))
        (PORT d[9] (2312:2312:2312) (2460:2460:2460))
        (PORT d[10] (2168:2168:2168) (2292:2292:2292))
        (PORT d[11] (1990:1990:1990) (2144:2144:2144))
        (PORT d[12] (2183:2183:2183) (2312:2312:2312))
        (PORT clk (1979:1979:1979) (1968:1968:1968))
        (PORT stall (2744:2744:2744) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1968:1968:1968))
        (PORT d[0] (1693:1693:1693) (1738:1738:1738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1969:1969:1969))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1969:1969:1969))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1969:1969:1969))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1416:1416:1416))
        (PORT datab (1029:1029:1029) (1133:1133:1133))
        (PORT datac (1660:1660:1660) (1724:1724:1724))
        (PORT datad (1820:1820:1820) (1914:1914:1914))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (1913:1913:1913))
        (PORT clk (2067:2067:2067) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1453:1453:1453))
        (PORT d[1] (1359:1359:1359) (1475:1475:1475))
        (PORT d[2] (1885:1885:1885) (1958:1958:1958))
        (PORT d[3] (1345:1345:1345) (1449:1449:1449))
        (PORT d[4] (2307:2307:2307) (2453:2453:2453))
        (PORT d[5] (1266:1266:1266) (1340:1340:1340))
        (PORT d[6] (2381:2381:2381) (2536:2536:2536))
        (PORT d[7] (1130:1130:1130) (1215:1215:1215))
        (PORT d[8] (1107:1107:1107) (1220:1220:1220))
        (PORT d[9] (1614:1614:1614) (1708:1708:1708))
        (PORT d[10] (3164:3164:3164) (3295:3295:3295))
        (PORT d[11] (1297:1297:1297) (1412:1412:1412))
        (PORT d[12] (2025:2025:2025) (2168:2168:2168))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1456:1456:1456))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2098:2098:2098))
        (PORT d[0] (1989:1989:1989) (1993:1993:1993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1402:1402:1402))
        (PORT d[1] (1314:1314:1314) (1384:1384:1384))
        (PORT d[2] (1312:1312:1312) (1390:1390:1390))
        (PORT d[3] (1250:1250:1250) (1318:1318:1318))
        (PORT d[4] (1374:1374:1374) (1432:1432:1432))
        (PORT d[5] (1376:1376:1376) (1421:1421:1421))
        (PORT d[6] (1104:1104:1104) (1197:1197:1197))
        (PORT d[7] (1346:1346:1346) (1418:1418:1418))
        (PORT d[8] (1300:1300:1300) (1365:1365:1365))
        (PORT d[9] (1065:1065:1065) (1134:1134:1134))
        (PORT d[10] (1056:1056:1056) (1128:1128:1128))
        (PORT d[11] (1570:1570:1570) (1599:1599:1599))
        (PORT d[12] (1742:1742:1742) (1776:1776:1776))
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT stall (1884:1884:1884) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT d[0] (1082:1082:1082) (1070:1070:1070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2618:2618:2618))
        (PORT clk (2057:2057:2057) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3726:3726:3726) (4109:4109:4109))
        (PORT d[1] (2719:2719:2719) (2933:2933:2933))
        (PORT d[2] (3391:3391:3391) (3705:3705:3705))
        (PORT d[3] (3323:3323:3323) (3509:3509:3509))
        (PORT d[4] (2648:2648:2648) (2869:2869:2869))
        (PORT d[5] (3624:3624:3624) (3984:3984:3984))
        (PORT d[6] (2813:2813:2813) (3040:3040:3040))
        (PORT d[7] (2032:2032:2032) (2183:2183:2183))
        (PORT d[8] (2184:2184:2184) (2277:2277:2277))
        (PORT d[9] (2976:2976:2976) (3313:3313:3313))
        (PORT d[10] (2828:2828:2828) (3066:3066:3066))
        (PORT d[11] (4736:4736:4736) (5043:5043:5043))
        (PORT d[12] (2401:2401:2401) (2602:2602:2602))
        (PORT clk (2054:2054:2054) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1830:1830:1830))
        (PORT clk (2054:2054:2054) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2083:2083:2083))
        (PORT d[0] (2324:2324:2324) (2367:2367:2367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2175:2175:2175))
        (PORT d[1] (1345:1345:1345) (1453:1453:1453))
        (PORT d[2] (1933:1933:1933) (2055:2055:2055))
        (PORT d[3] (1934:1934:1934) (2095:2095:2095))
        (PORT d[4] (1724:1724:1724) (1893:1893:1893))
        (PORT d[5] (1779:1779:1779) (1865:1865:1865))
        (PORT d[6] (1704:1704:1704) (1854:1854:1854))
        (PORT d[7] (1715:1715:1715) (1777:1777:1777))
        (PORT d[8] (1894:1894:1894) (2014:2014:2014))
        (PORT d[9] (1727:1727:1727) (1867:1867:1867))
        (PORT d[10] (1931:1931:1931) (2080:2080:2080))
        (PORT d[11] (1939:1939:1939) (2072:2072:2072))
        (PORT d[12] (1785:1785:1785) (1898:1898:1898))
        (PORT clk (2018:2018:2018) (2010:2010:2010))
        (PORT stall (1937:1937:1937) (1938:1938:1938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2010:2010:2010))
        (PORT d[0] (1413:1413:1413) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1151:1151:1151))
        (PORT datab (906:906:906) (918:918:918))
        (PORT datac (970:970:970) (1050:1050:1050))
        (PORT datad (1186:1186:1186) (1250:1250:1250))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2299:2299:2299))
        (PORT clk (2042:2042:2042) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4054:4054:4054) (4455:4455:4455))
        (PORT d[1] (2871:2871:2871) (3013:3013:3013))
        (PORT d[2] (3118:3118:3118) (3401:3401:3401))
        (PORT d[3] (3068:3068:3068) (3259:3259:3259))
        (PORT d[4] (2348:2348:2348) (2543:2543:2543))
        (PORT d[5] (3306:3306:3306) (3640:3640:3640))
        (PORT d[6] (2513:2513:2513) (2717:2717:2717))
        (PORT d[7] (2394:2394:2394) (2582:2582:2582))
        (PORT d[8] (3454:3454:3454) (3645:3645:3645))
        (PORT d[9] (2608:2608:2608) (2909:2909:2909))
        (PORT d[10] (2512:2512:2512) (2743:2743:2743))
        (PORT d[11] (4732:4732:4732) (5026:5026:5026))
        (PORT d[12] (3008:3008:3008) (3263:3263:3263))
        (PORT clk (2039:2039:2039) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2297:2297:2297))
        (PORT clk (2039:2039:2039) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2069:2069:2069))
        (PORT d[0] (2422:2422:2422) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (2132:2132:2132))
        (PORT d[1] (1663:1663:1663) (1765:1765:1765))
        (PORT d[2] (2030:2030:2030) (2172:2172:2172))
        (PORT d[3] (2233:2233:2233) (2395:2395:2395))
        (PORT d[4] (2031:2031:2031) (2200:2200:2200))
        (PORT d[5] (2006:2006:2006) (2122:2122:2122))
        (PORT d[6] (2133:2133:2133) (2281:2281:2281))
        (PORT d[7] (2182:2182:2182) (2277:2277:2277))
        (PORT d[8] (1948:1948:1948) (2095:2095:2095))
        (PORT d[9] (1707:1707:1707) (1854:1854:1854))
        (PORT d[10] (1923:1923:1923) (2054:2054:2054))
        (PORT d[11] (1970:1970:1970) (2105:2105:2105))
        (PORT d[12] (2052:2052:2052) (2153:2153:2153))
        (PORT clk (2003:2003:2003) (1996:1996:1996))
        (PORT stall (2294:2294:2294) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (1996:1996:1996))
        (PORT d[0] (1584:1584:1584) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (2116:2116:2116))
        (PORT clk (2046:2046:2046) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (3279:3279:3279))
        (PORT d[1] (1910:1910:1910) (2075:2075:2075))
        (PORT d[2] (2986:2986:2986) (3241:3241:3241))
        (PORT d[3] (2019:2019:2019) (2105:2105:2105))
        (PORT d[4] (3016:3016:3016) (3335:3335:3335))
        (PORT d[5] (2536:2536:2536) (2634:2634:2634))
        (PORT d[6] (3314:3314:3314) (3632:3632:3632))
        (PORT d[7] (1748:1748:1748) (1875:1875:1875))
        (PORT d[8] (1978:1978:1978) (2114:2114:2114))
        (PORT d[9] (2433:2433:2433) (2575:2575:2575))
        (PORT d[10] (2091:2091:2091) (2205:2205:2205))
        (PORT d[11] (4670:4670:4670) (4989:4989:4989))
        (PORT d[12] (3133:3133:3133) (3344:3344:3344))
        (PORT clk (2043:2043:2043) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (1744:1744:1744))
        (PORT clk (2043:2043:2043) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2072:2072:2072))
        (PORT d[0] (2263:2263:2263) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1425:1425:1425))
        (PORT d[1] (1943:1943:1943) (1999:1999:1999))
        (PORT d[2] (1992:1992:1992) (2038:2038:2038))
        (PORT d[3] (1944:1944:1944) (2050:2050:2050))
        (PORT d[4] (1708:1708:1708) (1820:1820:1820))
        (PORT d[5] (1873:1873:1873) (1992:1992:1992))
        (PORT d[6] (1684:1684:1684) (1810:1810:1810))
        (PORT d[7] (1615:1615:1615) (1700:1700:1700))
        (PORT d[8] (2116:2116:2116) (2179:2179:2179))
        (PORT d[9] (1944:1944:1944) (2083:2083:2083))
        (PORT d[10] (1751:1751:1751) (1863:1863:1863))
        (PORT d[11] (1669:1669:1669) (1780:1780:1780))
        (PORT d[12] (1916:1916:1916) (1977:1977:1977))
        (PORT clk (2007:2007:2007) (1999:1999:1999))
        (PORT stall (2318:2318:2318) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (1999:1999:1999))
        (PORT d[0] (1376:1376:1376) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1419:1419:1419))
        (PORT datab (1028:1028:1028) (1137:1137:1137))
        (PORT datac (1275:1275:1275) (1372:1372:1372))
        (PORT datad (1499:1499:1499) (1529:1529:1529))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1232:1232:1232) (1312:1312:1312))
        (PORT datac (314:314:314) (335:335:335))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2969:2969:2969))
        (PORT clk (2040:2040:2040) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (3193:3193:3193))
        (PORT d[1] (3763:3763:3763) (4131:4131:4131))
        (PORT d[2] (2657:2657:2657) (2901:2901:2901))
        (PORT d[3] (3026:3026:3026) (3156:3156:3156))
        (PORT d[4] (2926:2926:2926) (3193:3193:3193))
        (PORT d[5] (2981:2981:2981) (3277:3277:3277))
        (PORT d[6] (2395:2395:2395) (2651:2651:2651))
        (PORT d[7] (3341:3341:3341) (3598:3598:3598))
        (PORT d[8] (2879:2879:2879) (3020:3020:3020))
        (PORT d[9] (3132:3132:3132) (3487:3487:3487))
        (PORT d[10] (2803:2803:2803) (2948:2948:2948))
        (PORT d[11] (3674:3674:3674) (4001:4001:4001))
        (PORT d[12] (3310:3310:3310) (3576:3576:3576))
        (PORT clk (2037:2037:2037) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2138:2138:2138))
        (PORT clk (2037:2037:2037) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2069:2069:2069))
        (PORT d[0] (2623:2623:2623) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1716:1716:1716))
        (PORT d[1] (2286:2286:2286) (2327:2327:2327))
        (PORT d[2] (1756:1756:1756) (1813:1813:1813))
        (PORT d[3] (1970:1970:1970) (2133:2133:2133))
        (PORT d[4] (2129:2129:2129) (2287:2287:2287))
        (PORT d[5] (1866:1866:1866) (2020:2020:2020))
        (PORT d[6] (2039:2039:2039) (2208:2208:2208))
        (PORT d[7] (2182:2182:2182) (2298:2298:2298))
        (PORT d[8] (2154:2154:2154) (2312:2312:2312))
        (PORT d[9] (2231:2231:2231) (2367:2367:2367))
        (PORT d[10] (2160:2160:2160) (2206:2206:2206))
        (PORT d[11] (1968:1968:1968) (2087:2087:2087))
        (PORT d[12] (2054:2054:2054) (2238:2238:2238))
        (PORT clk (2001:2001:2001) (1996:1996:1996))
        (PORT stall (2515:2515:2515) (2410:2410:2410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1996:1996:1996))
        (PORT d[0] (1536:1536:1536) (1600:1600:1600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2614:2614:2614))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3477:3477:3477) (3858:3858:3858))
        (PORT d[1] (3161:3161:3161) (3324:3324:3324))
        (PORT d[2] (3387:3387:3387) (3700:3700:3700))
        (PORT d[3] (3082:3082:3082) (3281:3281:3281))
        (PORT d[4] (2644:2644:2644) (2864:2864:2864))
        (PORT d[5] (3847:3847:3847) (4240:4240:4240))
        (PORT d[6] (2781:2781:2781) (3004:3004:3004))
        (PORT d[7] (2042:2042:2042) (2204:2204:2204))
        (PORT d[8] (2448:2448:2448) (2551:2551:2551))
        (PORT d[9] (2899:2899:2899) (3199:3199:3199))
        (PORT d[10] (2821:2821:2821) (3053:3053:3053))
        (PORT d[11] (4919:4919:4919) (5234:5234:5234))
        (PORT d[12] (2441:2441:2441) (2628:2628:2628))
        (PORT clk (2041:2041:2041) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (1938:1938:1938))
        (PORT clk (2041:2041:2041) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2073:2073:2073))
        (PORT d[0] (2501:2501:2501) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2191:2191:2191))
        (PORT d[1] (1414:1414:1414) (1504:1504:1504))
        (PORT d[2] (1914:1914:1914) (2035:2035:2035))
        (PORT d[3] (1928:1928:1928) (2084:2084:2084))
        (PORT d[4] (1828:1828:1828) (1936:1936:1936))
        (PORT d[5] (1789:1789:1789) (1895:1895:1895))
        (PORT d[6] (1708:1708:1708) (1860:1860:1860))
        (PORT d[7] (2233:2233:2233) (2349:2349:2349))
        (PORT d[8] (1886:1886:1886) (2013:2013:2013))
        (PORT d[9] (1701:1701:1701) (1846:1846:1846))
        (PORT d[10] (1954:1954:1954) (2107:2107:2107))
        (PORT d[11] (1979:1979:1979) (2100:2100:2100))
        (PORT d[12] (1791:1791:1791) (1909:1909:1909))
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (PORT stall (1926:1926:1926) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (PORT d[0] (1350:1350:1350) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1416:1416:1416))
        (PORT datab (1029:1029:1029) (1134:1134:1134))
        (PORT datac (1809:1809:1809) (1910:1910:1910))
        (PORT datad (1575:1575:1575) (1610:1610:1610))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (1233:1233:1233) (1312:1312:1312))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[15\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (332:332:332))
        (PORT datab (379:379:379) (405:405:405))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (616:616:616) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1378:1378:1378) (1321:1321:1321))
        (PORT datac (699:699:699) (781:781:781))
        (PORT datad (939:939:939) (997:997:997))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (676:676:676) (694:694:694))
        (PORT sload (1717:1717:1717) (1790:1790:1790))
        (PORT ena (1802:1802:1802) (1799:1799:1799))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1765:1765:1765))
        (PORT asdata (1533:1533:1533) (1594:1594:1594))
        (PORT ena (1323:1323:1323) (1370:1370:1370))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (921:921:921))
        (PORT datab (1147:1147:1147) (1242:1242:1242))
        (PORT datac (181:181:181) (218:218:218))
        (PORT datad (1088:1088:1088) (1083:1083:1083))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1127:1127:1127))
        (PORT datab (220:220:220) (259:259:259))
        (PORT datac (1151:1151:1151) (1206:1206:1206))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (997:997:997))
        (PORT datab (206:206:206) (248:248:248))
        (PORT datac (809:809:809) (818:818:818))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1764:1764:1764))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (459:459:459))
        (PORT datab (1464:1464:1464) (1542:1542:1542))
        (PORT datac (631:631:631) (682:682:682))
        (PORT datad (913:913:913) (979:979:979))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (3394:3394:3394))
        (PORT clk (2050:2050:2050) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2287:2287:2287))
        (PORT d[1] (1916:1916:1916) (2087:2087:2087))
        (PORT d[2] (2685:2685:2685) (2925:2925:2925))
        (PORT d[3] (2649:2649:2649) (2738:2738:2738))
        (PORT d[4] (3046:3046:3046) (3354:3354:3354))
        (PORT d[5] (2520:2520:2520) (2625:2625:2625))
        (PORT d[6] (2700:2700:2700) (2989:2989:2989))
        (PORT d[7] (1718:1718:1718) (1859:1859:1859))
        (PORT d[8] (1982:1982:1982) (2101:2101:2101))
        (PORT d[9] (2480:2480:2480) (2637:2637:2637))
        (PORT d[10] (2064:2064:2064) (2174:2174:2174))
        (PORT d[11] (4412:4412:4412) (4729:4729:4729))
        (PORT d[12] (3132:3132:3132) (3343:3343:3343))
        (PORT clk (2047:2047:2047) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2139:2139:2139))
        (PORT clk (2047:2047:2047) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2079:2079:2079))
        (PORT d[0] (2626:2626:2626) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1365:1365:1365))
        (PORT d[1] (1968:1968:1968) (2041:2041:2041))
        (PORT d[2] (1963:1963:1963) (2027:2027:2027))
        (PORT d[3] (1661:1661:1661) (1768:1768:1768))
        (PORT d[4] (1629:1629:1629) (1718:1718:1718))
        (PORT d[5] (1811:1811:1811) (1908:1908:1908))
        (PORT d[6] (1741:1741:1741) (1888:1888:1888))
        (PORT d[7] (1643:1643:1643) (1763:1763:1763))
        (PORT d[8] (2077:2077:2077) (2136:2136:2136))
        (PORT d[9] (1972:1972:1972) (2116:2116:2116))
        (PORT d[10] (1785:1785:1785) (1883:1883:1883))
        (PORT d[11] (1650:1650:1650) (1771:1771:1771))
        (PORT d[12] (1879:1879:1879) (1949:1949:1949))
        (PORT clk (2011:2011:2011) (2006:2006:2006))
        (PORT stall (2610:2610:2610) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2006:2006:2006))
        (PORT d[0] (1407:1407:1407) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1757:1757:1757))
        (PORT clk (2070:2070:2070) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2317:2317:2317))
        (PORT d[1] (1341:1341:1341) (1455:1455:1455))
        (PORT d[2] (2375:2375:2375) (2604:2604:2604))
        (PORT d[3] (1596:1596:1596) (1688:1688:1688))
        (PORT d[4] (3346:3346:3346) (3691:3691:3691))
        (PORT d[5] (1589:1589:1589) (1669:1669:1669))
        (PORT d[6] (1859:1859:1859) (1939:1939:1939))
        (PORT d[7] (1107:1107:1107) (1223:1223:1223))
        (PORT d[8] (2257:2257:2257) (2420:2420:2420))
        (PORT d[9] (1587:1587:1587) (1693:1693:1693))
        (PORT d[10] (1512:1512:1512) (1589:1589:1589))
        (PORT d[11] (1891:1891:1891) (2049:2049:2049))
        (PORT d[12] (3730:3730:3730) (3961:3961:3961))
        (PORT clk (2067:2067:2067) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1715:1715:1715))
        (PORT clk (2067:2067:2067) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2097:2097:2097))
        (PORT d[0] (2161:2161:2161) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1355:1355:1355))
        (PORT d[1] (1325:1325:1325) (1358:1358:1358))
        (PORT d[2] (1286:1286:1286) (1324:1324:1324))
        (PORT d[3] (1345:1345:1345) (1429:1429:1429))
        (PORT d[4] (1252:1252:1252) (1313:1313:1313))
        (PORT d[5] (1301:1301:1301) (1373:1373:1373))
        (PORT d[6] (1060:1060:1060) (1133:1133:1133))
        (PORT d[7] (1054:1054:1054) (1117:1117:1117))
        (PORT d[8] (1543:1543:1543) (1570:1570:1570))
        (PORT d[9] (1342:1342:1342) (1440:1440:1440))
        (PORT d[10] (1197:1197:1197) (1271:1271:1271))
        (PORT d[11] (1063:1063:1063) (1132:1132:1132))
        (PORT d[12] (1255:1255:1255) (1282:1282:1282))
        (PORT clk (2031:2031:2031) (2024:2024:2024))
        (PORT stall (1871:1871:1871) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2024:2024:2024))
        (PORT d[0] (1094:1094:1094) (1091:1091:1091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1462:1462:1462))
        (PORT datab (1614:1614:1614) (1729:1729:1729))
        (PORT datac (1579:1579:1579) (1664:1664:1664))
        (PORT datad (804:804:804) (825:825:825))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1503:1503:1503))
        (PORT clk (2077:2077:2077) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (749:749:749) (833:833:833))
        (PORT d[1] (719:719:719) (795:795:795))
        (PORT d[2] (1539:1539:1539) (1610:1610:1610))
        (PORT d[3] (721:721:721) (782:782:782))
        (PORT d[4] (752:752:752) (843:843:843))
        (PORT d[5] (1274:1274:1274) (1355:1355:1355))
        (PORT d[6] (2176:2176:2176) (2261:2261:2261))
        (PORT d[7] (1301:1301:1301) (1417:1417:1417))
        (PORT d[8] (1008:1008:1008) (1098:1098:1098))
        (PORT d[9] (1854:1854:1854) (1969:1969:1969))
        (PORT d[10] (2118:2118:2118) (2213:2213:2213))
        (PORT d[11] (1315:1315:1315) (1436:1436:1436))
        (PORT d[12] (1897:1897:1897) (2023:2023:2023))
        (PORT clk (2074:2074:2074) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1311:1311:1311))
        (PORT clk (2074:2074:2074) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2107:2107:2107))
        (PORT d[0] (1959:1959:1959) (1906:1906:1906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (704:704:704) (719:719:719))
        (PORT d[1] (666:666:666) (693:693:693))
        (PORT d[2] (671:671:671) (697:697:697))
        (PORT d[3] (1257:1257:1257) (1302:1302:1302))
        (PORT d[4] (691:691:691) (721:721:721))
        (PORT d[5] (704:704:704) (733:733:733))
        (PORT d[6] (416:416:416) (447:447:447))
        (PORT d[7] (1263:1263:1263) (1335:1335:1335))
        (PORT d[8] (1536:1536:1536) (1559:1559:1559))
        (PORT d[9] (411:411:411) (439:439:439))
        (PORT d[10] (408:408:408) (437:437:437))
        (PORT d[11] (418:418:418) (450:450:450))
        (PORT d[12] (405:405:405) (432:432:432))
        (PORT clk (2038:2038:2038) (2034:2034:2034))
        (PORT stall (1006:1006:1006) (1037:1037:1037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2034:2034:2034))
        (PORT d[0] (564:564:564) (525:525:525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2641:2641:2641))
        (PORT clk (2054:2054:2054) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (4119:4119:4119))
        (PORT d[1] (3216:3216:3216) (3483:3483:3483))
        (PORT d[2] (3330:3330:3330) (3610:3610:3610))
        (PORT d[3] (3038:3038:3038) (3207:3207:3207))
        (PORT d[4] (2826:2826:2826) (3149:3149:3149))
        (PORT d[5] (4176:4176:4176) (4501:4501:4501))
        (PORT d[6] (3092:3092:3092) (3337:3337:3337))
        (PORT d[7] (1888:1888:1888) (2025:2025:2025))
        (PORT d[8] (2720:2720:2720) (2818:2818:2818))
        (PORT d[9] (2695:2695:2695) (3016:3016:3016))
        (PORT d[10] (2832:2832:2832) (3092:3092:3092))
        (PORT d[11] (5466:5466:5466) (5798:5798:5798))
        (PORT d[12] (2748:2748:2748) (2970:2970:2970))
        (PORT clk (2051:2051:2051) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1579:1579:1579))
        (PORT clk (2051:2051:2051) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2082:2082:2082))
        (PORT d[0] (2141:2141:2141) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1843:1843:1843))
        (PORT d[1] (1355:1355:1355) (1426:1426:1426))
        (PORT d[2] (1879:1879:1879) (1984:1984:1984))
        (PORT d[3] (1807:1807:1807) (1883:1883:1883))
        (PORT d[4] (1441:1441:1441) (1579:1579:1579))
        (PORT d[5] (1804:1804:1804) (1908:1908:1908))
        (PORT d[6] (1674:1674:1674) (1806:1806:1806))
        (PORT d[7] (2090:2090:2090) (2156:2156:2156))
        (PORT d[8] (1887:1887:1887) (2013:2013:2013))
        (PORT d[9] (1762:1762:1762) (1918:1918:1918))
        (PORT d[10] (1890:1890:1890) (1997:1997:1997))
        (PORT d[11] (1796:1796:1796) (1852:1852:1852))
        (PORT d[12] (1900:1900:1900) (1965:1965:1965))
        (PORT clk (2015:2015:2015) (2009:2009:2009))
        (PORT stall (2507:2507:2507) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2009:2009:2009))
        (PORT d[0] (1435:1435:1435) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1457:1457:1457))
        (PORT datab (1613:1613:1613) (1733:1733:1733))
        (PORT datac (619:619:619) (624:624:624))
        (PORT datad (1433:1433:1433) (1430:1430:1430))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1469:1469:1469))
        (PORT clk (2076:2076:2076) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1146:1146:1146))
        (PORT d[1] (1019:1019:1019) (1109:1109:1109))
        (PORT d[2] (1240:1240:1240) (1298:1298:1298))
        (PORT d[3] (1336:1336:1336) (1445:1445:1445))
        (PORT d[4] (1311:1311:1311) (1402:1402:1402))
        (PORT d[5] (1268:1268:1268) (1344:1344:1344))
        (PORT d[6] (1227:1227:1227) (1297:1297:1297))
        (PORT d[7] (776:776:776) (867:867:867))
        (PORT d[8] (726:726:726) (797:797:797))
        (PORT d[9] (1295:1295:1295) (1380:1380:1380))
        (PORT d[10] (1457:1457:1457) (1537:1537:1537))
        (PORT d[11] (1327:1327:1327) (1428:1428:1428))
        (PORT d[12] (1569:1569:1569) (1677:1677:1677))
        (PORT clk (2073:2073:2073) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1373:1373:1373))
        (PORT clk (2073:2073:2073) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2104:2104:2104))
        (PORT d[0] (1962:1962:1962) (1910:1910:1910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1099:1099:1099))
        (PORT d[1] (1014:1014:1014) (1056:1056:1056))
        (PORT d[2] (1416:1416:1416) (1421:1421:1421))
        (PORT d[3] (996:996:996) (1050:1050:1050))
        (PORT d[4] (1070:1070:1070) (1130:1130:1130))
        (PORT d[5] (1255:1255:1255) (1311:1311:1311))
        (PORT d[6] (792:792:792) (848:848:848))
        (PORT d[7] (1300:1300:1300) (1354:1354:1354))
        (PORT d[8] (1079:1079:1079) (1115:1115:1115))
        (PORT d[9] (1061:1061:1061) (1141:1141:1141))
        (PORT d[10] (914:914:914) (967:967:967))
        (PORT d[11] (739:739:739) (792:792:792))
        (PORT d[12] (981:981:981) (1023:1023:1023))
        (PORT clk (2037:2037:2037) (2031:2031:2031))
        (PORT stall (1311:1311:1311) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2031:2031:2031))
        (PORT d[0] (819:819:819) (783:783:783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3386:3386:3386))
        (PORT clk (2054:2054:2054) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (3293:3293:3293))
        (PORT d[1] (1937:1937:1937) (2105:2105:2105))
        (PORT d[2] (2671:2671:2671) (2903:2903:2903))
        (PORT d[3] (1953:1953:1953) (2068:2068:2068))
        (PORT d[4] (2754:2754:2754) (3080:3080:3080))
        (PORT d[5] (2694:2694:2694) (2770:2770:2770))
        (PORT d[6] (2961:2961:2961) (3239:3239:3239))
        (PORT d[7] (1745:1745:1745) (1891:1891:1891))
        (PORT d[8] (3394:3394:3394) (3561:3561:3561))
        (PORT d[9] (2461:2461:2461) (2627:2627:2627))
        (PORT d[10] (2347:2347:2347) (2453:2453:2453))
        (PORT d[11] (4443:4443:4443) (4740:4740:4740))
        (PORT d[12] (3127:3127:3127) (3331:3331:3331))
        (PORT clk (2051:2051:2051) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2013:2013:2013))
        (PORT clk (2051:2051:2051) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (PORT d[0] (2561:2561:2561) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1659:1659:1659))
        (PORT d[1] (2006:2006:2006) (2165:2165:2165))
        (PORT d[2] (1918:1918:1918) (2024:2024:2024))
        (PORT d[3] (1934:1934:1934) (2057:2057:2057))
        (PORT d[4] (1657:1657:1657) (1746:1746:1746))
        (PORT d[5] (1834:1834:1834) (1935:1935:1935))
        (PORT d[6] (1745:1745:1745) (1896:1896:1896))
        (PORT d[7] (1877:1877:1877) (1989:1989:1989))
        (PORT d[8] (1837:1837:1837) (1905:1905:1905))
        (PORT d[9] (1709:1709:1709) (1786:1786:1786))
        (PORT d[10] (1791:1791:1791) (1894:1894:1894))
        (PORT d[11] (1653:1653:1653) (1777:1777:1777))
        (PORT d[12] (2004:2004:2004) (2096:2096:2096))
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (PORT stall (2294:2294:2294) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (PORT d[0] (1460:1460:1460) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1461:1461:1461))
        (PORT datab (1612:1612:1612) (1735:1735:1735))
        (PORT datac (634:634:634) (644:644:644))
        (PORT datad (1405:1405:1405) (1461:1461:1461))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1410:1410:1410) (1493:1493:1493))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (3211:3211:3211))
        (PORT clk (2027:2027:2027) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (3459:3459:3459))
        (PORT d[1] (3080:3080:3080) (3348:3348:3348))
        (PORT d[2] (3075:3075:3075) (3347:3347:3347))
        (PORT d[3] (3507:3507:3507) (3843:3843:3843))
        (PORT d[4] (2774:2774:2774) (3100:3100:3100))
        (PORT d[5] (3153:3153:3153) (3470:3470:3470))
        (PORT d[6] (3069:3069:3069) (3400:3400:3400))
        (PORT d[7] (2507:2507:2507) (2717:2717:2717))
        (PORT d[8] (2736:2736:2736) (2905:2905:2905))
        (PORT d[9] (2717:2717:2717) (3019:3019:3019))
        (PORT d[10] (2896:2896:2896) (3165:3165:3165))
        (PORT d[11] (4079:4079:4079) (4460:4460:4460))
        (PORT d[12] (2761:2761:2761) (3009:3009:3009))
        (PORT clk (2024:2024:2024) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2172:2172:2172))
        (PORT clk (2024:2024:2024) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2054:2054:2054))
        (PORT d[0] (2640:2640:2640) (2690:2690:2690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2055:2055:2055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1875:1875:1875))
        (PORT d[1] (1924:1924:1924) (2077:2077:2077))
        (PORT d[2] (2183:2183:2183) (2298:2298:2298))
        (PORT d[3] (2002:2002:2002) (2166:2166:2166))
        (PORT d[4] (1732:1732:1732) (1898:1898:1898))
        (PORT d[5] (2186:2186:2186) (2351:2351:2351))
        (PORT d[6] (2141:2141:2141) (2341:2341:2341))
        (PORT d[7] (2188:2188:2188) (2303:2303:2303))
        (PORT d[8] (2231:2231:2231) (2400:2400:2400))
        (PORT d[9] (2122:2122:2122) (2258:2258:2258))
        (PORT d[10] (2205:2205:2205) (2324:2324:2324))
        (PORT d[11] (1963:1963:1963) (2106:2106:2106))
        (PORT d[12] (2144:2144:2144) (2246:2246:2246))
        (PORT clk (1988:1988:1988) (1981:1981:1981))
        (PORT stall (2518:2518:2518) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1981:1981:1981))
        (PORT d[0] (1420:1420:1420) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3486:3486:3486))
        (PORT clk (2022:2022:2022) (2047:2047:2047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3468:3468:3468))
        (PORT d[1] (3327:3327:3327) (3609:3609:3609))
        (PORT d[2] (3045:3045:3045) (3319:3319:3319))
        (PORT d[3] (3806:3806:3806) (4128:4128:4128))
        (PORT d[4] (2827:2827:2827) (3153:3153:3153))
        (PORT d[5] (3152:3152:3152) (3469:3469:3469))
        (PORT d[6] (3337:3337:3337) (3670:3670:3670))
        (PORT d[7] (2549:2549:2549) (2756:2756:2756))
        (PORT d[8] (2962:2962:2962) (3132:3132:3132))
        (PORT d[9] (2697:2697:2697) (2996:2996:2996))
        (PORT d[10] (3121:3121:3121) (3390:3390:3390))
        (PORT d[11] (4056:4056:4056) (4435:4435:4435))
        (PORT d[12] (3044:3044:3044) (3306:3306:3306))
        (PORT clk (2019:2019:2019) (2043:2043:2043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2004:2004:2004))
        (PORT clk (2019:2019:2019) (2043:2043:2043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2047:2047:2047))
        (PORT d[0] (2474:2474:2474) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (1917:1917:1917))
        (PORT d[1] (2036:2036:2036) (2205:2205:2205))
        (PORT d[2] (2117:2117:2117) (2236:2236:2236))
        (PORT d[3] (2000:2000:2000) (2149:2149:2149))
        (PORT d[4] (1754:1754:1754) (1922:1922:1922))
        (PORT d[5] (2226:2226:2226) (2389:2389:2389))
        (PORT d[6] (2033:2033:2033) (2211:2211:2211))
        (PORT d[7] (2239:2239:2239) (2355:2355:2355))
        (PORT d[8] (2219:2219:2219) (2369:2369:2369))
        (PORT d[9] (2313:2313:2313) (2460:2460:2460))
        (PORT d[10] (1981:1981:1981) (2138:2138:2138))
        (PORT d[11] (1991:1991:1991) (2145:2145:2145))
        (PORT d[12] (1857:1857:1857) (1968:1968:1968))
        (PORT clk (1983:1983:1983) (1974:1974:1974))
        (PORT stall (2481:2481:2481) (2385:2385:2385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1974:1974:1974))
        (PORT d[0] (1442:1442:1442) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1975:1975:1975))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1975:1975:1975))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1975:1975:1975))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1449:1449:1449))
        (PORT datab (1615:1615:1615) (1734:1734:1734))
        (PORT datac (1637:1637:1637) (1742:1742:1742))
        (PORT datad (1801:1801:1801) (1877:1877:1877))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1719:1719:1719) (1813:1813:1813))
        (PORT datab (202:202:202) (241:241:241))
        (PORT datac (175:175:175) (209:209:209))
        (PORT datad (172:172:172) (198:198:198))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (335:335:335))
        (PORT datab (876:876:876) (931:931:931))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (566:566:566) (731:731:731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (714:714:714) (778:778:778))
        (PORT datac (3333:3333:3333) (3630:3630:3630))
        (PORT datad (936:936:936) (994:994:994))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1761:1761:1761))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (927:927:927) (969:969:969))
        (PORT sload (1190:1190:1190) (1269:1269:1269))
        (PORT ena (1517:1517:1517) (1506:1506:1506))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1013:1013:1013) (1073:1073:1073))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (343:343:343))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1726:1726:1726) (1803:1803:1803))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (344:344:344))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1413:1413:1413) (1452:1452:1452))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (351:351:351))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1290:1290:1290) (1371:1371:1371))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1263:1263:1263) (1311:1311:1311))
        (PORT sload (2444:2444:2444) (2490:2490:2490))
        (PORT ena (1482:1482:1482) (1463:1463:1463))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (505:505:505))
        (PORT datac (731:731:731) (794:794:794))
        (PORT datad (721:721:721) (780:780:780))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (568:568:568) (622:622:622))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT asdata (1309:1309:1309) (1366:1366:1366))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT asdata (941:941:941) (960:960:960))
        (PORT ena (1560:1560:1560) (1564:1564:1564))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (531:531:531) (557:557:557))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1560:1560:1560) (1564:1564:1564))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (329:329:329))
        (PORT datab (244:244:244) (326:326:326))
        (PORT datad (217:217:217) (284:284:284))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (569:569:569) (587:587:587))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1560:1560:1560) (1564:1564:1564))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (573:573:573) (631:631:631))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT asdata (1477:1477:1477) (1524:1524:1524))
        (PORT ena (1560:1560:1560) (1564:1564:1564))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (629:629:629) (682:682:682))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (329:329:329))
        (PORT datab (243:243:243) (326:326:326))
        (PORT datad (217:217:217) (286:286:286))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (635:635:635) (649:649:649))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1560:1560:1560) (1564:1564:1564))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (598:598:598) (642:642:642))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT asdata (925:925:925) (950:950:950))
        (PORT ena (1560:1560:1560) (1564:1564:1564))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (601:601:601) (652:652:652))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (329:329:329))
        (PORT datab (242:242:242) (323:323:323))
        (PORT datad (216:216:216) (284:284:284))
        (IOPATH dataa combout (350:350:350) (367:367:367))
        (IOPATH datab combout (350:350:350) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT asdata (1332:1332:1332) (1408:1408:1408))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT asdata (1515:1515:1515) (1610:1610:1610))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1761:1761:1761))
        (PORT asdata (892:892:892) (898:898:898))
        (PORT ena (1560:1560:1560) (1564:1564:1564))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (233:233:233))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1281:1281:1281) (1289:1289:1289))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (329:329:329))
        (PORT datab (244:244:244) (326:326:326))
        (PORT datad (547:547:547) (598:598:598))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[62\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1762:1762:1762))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (779:779:779))
        (PORT datab (246:246:246) (329:329:329))
        (PORT datac (1200:1200:1200) (1267:1267:1267))
        (PORT datad (1207:1207:1207) (1264:1264:1264))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[61\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (315:315:315))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[61\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1763:1763:1763))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2709:2709:2709))
        (PORT clk (2047:2047:2047) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2828:2828:2828))
        (PORT d[1] (3763:3763:3763) (4116:4116:4116))
        (PORT d[2] (2186:2186:2186) (2320:2320:2320))
        (PORT d[3] (3170:3170:3170) (3444:3444:3444))
        (PORT d[4] (2676:2676:2676) (2950:2950:2950))
        (PORT d[5] (2999:2999:2999) (3266:3266:3266))
        (PORT d[6] (2662:2662:2662) (2941:2941:2941))
        (PORT d[7] (3472:3472:3472) (3739:3739:3739))
        (PORT d[8] (3171:3171:3171) (3316:3316:3316))
        (PORT d[9] (2771:2771:2771) (3063:3063:3063))
        (PORT d[10] (3264:3264:3264) (3389:3389:3389))
        (PORT d[11] (3327:3327:3327) (3580:3580:3580))
        (PORT d[12] (2786:2786:2786) (3032:3032:3032))
        (PORT clk (2044:2044:2044) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2005:2005:2005))
        (PORT clk (2044:2044:2044) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2078:2078:2078))
        (PORT d[0] (2481:2481:2481) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1798:1798:1798))
        (PORT d[1] (1992:1992:1992) (2152:2152:2152))
        (PORT d[2] (2135:2135:2135) (2231:2231:2231))
        (PORT d[3] (2063:2063:2063) (2231:2231:2231))
        (PORT d[4] (1883:1883:1883) (2026:2026:2026))
        (PORT d[5] (2169:2169:2169) (2313:2313:2313))
        (PORT d[6] (2038:2038:2038) (2203:2203:2203))
        (PORT d[7] (2202:2202:2202) (2319:2319:2319))
        (PORT d[8] (1947:1947:1947) (2116:2116:2116))
        (PORT d[9] (2023:2023:2023) (2143:2143:2143))
        (PORT d[10] (1886:1886:1886) (2012:2012:2012))
        (PORT d[11] (1920:1920:1920) (2050:2050:2050))
        (PORT d[12] (1952:1952:1952) (2067:2067:2067))
        (PORT clk (2008:2008:2008) (2005:2005:2005))
        (PORT stall (2799:2799:2799) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2005:2005:2005))
        (PORT d[0] (1535:1535:1535) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2308:2308:2308))
        (PORT clk (2071:2071:2071) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2560:2560:2560))
        (PORT d[1] (3772:3772:3772) (4099:4099:4099))
        (PORT d[2] (1837:1837:1837) (1943:1943:1943))
        (PORT d[3] (2121:2121:2121) (2152:2152:2152))
        (PORT d[4] (3062:3062:3062) (3346:3346:3346))
        (PORT d[5] (3076:3076:3076) (3380:3380:3380))
        (PORT d[6] (2047:2047:2047) (2259:2259:2259))
        (PORT d[7] (3055:3055:3055) (3172:3172:3172))
        (PORT d[8] (2776:2776:2776) (2862:2862:2862))
        (PORT d[9] (2493:2493:2493) (2756:2756:2756))
        (PORT d[10] (2584:2584:2584) (2674:2674:2674))
        (PORT d[11] (3184:3184:3184) (3420:3420:3420))
        (PORT d[12] (2511:2511:2511) (2585:2585:2585))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2225:2225:2225))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (PORT d[0] (2680:2680:2680) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1921:1921:1921))
        (PORT d[1] (1620:1620:1620) (1720:1720:1720))
        (PORT d[2] (1825:1825:1825) (1895:1895:1895))
        (PORT d[3] (1602:1602:1602) (1698:1698:1698))
        (PORT d[4] (1794:1794:1794) (1858:1858:1858))
        (PORT d[5] (1917:1917:1917) (2055:2055:2055))
        (PORT d[6] (1716:1716:1716) (1781:1781:1781))
        (PORT d[7] (1896:1896:1896) (1975:1975:1975))
        (PORT d[8] (1604:1604:1604) (1732:1732:1732))
        (PORT d[9] (2030:2030:2030) (2125:2125:2125))
        (PORT d[10] (1778:1778:1778) (1865:1865:1865))
        (PORT d[11] (1863:1863:1863) (1952:1952:1952))
        (PORT d[12] (1837:1837:1837) (1937:1937:1937))
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT stall (2293:2293:2293) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT d[0] (1195:1195:1195) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1478:1478:1478))
        (PORT datab (1347:1347:1347) (1426:1426:1426))
        (PORT datac (1603:1603:1603) (1708:1708:1708))
        (PORT datad (1267:1267:1267) (1337:1337:1337))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2196:2196:2196))
        (PORT clk (2049:2049:2049) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (3096:3096:3096))
        (PORT d[1] (3956:3956:3956) (4300:4300:4300))
        (PORT d[2] (2193:2193:2193) (2377:2377:2377))
        (PORT d[3] (2146:2146:2146) (2249:2249:2249))
        (PORT d[4] (2531:2531:2531) (2764:2764:2764))
        (PORT d[5] (2196:2196:2196) (2390:2390:2390))
        (PORT d[6] (2333:2333:2333) (2512:2512:2512))
        (PORT d[7] (1987:1987:1987) (2039:2039:2039))
        (PORT d[8] (2198:2198:2198) (2276:2276:2276))
        (PORT d[9] (2656:2656:2656) (2901:2901:2901))
        (PORT d[10] (2280:2280:2280) (2389:2389:2389))
        (PORT d[11] (2265:2265:2265) (2379:2379:2379))
        (PORT d[12] (1937:1937:1937) (2022:2022:2022))
        (PORT clk (2046:2046:2046) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2216:2216:2216))
        (PORT clk (2046:2046:2046) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2080:2080:2080))
        (PORT d[0] (2693:2693:2693) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1909:1909:1909))
        (PORT d[1] (1954:1954:1954) (1974:1974:1974))
        (PORT d[2] (1618:1618:1618) (1654:1654:1654))
        (PORT d[3] (1756:1756:1756) (1791:1791:1791))
        (PORT d[4] (2098:2098:2098) (2279:2279:2279))
        (PORT d[5] (1638:1638:1638) (1778:1778:1778))
        (PORT d[6] (2068:2068:2068) (2125:2125:2125))
        (PORT d[7] (1931:1931:1931) (2060:2060:2060))
        (PORT d[8] (2001:2001:2001) (2022:2022:2022))
        (PORT d[9] (2006:2006:2006) (2074:2074:2074))
        (PORT d[10] (1968:1968:1968) (2034:2034:2034))
        (PORT d[11] (1908:1908:1908) (2018:2018:2018))
        (PORT d[12] (1949:1949:1949) (1998:1998:1998))
        (PORT clk (2010:2010:2010) (2007:2007:2007))
        (PORT stall (2361:2361:2361) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2007:2007:2007))
        (PORT d[0] (1620:1620:1620) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2695:2695:2695))
        (PORT clk (2043:2043:2043) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2885:2885:2885))
        (PORT d[1] (2819:2819:2819) (3085:3085:3085))
        (PORT d[2] (2762:2762:2762) (2931:2931:2931))
        (PORT d[3] (2410:2410:2410) (2576:2576:2576))
        (PORT d[4] (2125:2125:2125) (2365:2365:2365))
        (PORT d[5] (2075:2075:2075) (2300:2300:2300))
        (PORT d[6] (2301:2301:2301) (2476:2476:2476))
        (PORT d[7] (3142:3142:3142) (3231:3231:3231))
        (PORT d[8] (3110:3110:3110) (3209:3209:3209))
        (PORT d[9] (2123:2123:2123) (2368:2368:2368))
        (PORT d[10] (2889:2889:2889) (3024:3024:3024))
        (PORT d[11] (2603:2603:2603) (2771:2771:2771))
        (PORT d[12] (3013:3013:3013) (3110:3110:3110))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2093:2093:2093))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2074:2074:2074))
        (PORT d[0] (2540:2540:2540) (2630:2630:2630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2326:2326:2326))
        (PORT d[1] (2258:2258:2258) (2426:2426:2426))
        (PORT d[2] (2284:2284:2284) (2398:2398:2398))
        (PORT d[3] (1924:1924:1924) (2066:2066:2066))
        (PORT d[4] (1980:1980:1980) (2105:2105:2105))
        (PORT d[5] (1912:1912:1912) (2053:2053:2053))
        (PORT d[6] (2156:2156:2156) (2286:2286:2286))
        (PORT d[7] (2013:2013:2013) (2166:2166:2166))
        (PORT d[8] (2170:2170:2170) (2289:2289:2289))
        (PORT d[9] (2039:2039:2039) (2188:2188:2188))
        (PORT d[10] (2145:2145:2145) (2301:2301:2301))
        (PORT d[11] (1957:1957:1957) (2095:2095:2095))
        (PORT d[12] (1693:1693:1693) (1848:1848:1848))
        (PORT clk (2004:2004:2004) (2001:2001:2001))
        (PORT stall (2562:2562:2562) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2001:2001:2001))
        (PORT d[0] (1603:1603:1603) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1484:1484:1484))
        (PORT datab (1343:1343:1343) (1427:1427:1427))
        (PORT datac (1329:1329:1329) (1433:1433:1433))
        (PORT datad (1826:1826:1826) (1958:1958:1958))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1913:1913:1913))
        (PORT clk (2059:2059:2059) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2823:2823:2823))
        (PORT d[1] (2990:2990:2990) (3220:3220:3220))
        (PORT d[2] (1683:1683:1683) (1828:1828:1828))
        (PORT d[3] (1605:1605:1605) (1626:1626:1626))
        (PORT d[4] (3001:3001:3001) (3243:3243:3243))
        (PORT d[5] (1998:1998:1998) (2199:2199:2199))
        (PORT d[6] (2936:2936:2936) (3159:3159:3159))
        (PORT d[7] (2002:2002:2002) (2074:2074:2074))
        (PORT d[8] (2224:2224:2224) (2320:2320:2320))
        (PORT d[9] (2998:2998:2998) (3268:3268:3268))
        (PORT d[10] (1983:1983:1983) (2062:2062:2062))
        (PORT d[11] (2568:2568:2568) (2706:2706:2706))
        (PORT d[12] (2011:2011:2011) (2100:2100:2100))
        (PORT clk (2056:2056:2056) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2125:2125:2125))
        (PORT clk (2056:2056:2056) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2090:2090:2090))
        (PORT d[0] (2636:2636:2636) (2719:2719:2719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1579:1579:1579))
        (PORT d[1] (1340:1340:1340) (1351:1351:1351))
        (PORT d[2] (1350:1350:1350) (1383:1383:1383))
        (PORT d[3] (1378:1378:1378) (1399:1399:1399))
        (PORT d[4] (1791:1791:1791) (1879:1879:1879))
        (PORT d[5] (1613:1613:1613) (1728:1728:1728))
        (PORT d[6] (1682:1682:1682) (1700:1700:1700))
        (PORT d[7] (1909:1909:1909) (2050:2050:2050))
        (PORT d[8] (1710:1710:1710) (1737:1737:1737))
        (PORT d[9] (1681:1681:1681) (1716:1716:1716))
        (PORT d[10] (1603:1603:1603) (1695:1695:1695))
        (PORT d[11] (1777:1777:1777) (1802:1802:1802))
        (PORT d[12] (1645:1645:1645) (1653:1653:1653))
        (PORT clk (2020:2020:2020) (2017:2017:2017))
        (PORT stall (2090:2090:2090) (2004:2004:2004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2017:2017:2017))
        (PORT d[0] (1447:1447:1447) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2016:2016:2016))
        (PORT clk (2069:2069:2069) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2471:2471:2471))
        (PORT d[1] (4014:4014:4014) (4344:4344:4344))
        (PORT d[2] (3087:3087:3087) (3287:3287:3287))
        (PORT d[3] (2091:2091:2091) (2130:2130:2130))
        (PORT d[4] (2112:2112:2112) (2346:2346:2346))
        (PORT d[5] (3094:3094:3094) (3396:3396:3396))
        (PORT d[6] (2020:2020:2020) (2228:2228:2228))
        (PORT d[7] (3007:3007:3007) (3085:3085:3085))
        (PORT d[8] (2187:2187:2187) (2273:2273:2273))
        (PORT d[9] (2820:2820:2820) (3106:3106:3106))
        (PORT d[10] (2578:2578:2578) (2662:2662:2662))
        (PORT d[11] (3468:3468:3468) (3699:3699:3699))
        (PORT d[12] (2822:2822:2822) (2919:2919:2919))
        (PORT clk (2066:2066:2066) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1939:1939:1939))
        (PORT clk (2066:2066:2066) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2098:2098:2098))
        (PORT d[0] (2438:2438:2438) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1864:1864:1864))
        (PORT d[1] (1992:1992:1992) (2151:2151:2151))
        (PORT d[2] (1682:1682:1682) (1745:1745:1745))
        (PORT d[3] (1623:1623:1623) (1737:1737:1737))
        (PORT d[4] (1850:1850:1850) (1959:1959:1959))
        (PORT d[5] (1931:1931:1931) (2087:2087:2087))
        (PORT d[6] (1708:1708:1708) (1787:1787:1787))
        (PORT d[7] (1856:1856:1856) (1929:1929:1929))
        (PORT d[8] (1692:1692:1692) (1742:1742:1742))
        (PORT d[9] (1736:1736:1736) (1848:1848:1848))
        (PORT d[10] (1806:1806:1806) (1898:1898:1898))
        (PORT d[11] (1907:1907:1907) (1936:1936:1936))
        (PORT d[12] (1649:1649:1649) (1757:1757:1757))
        (PORT clk (2030:2030:2030) (2025:2025:2025))
        (PORT stall (2468:2468:2468) (2380:2380:2380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2025:2025:2025))
        (PORT d[0] (1433:1433:1433) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1486:1486:1486))
        (PORT datab (1343:1343:1343) (1423:1423:1423))
        (PORT datac (1370:1370:1370) (1371:1371:1371))
        (PORT datad (1530:1530:1530) (1604:1604:1604))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1445:1445:1445))
        (PORT clk (2061:2061:2061) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1794:1794:1794))
        (PORT d[1] (2911:2911:2911) (3115:3115:3115))
        (PORT d[2] (1809:1809:1809) (1893:1893:1893))
        (PORT d[3] (1710:1710:1710) (1860:1860:1860))
        (PORT d[4] (2008:2008:2008) (2132:2132:2132))
        (PORT d[5] (1382:1382:1382) (1497:1497:1497))
        (PORT d[6] (2063:2063:2063) (2199:2199:2199))
        (PORT d[7] (1422:1422:1422) (1535:1535:1535))
        (PORT d[8] (1435:1435:1435) (1586:1586:1586))
        (PORT d[9] (1901:1901:1901) (2010:2010:2010))
        (PORT d[10] (2868:2868:2868) (2980:2980:2980))
        (PORT d[11] (1837:1837:1837) (1985:1985:1985))
        (PORT d[12] (2630:2630:2630) (2803:2803:2803))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (1793:1793:1793))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (PORT d[0] (2331:2331:2331) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1766:1766:1766))
        (PORT d[1] (1649:1649:1649) (1743:1743:1743))
        (PORT d[2] (1705:1705:1705) (1788:1788:1788))
        (PORT d[3] (1565:1565:1565) (1642:1642:1642))
        (PORT d[4] (1695:1695:1695) (1730:1730:1730))
        (PORT d[5] (1852:1852:1852) (1921:1921:1921))
        (PORT d[6] (1408:1408:1408) (1498:1498:1498))
        (PORT d[7] (1559:1559:1559) (1634:1634:1634))
        (PORT d[8] (1597:1597:1597) (1685:1685:1685))
        (PORT d[9] (1376:1376:1376) (1470:1470:1470))
        (PORT d[10] (1350:1350:1350) (1449:1449:1449))
        (PORT d[11] (1913:1913:1913) (2048:2048:2048))
        (PORT d[12] (1889:1889:1889) (1971:1971:1971))
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT stall (2198:2198:2198) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT d[0] (1178:1178:1178) (1209:1209:1209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2702:2702:2702))
        (PORT clk (2040:2040:2040) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2560:2560:2560))
        (PORT d[1] (3485:3485:3485) (3838:3838:3838))
        (PORT d[2] (1914:1914:1914) (2041:2041:2041))
        (PORT d[3] (3189:3189:3189) (3463:3463:3463))
        (PORT d[4] (2450:2450:2450) (2718:2718:2718))
        (PORT d[5] (2404:2404:2404) (2673:2673:2673))
        (PORT d[6] (2700:2700:2700) (3001:3001:3001))
        (PORT d[7] (3422:3422:3422) (3692:3692:3692))
        (PORT d[8] (3162:3162:3162) (3302:3302:3302))
        (PORT d[9] (2768:2768:2768) (3059:3059:3059))
        (PORT d[10] (3298:3298:3298) (3439:3439:3439))
        (PORT d[11] (3561:3561:3561) (3805:3805:3805))
        (PORT d[12] (2750:2750:2750) (2974:2974:2974))
        (PORT clk (2037:2037:2037) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2367:2367:2367))
        (PORT clk (2037:2037:2037) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
        (PORT d[0] (2774:2774:2774) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1881:1881:1881))
        (PORT d[1] (1965:1965:1965) (2121:2121:2121))
        (PORT d[2] (2190:2190:2190) (2302:2302:2302))
        (PORT d[3] (1930:1930:1930) (2058:2058:2058))
        (PORT d[4] (2170:2170:2170) (2316:2316:2316))
        (PORT d[5] (2186:2186:2186) (2340:2340:2340))
        (PORT d[6] (2101:2101:2101) (2287:2287:2287))
        (PORT d[7] (2186:2186:2186) (2319:2319:2319))
        (PORT d[8] (1943:1943:1943) (2124:2124:2124))
        (PORT d[9] (2279:2279:2279) (2390:2390:2390))
        (PORT d[10] (1915:1915:1915) (2037:2037:2037))
        (PORT d[11] (2196:2196:2196) (2355:2355:2355))
        (PORT d[12] (1696:1696:1696) (1834:1834:1834))
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (PORT stall (2543:2543:2543) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (PORT d[0] (1642:1642:1642) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1485:1485:1485))
        (PORT datab (1344:1344:1344) (1430:1430:1430))
        (PORT datac (909:909:909) (967:967:967))
        (PORT datad (1796:1796:1796) (1884:1884:1884))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (1074:1074:1074))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (1074:1074:1074))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[14\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (385:385:385))
        (PORT datab (246:246:246) (329:329:329))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (616:616:616) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (369:369:369))
        (PORT datac (1405:1405:1405) (1325:1325:1325))
        (PORT datad (617:617:617) (648:648:648))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1763:1763:1763))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (942:942:942) (958:958:958))
        (PORT sload (1694:1694:1694) (1758:1758:1758))
        (PORT ena (1534:1534:1534) (1539:1539:1539))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[14\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1070:1070:1070))
        (PORT datac (714:714:714) (776:776:776))
        (PORT datad (382:382:382) (402:402:402))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (794:794:794) (796:796:796))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2103:2103:2103))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1827:1827:1827) (1847:1847:1847))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1765:1765:1765))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (445:445:445) (514:514:514))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1765:1765:1765))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2103:2103:2103))
        (PORT asdata (1139:1139:1139) (1137:1137:1137))
        (PORT ena (1827:1827:1827) (1847:1847:1847))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (817:817:817) (831:831:831))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2103:2103:2103))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1827:1827:1827) (1847:1847:1847))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (329:329:329))
        (PORT datab (244:244:244) (326:326:326))
        (PORT datad (216:216:216) (283:283:283))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1163:1163:1163) (1203:1203:1203))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1763:1763:1763))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1523:1523:1523) (1519:1519:1519))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1136:1136:1136) (1224:1224:1224))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1763:1763:1763))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1763:1763:1763))
        (PORT asdata (1521:1521:1521) (1552:1552:1552))
        (PORT ena (1523:1523:1523) (1519:1519:1519))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1252:1252:1252) (1384:1384:1384))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1763:1763:1763))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (330:330:330))
        (PORT datab (242:242:242) (325:325:325))
        (PORT datad (218:218:218) (287:287:287))
        (IOPATH dataa combout (350:350:350) (367:367:367))
        (IOPATH datab combout (350:350:350) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (593:593:593) (643:643:643))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1763:1763:1763))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1003:1003:1003) (1001:1001:1001))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1763:1763:1763))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1523:1523:1523) (1519:1519:1519))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1763:1763:1763))
        (PORT asdata (1500:1500:1500) (1524:1524:1524))
        (PORT ena (1523:1523:1523) (1519:1519:1519))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1225:1225:1225) (1350:1350:1350))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1763:1763:1763))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (332:332:332))
        (PORT datab (243:243:243) (326:326:326))
        (PORT datad (219:219:219) (288:288:288))
        (IOPATH dataa combout (350:350:350) (367:367:367))
        (IOPATH datab combout (350:350:350) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1107:1107:1107) (1137:1137:1137))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1763:1763:1763))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1523:1523:1523) (1519:1519:1519))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1258:1258:1258) (1339:1339:1339))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1763:1763:1763))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1763:1763:1763))
        (PORT asdata (1286:1286:1286) (1308:1308:1308))
        (PORT ena (1523:1523:1523) (1519:1519:1519))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1237:1237:1237) (1330:1330:1330))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1763:1763:1763))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (329:329:329))
        (PORT datab (241:241:241) (323:323:323))
        (PORT datad (217:217:217) (286:286:286))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (547:547:547))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (332:332:332))
        (PORT datab (960:960:960) (999:999:999))
        (PORT datac (1208:1208:1208) (1276:1276:1276))
        (PORT datad (703:703:703) (742:742:742))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1840:1840:1840))
        (PORT clk (2032:2032:2032) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2807:2807:2807))
        (PORT d[1] (3472:3472:3472) (3829:3829:3829))
        (PORT d[2] (2622:2622:2622) (2859:2859:2859))
        (PORT d[3] (2213:2213:2213) (2328:2328:2328))
        (PORT d[4] (2366:2366:2366) (2632:2632:2632))
        (PORT d[5] (2469:2469:2469) (2742:2742:2742))
        (PORT d[6] (3003:3003:3003) (3275:3275:3275))
        (PORT d[7] (2254:2254:2254) (2364:2364:2364))
        (PORT d[8] (2483:2483:2483) (2542:2542:2542))
        (PORT d[9] (3165:3165:3165) (3554:3554:3554))
        (PORT d[10] (2222:2222:2222) (2344:2344:2344))
        (PORT d[11] (4312:4312:4312) (4686:4686:4686))
        (PORT d[12] (3067:3067:3067) (3304:3304:3304))
        (PORT clk (2029:2029:2029) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2100:2100:2100))
        (PORT clk (2029:2029:2029) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2061:2061:2061))
        (PORT d[0] (2576:2576:2576) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (2112:2112:2112))
        (PORT d[1] (2271:2271:2271) (2308:2308:2308))
        (PORT d[2] (2022:2022:2022) (2077:2077:2077))
        (PORT d[3] (2203:2203:2203) (2281:2281:2281))
        (PORT d[4] (2134:2134:2134) (2303:2303:2303))
        (PORT d[5] (1925:1925:1925) (2079:2079:2079))
        (PORT d[6] (2069:2069:2069) (2261:2261:2261))
        (PORT d[7] (1977:1977:1977) (2133:2133:2133))
        (PORT d[8] (1671:1671:1671) (1837:1837:1837))
        (PORT d[9] (2182:2182:2182) (2321:2321:2321))
        (PORT d[10] (2206:2206:2206) (2279:2279:2279))
        (PORT d[11] (1902:1902:1902) (2030:2030:2030))
        (PORT d[12] (2162:2162:2162) (2310:2310:2310))
        (PORT clk (1993:1993:1993) (1988:1988:1988))
        (PORT stall (2773:2773:2773) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1988:1988:1988))
        (PORT d[0] (1606:1606:1606) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1483:1483:1483))
        (PORT clk (2023:2023:2023) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (3161:3161:3161))
        (PORT d[1] (4188:4188:4188) (4601:4601:4601))
        (PORT d[2] (2654:2654:2654) (2881:2881:2881))
        (PORT d[3] (2772:2772:2772) (2916:2916:2916))
        (PORT d[4] (2698:2698:2698) (2974:2974:2974))
        (PORT d[5] (2723:2723:2723) (2994:2994:2994))
        (PORT d[6] (2994:2994:2994) (3244:3244:3244))
        (PORT d[7] (2259:2259:2259) (2374:2374:2374))
        (PORT d[8] (2596:2596:2596) (2733:2733:2733))
        (PORT d[9] (3165:3165:3165) (3554:3554:3554))
        (PORT d[10] (2486:2486:2486) (2605:2605:2605))
        (PORT d[11] (3986:3986:3986) (4352:4352:4352))
        (PORT d[12] (2770:2770:2770) (3012:3012:3012))
        (PORT clk (2020:2020:2020) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2112:2112:2112))
        (PORT clk (2020:2020:2020) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2048:2048:2048))
        (PORT d[0] (2574:2574:2574) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (2066:2066:2066))
        (PORT d[1] (1935:1935:1935) (2073:2073:2073))
        (PORT d[2] (1979:1979:1979) (2014:2014:2014))
        (PORT d[3] (1920:1920:1920) (1967:1967:1967))
        (PORT d[4] (1997:1997:1997) (2058:2058:2058))
        (PORT d[5] (2177:2177:2177) (2330:2330:2330))
        (PORT d[6] (2094:2094:2094) (2290:2290:2290))
        (PORT d[7] (1975:1975:1975) (2117:2117:2117))
        (PORT d[8] (1976:1976:1976) (2161:2161:2161))
        (PORT d[9] (2152:2152:2152) (2287:2287:2287))
        (PORT d[10] (2234:2234:2234) (2306:2306:2306))
        (PORT d[11] (1979:1979:1979) (2119:2119:2119))
        (PORT d[12] (2188:2188:2188) (2342:2342:2342))
        (PORT clk (1984:1984:1984) (1975:1975:1975))
        (PORT stall (2518:2518:2518) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1975:1975:1975))
        (PORT d[0] (1607:1607:1607) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1596:1596:1596))
        (PORT datab (1919:1919:1919) (2011:2011:2011))
        (PORT datac (1252:1252:1252) (1303:1303:1303))
        (PORT datad (1216:1216:1216) (1283:1283:1283))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (984:984:984))
        (PORT clk (2052:2052:2052) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (2068:2068:2068))
        (PORT d[1] (3789:3789:3789) (4087:4087:4087))
        (PORT d[2] (2799:2799:2799) (3041:3041:3041))
        (PORT d[3] (1853:1853:1853) (1912:1912:1912))
        (PORT d[4] (2380:2380:2380) (2627:2627:2627))
        (PORT d[5] (3247:3247:3247) (3563:3563:3563))
        (PORT d[6] (2311:2311:2311) (2532:2532:2532))
        (PORT d[7] (1954:1954:1954) (2029:2029:2029))
        (PORT d[8] (2003:2003:2003) (2092:2092:2092))
        (PORT d[9] (2883:2883:2883) (3239:3239:3239))
        (PORT d[10] (1916:1916:1916) (2010:2010:2010))
        (PORT d[11] (3958:3958:3958) (4304:4304:4304))
        (PORT d[12] (2689:2689:2689) (2807:2807:2807))
        (PORT clk (2049:2049:2049) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1995:1995:1995))
        (PORT clk (2049:2049:2049) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
        (PORT d[0] (2477:2477:2477) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (2062:2062:2062))
        (PORT d[1] (1919:1919:1919) (1940:1940:1940))
        (PORT d[2] (1665:1665:1665) (1735:1735:1735))
        (PORT d[3] (1889:1889:1889) (1944:1944:1944))
        (PORT d[4] (1698:1698:1698) (1824:1824:1824))
        (PORT d[5] (1951:1951:1951) (2089:2089:2089))
        (PORT d[6] (2040:2040:2040) (2210:2210:2210))
        (PORT d[7] (1965:1965:1965) (2084:2084:2084))
        (PORT d[8] (1690:1690:1690) (1850:1850:1850))
        (PORT d[9] (1952:1952:1952) (2040:2040:2040))
        (PORT d[10] (1977:1977:1977) (2095:2095:2095))
        (PORT d[11] (1954:1954:1954) (1999:1999:1999))
        (PORT d[12] (1873:1873:1873) (1969:1969:1969))
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (PORT stall (2534:2534:2534) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (PORT d[0] (1658:1658:1658) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2128:2128:2128))
        (PORT clk (2028:2028:2028) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2825:2825:2825))
        (PORT d[1] (3725:3725:3725) (4023:4023:4023))
        (PORT d[2] (2609:2609:2609) (2831:2831:2831))
        (PORT d[3] (2485:2485:2485) (2596:2596:2596))
        (PORT d[4] (2644:2644:2644) (2904:2904:2904))
        (PORT d[5] (2714:2714:2714) (2977:2977:2977))
        (PORT d[6] (2657:2657:2657) (2914:2914:2914))
        (PORT d[7] (2582:2582:2582) (2653:2653:2653))
        (PORT d[8] (2333:2333:2333) (2456:2456:2456))
        (PORT d[9] (3142:3142:3142) (3529:3529:3529))
        (PORT d[10] (2213:2213:2213) (2335:2335:2335))
        (PORT d[11] (4311:4311:4311) (4686:4686:4686))
        (PORT d[12] (3285:3285:3285) (3513:3513:3513))
        (PORT clk (2025:2025:2025) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2070:2070:2070))
        (PORT clk (2025:2025:2025) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2054:2054:2054))
        (PORT d[0] (2514:2514:2514) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2055:2055:2055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2055:2055:2055))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1828:1828:1828))
        (PORT d[1] (1977:1977:1977) (2125:2125:2125))
        (PORT d[2] (1813:1813:1813) (1877:1877:1877))
        (PORT d[3] (2020:2020:2020) (2175:2175:2175))
        (PORT d[4] (2179:2179:2179) (2369:2369:2369))
        (PORT d[5] (1926:1926:1926) (2080:2080:2080))
        (PORT d[6] (2095:2095:2095) (2291:2291:2291))
        (PORT d[7] (1976:1976:1976) (2118:2118:2118))
        (PORT d[8] (1698:1698:1698) (1868:1868:1868))
        (PORT d[9] (2126:2126:2126) (2271:2271:2271))
        (PORT d[10] (2244:2244:2244) (2290:2290:2290))
        (PORT d[11] (1942:1942:1942) (2068:2068:2068))
        (PORT d[12] (1913:1913:1913) (2052:2052:2052))
        (PORT clk (1989:1989:1989) (1981:1981:1981))
        (PORT stall (2520:2520:2520) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1981:1981:1981))
        (PORT d[0] (1694:1694:1694) (1805:1805:1805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1597:1597:1597))
        (PORT datab (1920:1920:1920) (2011:2011:2011))
        (PORT datac (1000:1000:1000) (1044:1044:1044))
        (PORT datad (1273:1273:1273) (1345:1345:1345))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (768:768:768) (836:836:836))
        (PORT clk (2054:2054:2054) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2296:2296:2296))
        (PORT d[1] (3768:3768:3768) (4064:4064:4064))
        (PORT d[2] (2800:2800:2800) (3043:3043:3043))
        (PORT d[3] (1823:1823:1823) (1923:1923:1923))
        (PORT d[4] (3572:3572:3572) (3886:3886:3886))
        (PORT d[5] (3156:3156:3156) (3430:3430:3430))
        (PORT d[6] (2590:2590:2590) (2813:2813:2813))
        (PORT d[7] (1670:1670:1670) (1741:1741:1741))
        (PORT d[8] (1750:1750:1750) (1826:1826:1826))
        (PORT d[9] (2855:2855:2855) (3216:3216:3216))
        (PORT d[10] (2307:2307:2307) (2386:2386:2386))
        (PORT d[11] (2215:2215:2215) (2271:2271:2271))
        (PORT d[12] (2681:2681:2681) (2784:2784:2784))
        (PORT clk (2051:2051:2051) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2018:2018:2018))
        (PORT clk (2051:2051:2051) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2082:2082:2082))
        (PORT d[0] (2537:2537:2537) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1711:1711:1711))
        (PORT d[1] (1620:1620:1620) (1654:1654:1654))
        (PORT d[2] (1542:1542:1542) (1549:1549:1549))
        (PORT d[3] (1877:1877:1877) (1925:1925:1925))
        (PORT d[4] (1601:1601:1601) (1720:1720:1720))
        (PORT d[5] (1973:1973:1973) (2112:2112:2112))
        (PORT d[6] (2069:2069:2069) (2260:2260:2260))
        (PORT d[7] (1709:1709:1709) (1728:1728:1728))
        (PORT d[8] (1690:1690:1690) (1850:1850:1850))
        (PORT d[9] (1757:1757:1757) (1863:1863:1863))
        (PORT d[10] (1916:1916:1916) (2045:2045:2045))
        (PORT d[11] (1663:1663:1663) (1715:1715:1715))
        (PORT d[12] (1625:1625:1625) (1728:1728:1728))
        (PORT clk (2015:2015:2015) (2009:2009:2009))
        (PORT stall (2440:2440:2440) (2359:2359:2359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2009:2009:2009))
        (PORT d[0] (1529:1529:1529) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1267:1267:1267))
        (PORT clk (2046:2046:2046) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2348:2348:2348))
        (PORT d[1] (3960:3960:3960) (4331:4331:4331))
        (PORT d[2] (2981:2981:2981) (3209:3209:3209))
        (PORT d[3] (2482:2482:2482) (2583:2583:2583))
        (PORT d[4] (3101:3101:3101) (3401:3401:3401))
        (PORT d[5] (2833:2833:2833) (3115:3115:3115))
        (PORT d[6] (2927:2927:2927) (3168:3168:3168))
        (PORT d[7] (2003:2003:2003) (2079:2079:2079))
        (PORT d[8] (2031:2031:2031) (2121:2121:2121))
        (PORT d[9] (2847:2847:2847) (3215:3215:3215))
        (PORT d[10] (1923:1923:1923) (2025:2025:2025))
        (PORT d[11] (3999:3999:3999) (4366:4366:4366))
        (PORT d[12] (3314:3314:3314) (3562:3562:3562))
        (PORT clk (2043:2043:2043) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2027:2027:2027))
        (PORT clk (2043:2043:2043) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2073:2073:2073))
        (PORT d[0] (2464:2464:2464) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2063:2063:2063))
        (PORT d[1] (1983:1983:1983) (2030:2030:2030))
        (PORT d[2] (1673:1673:1673) (1736:1736:1736))
        (PORT d[3] (1954:1954:1954) (2096:2096:2096))
        (PORT d[4] (1755:1755:1755) (1912:1912:1912))
        (PORT d[5] (1599:1599:1599) (1726:1726:1726))
        (PORT d[6] (1976:1976:1976) (2143:2143:2143))
        (PORT d[7] (1907:1907:1907) (2033:2033:2033))
        (PORT d[8] (1656:1656:1656) (1822:1822:1822))
        (PORT d[9] (1973:1973:1973) (2059:2059:2059))
        (PORT d[10] (1973:1973:1973) (2007:2007:2007))
        (PORT d[11] (1958:1958:1958) (2100:2100:2100))
        (PORT d[12] (1924:1924:1924) (2064:2064:2064))
        (PORT clk (2007:2007:2007) (2000:2000:2000))
        (PORT stall (2541:2541:2541) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2000:2000:2000))
        (PORT d[0] (1564:1564:1564) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1596:1596:1596))
        (PORT datab (1919:1919:1919) (2011:2011:2011))
        (PORT datac (891:891:891) (918:918:918))
        (PORT datad (985:985:985) (1053:1053:1053))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1495:1495:1495))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1844:1844:1844))
        (PORT clk (2067:2067:2067) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2360:2360:2360))
        (PORT d[1] (1326:1326:1326) (1449:1449:1449))
        (PORT d[2] (3295:3295:3295) (3578:3578:3578))
        (PORT d[3] (1618:1618:1618) (1710:1710:1710))
        (PORT d[4] (1349:1349:1349) (1485:1485:1485))
        (PORT d[5] (1590:1590:1590) (1669:1669:1669))
        (PORT d[6] (1531:1531:1531) (1577:1577:1577))
        (PORT d[7] (1119:1119:1119) (1216:1216:1216))
        (PORT d[8] (1971:1971:1971) (2103:2103:2103))
        (PORT d[9] (1588:1588:1588) (1694:1694:1694))
        (PORT d[10] (1760:1760:1760) (1828:1828:1828))
        (PORT d[11] (2200:2200:2200) (2347:2347:2347))
        (PORT d[12] (3747:3747:3747) (3974:3974:3974))
        (PORT clk (2064:2064:2064) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (1713:1713:1713))
        (PORT clk (2064:2064:2064) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (PORT d[0] (2282:2282:2282) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1458:1458:1458))
        (PORT d[1] (1335:1335:1335) (1381:1381:1381))
        (PORT d[2] (1636:1636:1636) (1680:1680:1680))
        (PORT d[3] (1372:1372:1372) (1466:1466:1466))
        (PORT d[4] (1272:1272:1272) (1343:1343:1343))
        (PORT d[5] (1246:1246:1246) (1290:1290:1290))
        (PORT d[6] (1082:1082:1082) (1169:1169:1169))
        (PORT d[7] (1041:1041:1041) (1115:1115:1115))
        (PORT d[8] (1530:1530:1530) (1573:1573:1573))
        (PORT d[9] (1369:1369:1369) (1473:1473:1473))
        (PORT d[10] (1276:1276:1276) (1335:1335:1335))
        (PORT d[11] (1067:1067:1067) (1147:1147:1147))
        (PORT d[12] (1311:1311:1311) (1351:1351:1351))
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (PORT stall (1641:1641:1641) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (PORT d[0] (1128:1128:1128) (1099:1099:1099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1845:1845:1845))
        (PORT clk (2041:2041:2041) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3308:3308:3308))
        (PORT d[1] (1907:1907:1907) (2052:2052:2052))
        (PORT d[2] (2705:2705:2705) (2964:2964:2964))
        (PORT d[3] (1965:1965:1965) (2067:2067:2067))
        (PORT d[4] (2643:2643:2643) (2951:2951:2951))
        (PORT d[5] (2232:2232:2232) (2321:2321:2321))
        (PORT d[6] (1831:1831:1831) (1903:1903:1903))
        (PORT d[7] (1707:1707:1707) (1832:1832:1832))
        (PORT d[8] (1971:1971:1971) (2085:2085:2085))
        (PORT d[9] (2168:2168:2168) (2318:2318:2318))
        (PORT d[10] (2059:2059:2059) (2164:2164:2164))
        (PORT d[11] (4675:4675:4675) (5001:5001:5001))
        (PORT d[12] (3131:3131:3131) (3317:3317:3317))
        (PORT clk (2038:2038:2038) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1864:1864:1864))
        (PORT clk (2038:2038:2038) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2066:2066:2066))
        (PORT d[0] (2370:2370:2370) (2402:2402:2402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1703:1703:1703))
        (PORT d[1] (1994:1994:1994) (2168:2168:2168))
        (PORT d[2] (1606:1606:1606) (1684:1684:1684))
        (PORT d[3] (1582:1582:1582) (1648:1648:1648))
        (PORT d[4] (1610:1610:1610) (1677:1677:1677))
        (PORT d[5] (1634:1634:1634) (1743:1743:1743))
        (PORT d[6] (1416:1416:1416) (1542:1542:1542))
        (PORT d[7] (1689:1689:1689) (1814:1814:1814))
        (PORT d[8] (1792:1792:1792) (1852:1852:1852))
        (PORT d[9] (1716:1716:1716) (1790:1790:1790))
        (PORT d[10] (1525:1525:1525) (1611:1611:1611))
        (PORT d[11] (1357:1357:1357) (1463:1463:1463))
        (PORT d[12] (1532:1532:1532) (1606:1606:1606))
        (PORT clk (2002:2002:2002) (1993:1993:1993))
        (PORT stall (2608:2608:2608) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1993:1993:1993))
        (PORT d[0] (1378:1378:1378) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1610:1610:1610))
        (PORT datab (1297:1297:1297) (1406:1406:1406))
        (PORT datac (617:617:617) (630:630:630))
        (PORT datad (918:918:918) (968:968:968))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (1850:1850:1850) (1932:1932:1932))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (724:724:724) (717:717:717))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (334:334:334))
        (PORT datab (1267:1267:1267) (1295:1295:1295))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (564:564:564) (729:729:729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxRDM\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (924:924:924) (988:988:988))
        (PORT datac (3237:3237:3237) (3553:3553:3553))
        (PORT datad (1404:1404:1404) (1478:1478:1478))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1287:1287:1287) (1266:1266:1266))
        (PORT sload (2140:2140:2140) (2172:2172:2172))
        (PORT ena (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1750:1750:1750) (1765:1765:1765))
        (PORT asdata (1709:1709:1709) (1854:1854:1854))
        (PORT ena (1323:1323:1323) (1370:1370:1370))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (785:785:785))
        (PORT datab (679:679:679) (755:755:755))
        (PORT datac (606:606:606) (609:609:609))
        (PORT datad (182:182:182) (214:214:214))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (400:400:400))
        (PORT datad (195:195:195) (227:227:227))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1767:1767:1767))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (820:820:820) (825:825:825))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (380:380:380))
        (PORT datab (311:311:311) (404:404:404))
        (PORT datac (266:266:266) (347:347:347))
        (PORT datad (195:195:195) (230:230:230))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1767:1767:1767))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (282:282:282) (371:371:371))
        (PORT datad (195:195:195) (230:230:230))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1767:1767:1767))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (820:820:820) (825:825:825))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (398:398:398))
        (PORT datab (464:464:464) (548:548:548))
        (PORT datac (280:280:280) (366:366:366))
        (PORT datad (193:193:193) (227:227:227))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1767:1767:1767))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (521:521:521))
        (PORT datab (568:568:568) (586:586:586))
        (PORT datac (356:356:356) (384:384:384))
        (PORT datad (834:834:834) (847:847:847))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (775:775:775))
        (PORT datab (1268:1268:1268) (1329:1329:1329))
        (PORT datac (837:837:837) (889:889:889))
        (PORT datad (663:663:663) (723:723:723))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1311:1311:1311))
        (PORT datab (1189:1189:1189) (1237:1237:1237))
        (PORT datac (410:410:410) (474:474:474))
        (PORT datad (769:769:769) (760:760:760))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (456:456:456))
        (PORT datab (588:588:588) (603:603:603))
        (PORT datac (607:607:607) (615:615:615))
        (PORT datad (821:821:821) (818:818:818))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (379:379:379) (403:403:403))
        (PORT datac (595:595:595) (599:599:599))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (257:257:257))
        (PORT datab (636:636:636) (644:644:644))
        (PORT datac (681:681:681) (748:748:748))
        (PORT datad (645:645:645) (714:714:714))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1767:1767:1767))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clkBCD\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (616:616:616) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clkBCD\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (151:151:151) (136:136:136))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_VERIFICA_DIGITO_DECIMAL\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1751:1751:1751))
        (PORT asdata (1748:1748:1748) (1830:1830:1830))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|i\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1364:1364:1364) (1429:1429:1429))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|i\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2159:2159:2159))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|i\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1392:1392:1392) (1464:1464:1464))
        (PORT datad (254:254:254) (332:332:332))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|i\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1750:1750:1750))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|i\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (355:355:355))
        (PORT datab (408:408:408) (481:481:481))
        (PORT datad (1365:1365:1365) (1426:1426:1426))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|i\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1750:1750:1750))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|estado\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (378:378:378))
        (PORT datac (231:231:231) (314:314:314))
        (PORT datad (1365:1365:1365) (1426:1426:1426))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|i\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (359:359:359))
        (PORT datad (323:323:323) (345:345:345))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|i\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1750:1750:1750))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|estado\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (691:691:691))
        (PORT datac (509:509:509) (526:526:526))
        (PORT datad (570:570:570) (622:622:622))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_FIM\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1752:1752:1752))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector35\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (477:477:477))
        (PORT datab (652:652:652) (713:713:713))
        (PORT datac (403:403:403) (434:434:434))
        (PORT datad (204:204:204) (233:233:233))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_INATIVO\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1751:1751:1751))
        (PORT asdata (685:685:685) (703:703:703))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (657:657:657) (717:717:717))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (625:625:625) (692:692:692))
        (PORT datac (409:409:409) (473:473:473))
        (PORT datad (619:619:619) (679:679:679))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|digito_decimal\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1074:1074:1074))
        (PORT datab (997:997:997) (994:994:994))
        (PORT datac (228:228:228) (273:273:273))
        (PORT datad (641:641:641) (687:687:687))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1741:1741:1741))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1787:1787:1787) (1822:1822:1822))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (509:509:509))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1740:1740:1740))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2060:2060:2060) (2110:2110:2110))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (384:384:384))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|digito_decimal\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (245:245:245))
        (PORT datab (281:281:281) (368:368:368))
        (PORT datac (273:273:273) (357:357:357))
        (PORT datad (565:565:565) (581:581:581))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1740:1740:1740))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2060:2060:2060) (2110:2110:2110))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (391:391:391))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1740:1740:1740))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2060:2060:2060) (2110:2110:2110))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (331:331:331))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1740:1740:1740))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2060:2060:2060) (2110:2110:2110))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (368:368:368))
        (PORT datac (274:274:274) (359:359:359))
        (PORT datad (565:565:565) (583:583:583))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeOUT\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (279:279:279))
        (PORT datab (250:250:250) (293:293:293))
        (PORT datac (405:405:405) (437:437:437))
        (PORT datad (231:231:231) (266:266:266))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector36\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1520:1520:1520))
        (PORT datab (867:867:867) (942:942:942))
        (PORT datac (193:193:193) (226:226:226))
        (PORT datad (759:759:759) (779:779:779))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_SHIFT\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1740:1740:1740))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_VERIFICA_SHIFT\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1751:1751:1751))
        (PORT asdata (1200:1200:1200) (1239:1239:1239))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector37\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (373:373:373))
        (PORT datab (264:264:264) (346:346:346))
        (PORT datac (231:231:231) (315:315:315))
        (PORT datad (247:247:247) (318:318:318))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector37\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1486:1486:1486))
        (PORT datab (864:864:864) (940:940:940))
        (PORT datac (356:356:356) (377:377:377))
        (PORT datad (1082:1082:1082) (1094:1094:1094))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_SOMA\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1740:1740:1740))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (380:380:380))
        (PORT datac (406:406:406) (475:475:475))
        (PORT datad (627:627:627) (680:680:680))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bcd\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (699:699:699))
        (PORT datad (196:196:196) (221:221:221))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector38\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (713:713:713))
        (PORT datab (685:685:685) (750:750:750))
        (PORT datac (816:816:816) (867:867:867))
        (PORT datad (577:577:577) (588:588:588))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (380:380:380))
        (PORT datac (407:407:407) (472:472:472))
        (PORT datad (631:631:631) (680:680:680))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (622:622:622) (671:671:671))
        (PORT datad (439:439:439) (509:509:509))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector55\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (431:431:431))
        (PORT datab (476:476:476) (552:552:552))
        (PORT datac (532:532:532) (546:546:546))
        (PORT datad (569:569:569) (586:586:586))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector43\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1446:1446:1446))
        (PORT datab (317:317:317) (418:418:418))
        (PORT datac (608:608:608) (605:605:605))
        (PORT datad (648:648:648) (712:712:712))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1742:1742:1742))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (802:802:802) (803:803:803))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (619:619:619) (679:679:679))
        (PORT datac (613:613:613) (660:660:660))
        (PORT datad (575:575:575) (626:626:626))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (254:254:254))
        (PORT datab (470:470:470) (549:549:549))
        (PORT datac (371:371:371) (397:397:397))
        (PORT datad (792:792:792) (802:802:802))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector55\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1052:1052:1052))
        (PORT datab (723:723:723) (799:799:799))
        (PORT datac (595:595:595) (614:614:614))
        (PORT datad (689:689:689) (735:735:735))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bcd\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (384:384:384))
        (PORT datac (407:407:407) (473:473:473))
        (PORT datad (631:631:631) (684:684:684))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector57\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (800:800:800))
        (PORT datab (718:718:718) (795:795:795))
        (PORT datac (587:587:587) (618:618:618))
        (PORT datad (349:349:349) (371:371:371))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1741:1741:1741))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (816:816:816) (814:814:814))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector54\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (355:355:355))
        (PORT datab (714:714:714) (766:766:766))
        (PORT datad (666:666:666) (744:744:744))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector54\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (403:403:403))
        (PORT datab (200:200:200) (241:241:241))
        (PORT datac (591:591:591) (595:595:595))
        (PORT datad (682:682:682) (759:759:759))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1741:1741:1741))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (816:816:816) (814:814:814))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector53\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (758:758:758))
        (PORT datab (472:472:472) (556:556:556))
        (PORT datac (1180:1180:1180) (1247:1247:1247))
        (PORT datad (569:569:569) (588:588:588))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1741:1741:1741))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (828:828:828) (837:837:837))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector52\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (759:759:759))
        (PORT datab (478:478:478) (554:554:554))
        (PORT datac (657:657:657) (724:724:724))
        (PORT datad (195:195:195) (219:219:219))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1741:1741:1741))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (828:828:828) (837:837:837))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector51\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (755:755:755))
        (PORT datab (313:313:313) (407:407:407))
        (PORT datac (216:216:216) (249:249:249))
        (PORT datad (442:442:442) (509:509:509))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1741:1741:1741))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (828:828:828) (837:837:837))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (414:414:414))
        (PORT datab (674:674:674) (737:737:737))
        (PORT datac (182:182:182) (220:220:220))
        (PORT datad (197:197:197) (223:223:223))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (252:252:252))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1741:1741:1741))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector49\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (397:397:397))
        (PORT datab (683:683:683) (738:738:738))
        (PORT datac (454:454:454) (526:526:526))
        (PORT datad (541:541:541) (560:560:560))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector46\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (397:397:397))
        (PORT datab (348:348:348) (372:372:372))
        (PORT datac (775:775:775) (792:792:792))
        (PORT datad (529:529:529) (541:541:541))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1740:1740:1740))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (798:798:798) (794:794:794))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector48\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (396:396:396))
        (PORT datab (476:476:476) (553:553:553))
        (PORT datac (627:627:627) (675:675:675))
        (PORT datad (346:346:346) (370:370:370))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1740:1740:1740))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (798:798:798) (794:794:794))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector47\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (396:396:396))
        (PORT datab (1125:1125:1125) (1170:1170:1170))
        (PORT datac (390:390:390) (417:417:417))
        (PORT datad (656:656:656) (700:700:700))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1740:1740:1740))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (798:798:798) (794:794:794))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (518:518:518))
        (PORT datab (318:318:318) (413:413:413))
        (PORT datac (385:385:385) (455:455:455))
        (PORT datad (623:623:623) (677:677:677))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (722:722:722))
        (PORT datab (597:597:597) (657:657:657))
        (PORT datac (588:588:588) (646:646:646))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (702:702:702))
        (PORT datab (630:630:630) (692:692:692))
        (PORT datac (223:223:223) (267:267:267))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (267:267:267))
        (PORT datac (193:193:193) (226:226:226))
        (PORT datad (195:195:195) (220:220:220))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (246:246:246))
        (PORT datab (668:668:668) (724:724:724))
        (PORT datac (385:385:385) (409:409:409))
        (PORT datad (345:345:345) (368:368:368))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector46\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (713:713:713))
        (PORT datab (347:347:347) (371:371:371))
        (PORT datac (345:345:345) (375:375:375))
        (PORT datad (430:430:430) (497:497:497))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector46\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (240:240:240))
        (PORT datad (183:183:183) (211:211:211))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1740:1740:1740))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector45\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1450:1450:1450))
        (PORT datab (686:686:686) (752:752:752))
        (PORT datac (806:806:806) (849:849:849))
        (PORT datad (585:585:585) (602:602:602))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1742:1742:1742))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (802:802:802) (803:803:803))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector44\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1449:1449:1449))
        (PORT datab (683:683:683) (750:750:750))
        (PORT datac (465:465:465) (564:564:564))
        (PORT datad (565:565:565) (576:576:576))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1742:1742:1742))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (802:802:802) (803:803:803))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (510:510:510))
        (PORT datab (432:432:432) (500:500:500))
        (PORT datac (548:548:548) (598:598:598))
        (PORT datad (620:620:620) (677:677:677))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (685:685:685))
        (PORT datab (317:317:317) (413:413:413))
        (PORT datac (397:397:397) (464:464:464))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (485:485:485))
        (PORT datab (626:626:626) (695:695:695))
        (PORT datac (226:226:226) (272:272:272))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector56\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (552:552:552))
        (PORT datac (532:532:532) (546:546:546))
        (PORT datad (569:569:569) (586:586:586))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector40\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1425:1425:1425))
        (PORT datab (626:626:626) (691:691:691))
        (PORT datac (544:544:544) (559:559:559))
        (PORT datad (683:683:683) (757:757:757))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bcd\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (679:679:679))
        (PORT datab (716:716:716) (793:793:793))
        (PORT datac (588:588:588) (619:619:619))
        (PORT datad (348:348:348) (370:370:370))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1741:1741:1741))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (820:820:820) (825:825:825))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector39\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (509:509:509))
        (PORT datab (722:722:722) (799:799:799))
        (PORT datac (595:595:595) (612:612:612))
        (PORT datad (692:692:692) (731:731:731))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1741:1741:1741))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (820:820:820) (825:825:825))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector38\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (630:630:630))
        (PORT datab (902:902:902) (960:960:960))
        (PORT datac (610:610:610) (668:668:668))
        (PORT datad (554:554:554) (567:567:567))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector38\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (675:675:675))
        (PORT datab (200:200:200) (238:238:238))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2079:2079:2079))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (529:529:529))
        (PORT datab (317:317:317) (409:409:409))
        (PORT datac (598:598:598) (655:655:655))
        (PORT datad (621:621:621) (681:681:681))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (516:516:516))
        (PORT datab (317:317:317) (409:409:409))
        (PORT datac (670:670:670) (733:733:733))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (693:693:693))
        (PORT datab (254:254:254) (303:303:303))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (602:602:602) (652:652:652))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bcd\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (734:734:734))
        (PORT datab (866:866:866) (928:928:928))
        (PORT datac (216:216:216) (250:250:250))
        (PORT datad (197:197:197) (223:223:223))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector42\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (595:595:595))
        (PORT datab (685:685:685) (751:751:751))
        (PORT datac (583:583:583) (604:604:604))
        (PORT datad (610:610:610) (619:619:619))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector42\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (598:598:598))
        (PORT datab (906:906:906) (963:963:963))
        (PORT datac (290:290:290) (388:388:388))
        (PORT datad (555:555:555) (570:570:570))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector42\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (251:251:251))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2079:2079:2079))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector41\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (839:839:839))
        (PORT datab (720:720:720) (798:798:798))
        (PORT datac (584:584:584) (637:637:637))
        (PORT datad (689:689:689) (735:735:735))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1741:1741:1741))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (820:820:820) (825:825:825))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (470:470:470))
        (PORT datab (318:318:318) (413:413:413))
        (PORT datac (382:382:382) (441:441:441))
        (PORT datad (620:620:620) (679:679:679))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (722:722:722))
        (PORT datab (593:593:593) (644:644:644))
        (PORT datac (672:672:672) (746:746:746))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (917:917:917))
        (PORT datab (622:622:622) (689:689:689))
        (PORT datac (224:224:224) (269:269:269))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector57\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (680:680:680))
        (PORT datab (595:595:595) (627:627:627))
        (PORT datac (374:374:374) (402:402:402))
        (PORT datad (577:577:577) (583:583:583))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector19\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (937:937:937))
        (PORT datab (440:440:440) (471:471:471))
        (PORT datad (202:202:202) (229:229:229))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (477:477:477))
        (IOPATH datab cout (446:446:446) (318:318:318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (708:708:708) (763:763:763))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (825:825:825))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (746:746:746) (839:839:839))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (502:502:502))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (734:734:734) (837:837:837))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (829:829:829))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (728:728:728) (849:849:849))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (818:818:818))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (780:780:780))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1136:1136:1136) (1208:1208:1208))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1236:1236:1236))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (866:866:866))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (857:857:857))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (784:784:784))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1432:1432:1432))
        (PORT datab (821:821:821) (917:917:917))
        (PORT datad (330:330:330) (347:347:347))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1396:1396:1396))
        (PORT datab (805:805:805) (914:914:914))
        (PORT datad (520:520:520) (523:523:523))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1056:1056:1056))
        (PORT datab (825:825:825) (925:925:925))
        (PORT datad (333:333:333) (349:349:349))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1462:1462:1462))
        (PORT datab (807:807:807) (903:903:903))
        (PORT datad (1091:1091:1091) (1084:1084:1084))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1789:1789:1789) (1900:1900:1900))
        (PORT datab (819:819:819) (921:921:921))
        (PORT datad (331:331:331) (349:349:349))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (833:833:833))
        (PORT datab (808:808:808) (904:904:904))
        (PORT datad (309:309:309) (324:324:324))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (373:373:373))
        (PORT datab (949:949:949) (1020:1020:1020))
        (PORT datad (777:777:777) (859:859:859))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (371:371:371))
        (PORT datab (764:764:764) (870:870:870))
        (PORT datad (791:791:791) (872:872:872))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1079:1079:1079))
        (PORT datab (826:826:826) (925:925:925))
        (PORT datad (329:329:329) (342:342:342))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (815:815:815))
        (PORT datab (826:826:826) (925:925:925))
        (PORT datad (328:328:328) (343:343:343))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (724:724:724))
        (PORT datab (818:818:818) (909:909:909))
        (PORT datad (312:312:312) (331:331:331))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1561:1561:1561) (1662:1662:1662))
        (PORT datab (1029:1029:1029) (1125:1125:1125))
        (PORT datad (588:588:588) (596:596:596))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1113:1113:1113))
        (PORT datab (615:615:615) (633:633:633))
        (PORT datad (997:997:997) (1086:1086:1086))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (683:683:683))
        (PORT datab (990:990:990) (1092:1092:1092))
        (PORT datad (1002:1002:1002) (1088:1088:1088))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bin\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1991:1991:1991) (2084:2084:2084))
        (PORT datad (759:759:759) (779:779:779))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector34\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (259:259:259) (337:337:337))
        (PORT datad (240:240:240) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1740:1740:1740))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (518:518:518) (550:550:550))
        (PORT sload (1442:1442:1442) (1557:1557:1557))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2096:2096:2096))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1673:1673:1673) (1709:1709:1709))
        (PORT sload (1669:1669:1669) (1731:1731:1731))
        (PORT ena (1467:1467:1467) (1450:1450:1450))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2096:2096:2096))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (560:560:560) (634:634:634))
        (PORT sload (1669:1669:1669) (1731:1731:1731))
        (PORT ena (1467:1467:1467) (1450:1450:1450))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2096:2096:2096))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (559:559:559) (634:634:634))
        (PORT sload (1669:1669:1669) (1731:1731:1731))
        (PORT ena (1467:1467:1467) (1450:1450:1450))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2118:2118:2118))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (967:967:967) (1040:1040:1040))
        (PORT sload (1914:1914:1914) (1996:1996:1996))
        (PORT ena (1767:1767:1767) (1759:1759:1759))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2118:2118:2118))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1684:1684:1684) (1713:1713:1713))
        (PORT sload (1914:1914:1914) (1996:1996:1996))
        (PORT ena (1767:1767:1767) (1759:1759:1759))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2118:2118:2118))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (708:708:708) (764:764:764))
        (PORT sload (1914:1914:1914) (1996:1996:1996))
        (PORT ena (1767:1767:1767) (1759:1759:1759))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1746:1746:1746))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (560:560:560) (634:634:634))
        (PORT sload (1914:1914:1914) (1996:1996:1996))
        (PORT ena (1731:1731:1731) (1710:1710:1710))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1746:1746:1746))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (560:560:560) (634:634:634))
        (PORT sload (1914:1914:1914) (1996:1996:1996))
        (PORT ena (1731:1731:1731) (1710:1710:1710))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1746:1746:1746))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (704:704:704) (762:762:762))
        (PORT sload (1914:1914:1914) (1996:1996:1996))
        (PORT ena (1731:1731:1731) (1710:1710:1710))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1746:1746:1746))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (561:561:561) (635:635:635))
        (PORT sload (1914:1914:1914) (1996:1996:1996))
        (PORT ena (1731:1731:1731) (1710:1710:1710))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1746:1746:1746))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (699:699:699) (765:765:765))
        (PORT sload (1914:1914:1914) (1996:1996:1996))
        (PORT ena (1731:1731:1731) (1710:1710:1710))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1746:1746:1746))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (560:560:560) (634:634:634))
        (PORT sload (1914:1914:1914) (1996:1996:1996))
        (PORT ena (1731:1731:1731) (1710:1710:1710))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1746:1746:1746))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (560:560:560) (634:634:634))
        (PORT sload (1914:1914:1914) (1996:1996:1996))
        (PORT ena (1731:1731:1731) (1710:1710:1710))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1732:1732:1732) (1746:1746:1746))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (560:560:560) (634:634:634))
        (PORT sload (1914:1914:1914) (1996:1996:1996))
        (PORT ena (1731:1731:1731) (1710:1710:1710))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (708:708:708) (792:792:792))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bin\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (940:940:940))
        (PORT datab (1314:1314:1314) (1386:1386:1386))
        (PORT datac (1378:1378:1378) (1448:1448:1448))
        (PORT datad (824:824:824) (828:828:828))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bin\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (818:818:818))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2159:2159:2159))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector57\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (592:592:592) (641:641:641))
        (PORT datad (822:822:822) (881:881:881))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector57\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (862:862:862) (866:866:866))
        (PORT datad (537:537:537) (539:539:539))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1741:1741:1741))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector56\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (684:684:684))
        (PORT datab (725:725:725) (799:799:799))
        (PORT datac (545:545:545) (559:559:559))
        (PORT datad (693:693:693) (736:736:736))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1729:1729:1729) (1741:1741:1741))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (816:816:816) (814:814:814))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1056:1056:1056))
        (PORT datab (470:470:470) (553:553:553))
        (PORT datac (285:285:285) (379:379:379))
        (PORT datad (683:683:683) (744:744:744))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1058:1058:1058))
        (PORT datab (470:470:470) (551:551:551))
        (PORT datac (284:284:284) (382:382:382))
        (PORT datad (683:683:683) (743:743:743))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (1045:1045:1045))
        (PORT datab (465:465:465) (545:545:545))
        (PORT datac (277:277:277) (370:370:370))
        (PORT datad (682:682:682) (742:742:742))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (1056:1056:1056))
        (PORT datab (468:468:468) (553:553:553))
        (PORT datac (284:284:284) (379:379:379))
        (PORT datad (681:681:681) (749:749:749))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1057:1057:1057))
        (PORT datab (471:471:471) (553:553:553))
        (PORT datac (286:286:286) (380:380:380))
        (PORT datad (683:683:683) (744:744:744))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (1053:1053:1053))
        (PORT datab (467:467:467) (551:551:551))
        (PORT datac (281:281:281) (378:378:378))
        (PORT datad (682:682:682) (746:746:746))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1058:1058:1058))
        (PORT datab (469:469:469) (550:550:550))
        (PORT datac (285:285:285) (381:381:381))
        (PORT datad (682:682:682) (743:743:743))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (940:940:940))
        (PORT datab (685:685:685) (741:741:741))
        (PORT datac (454:454:454) (527:527:527))
        (PORT datad (430:430:430) (490:490:490))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (983:983:983))
        (PORT datab (756:756:756) (815:815:815))
        (PORT datac (1056:1056:1056) (1106:1106:1106))
        (PORT datad (692:692:692) (745:745:745))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (939:939:939))
        (PORT datab (684:684:684) (740:740:740))
        (PORT datac (455:455:455) (528:528:528))
        (PORT datad (432:432:432) (490:490:490))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (412:412:412))
        (PORT datab (306:306:306) (395:395:395))
        (PORT datac (654:654:654) (725:725:725))
        (PORT datad (268:268:268) (343:343:343))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (406:406:406))
        (PORT datab (307:307:307) (398:398:398))
        (PORT datac (652:652:652) (720:720:720))
        (PORT datad (273:273:273) (349:349:349))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1155:1155:1155))
        (PORT datab (723:723:723) (788:788:788))
        (PORT datac (708:708:708) (764:764:764))
        (PORT datad (661:661:661) (716:716:716))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (409:409:409))
        (PORT datab (309:309:309) (402:402:402))
        (PORT datac (652:652:652) (724:724:724))
        (PORT datad (273:273:273) (349:349:349))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (726:726:726))
        (PORT datab (1122:1122:1122) (1169:1169:1169))
        (PORT datac (440:440:440) (512:512:512))
        (PORT datad (430:430:430) (498:498:498))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (728:728:728))
        (PORT datab (1122:1122:1122) (1171:1171:1171))
        (PORT datac (441:441:441) (516:516:516))
        (PORT datad (430:430:430) (500:500:500))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (727:727:727))
        (PORT datab (1126:1126:1126) (1169:1169:1169))
        (PORT datac (446:446:446) (520:520:520))
        (PORT datad (434:434:434) (503:503:503))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (721:721:721))
        (PORT datab (1122:1122:1122) (1165:1165:1165))
        (PORT datac (436:436:436) (510:510:510))
        (PORT datad (428:428:428) (496:496:496))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (725:725:725))
        (PORT datab (1126:1126:1126) (1170:1170:1170))
        (PORT datac (445:445:445) (516:516:516))
        (PORT datad (434:434:434) (498:498:498))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (727:727:727))
        (PORT datab (1126:1126:1126) (1169:1169:1169))
        (PORT datac (446:446:446) (520:520:520))
        (PORT datad (434:434:434) (503:503:503))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (728:728:728))
        (PORT datab (1124:1124:1124) (1172:1172:1172))
        (PORT datac (444:444:444) (520:520:520))
        (PORT datad (428:428:428) (502:502:502))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (442:442:442))
        (PORT datab (323:323:323) (427:427:427))
        (PORT datac (462:462:462) (560:560:560))
        (PORT datad (288:288:288) (376:376:376))
        (IOPATH dataa combout (337:337:337) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (446:446:446))
        (PORT datab (318:318:318) (420:420:420))
        (PORT datac (458:458:458) (553:553:553))
        (PORT datad (286:286:286) (373:373:373))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (437:437:437))
        (PORT datab (324:324:324) (427:427:427))
        (PORT datac (464:464:464) (560:560:560))
        (PORT datad (286:286:286) (371:371:371))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (437:437:437))
        (PORT datab (324:324:324) (427:427:427))
        (PORT datac (465:465:465) (560:560:560))
        (PORT datad (286:286:286) (371:371:371))
        (IOPATH dataa combout (337:337:337) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (445:445:445))
        (PORT datab (321:321:321) (421:421:421))
        (PORT datac (461:461:461) (555:555:555))
        (PORT datad (287:287:287) (373:373:373))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (448:448:448))
        (PORT datab (316:316:316) (417:417:417))
        (PORT datac (459:459:459) (551:551:551))
        (PORT datad (289:289:289) (375:375:375))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (448:448:448))
        (PORT datab (316:316:316) (417:417:417))
        (PORT datac (459:459:459) (552:552:552))
        (PORT datad (290:290:290) (376:376:376))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (2129:2129:2129))
        (PORT datab (1979:1979:1979) (2083:2083:2083))
        (PORT datac (2594:2594:2594) (2636:2636:2636))
        (PORT datad (1621:1621:1621) (1704:1704:1704))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (2132:2132:2132))
        (PORT datab (1987:1987:1987) (2086:2086:2086))
        (PORT datac (2590:2590:2590) (2631:2631:2631))
        (PORT datad (1626:1626:1626) (1706:1706:1706))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (2134:2134:2134))
        (PORT datab (1983:1983:1983) (2089:2089:2089))
        (PORT datac (2591:2591:2591) (2635:2635:2635))
        (PORT datad (1625:1625:1625) (1709:1709:1709))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (2130:2130:2130))
        (PORT datab (1980:1980:1980) (2079:2079:2079))
        (PORT datac (2596:2596:2596) (2637:2637:2637))
        (PORT datad (1620:1620:1620) (1702:1702:1702))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (2130:2130:2130))
        (PORT datab (1980:1980:1980) (2078:2078:2078))
        (PORT datac (2596:2596:2596) (2637:2637:2637))
        (PORT datad (1620:1620:1620) (1702:1702:1702))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (2134:2134:2134))
        (PORT datab (1982:1982:1982) (2089:2089:2089))
        (PORT datac (2590:2590:2590) (2636:2636:2636))
        (PORT datad (1625:1625:1625) (1709:1709:1709))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (2131:2131:2131))
        (PORT datab (1987:1987:1987) (2086:2086:2086))
        (PORT datac (2590:2590:2590) (2630:2630:2630))
        (PORT datad (1626:1626:1626) (1706:1706:1706))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
)
