Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 19 18:57:39 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.392       -0.836                      3                 1038        0.104        0.000                      0                 1038        4.500        0.000                       0                   592  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.392       -0.836                      3                 1038        0.104        0.000                      0                 1038        4.500        0.000                       0                   592  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -0.392ns,  Total Violation       -0.836ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.392ns  (required time - arrival time)
  Source:                 u_command_controller/r_ms10_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/uart_msg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.410ns  (logic 4.093ns (39.319%)  route 6.317ns (60.681%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.622     5.143    u_command_controller/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  u_command_controller/r_ms10_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  u_command_controller/r_ms10_counter_reg[3]/Q
                         net (fo=26, routed)          1.118     6.680    u_command_controller/r_ms10_counter[3]
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.297     6.977 r  u_command_controller/uart_msg[32]_i_45/O
                         net (fo=2, routed)           0.425     7.402    u_command_controller/uart_msg[32]_i_45_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.526 r  u_command_controller/uart_msg[32]_i_49/O
                         net (fo=1, routed)           0.000     7.526    u_command_controller/uart_msg[32]_i_49_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.924 r  u_command_controller/uart_msg_reg[32]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.924    u_command_controller/uart_msg_reg[32]_i_16_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  u_command_controller/uart_msg_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.038    u_command_controller/uart_msg_reg[32]_i_4_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.260 f  u_command_controller/uart_msg_reg[35]_i_5/O[0]
                         net (fo=19, routed)          0.693     8.953    u_command_controller/uart_msg_reg[35]_i_5_n_7
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.299     9.252 r  u_command_controller/uart_msg[32]_i_63/O
                         net (fo=1, routed)           0.343     9.595    u_command_controller/uart_msg[32]_i_63_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.980 r  u_command_controller/uart_msg_reg[32]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.980    u_command_controller/uart_msg_reg[32]_i_34_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.314 r  u_command_controller/uart_msg_reg[32]_i_14/O[1]
                         net (fo=3, routed)           0.666    10.980    u_command_controller/uart_msg_reg[32]_i_14_n_6
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.303    11.283 r  u_command_controller/uart_msg[32]_i_12/O
                         net (fo=1, routed)           0.000    11.283    u_command_controller/uart_msg[32]_i_12_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.833 r  u_command_controller/uart_msg_reg[32]_i_2/CO[3]
                         net (fo=6, routed)           0.916    12.749    u_command_controller/uart_msg_reg[32]_i_2_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I4_O)        0.124    12.873 r  u_command_controller/uart_msg[34]_i_6_comp/O
                         net (fo=5, routed)           0.427    13.300    u_command_controller/uart_msg[34]_i_6_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    13.424 r  u_command_controller/uart_msg[34]_i_5/O
                         net (fo=1, routed)           0.594    14.018    u_command_controller/uart_msg[34]_i_5_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.124    14.142 r  u_command_controller/uart_msg[34]_i_3/O
                         net (fo=4, routed)           0.338    14.480    u_command_controller/uart_msg[34]_i_3_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.124    14.604 f  u_command_controller/uart_msg[35]_i_4/O
                         net (fo=1, routed)           0.797    15.401    u_command_controller/uart_msg[35]_i_4_n_0
    SLICE_X7Y31          LUT4 (Prop_lut4_I3_O)        0.152    15.553 r  u_command_controller/uart_msg[35]_i_1/O
                         net (fo=1, routed)           0.000    15.553    u_command_controller/uart_msg[35]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  u_command_controller/uart_msg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.507    14.848    u_command_controller/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  u_command_controller/uart_msg_reg[35]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.075    15.161    u_command_controller/uart_msg_reg[35]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -15.553    
  -------------------------------------------------------------------
                         slack                                 -0.392    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 u_command_controller/r_ms10_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/uart_msg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 4.065ns (39.269%)  route 6.287ns (60.731%))
  Logic Levels:           15  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.622     5.143    u_command_controller/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  u_command_controller/r_ms10_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  u_command_controller/r_ms10_counter_reg[3]/Q
                         net (fo=26, routed)          1.118     6.680    u_command_controller/r_ms10_counter[3]
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.297     6.977 r  u_command_controller/uart_msg[32]_i_45/O
                         net (fo=2, routed)           0.425     7.402    u_command_controller/uart_msg[32]_i_45_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.526 r  u_command_controller/uart_msg[32]_i_49/O
                         net (fo=1, routed)           0.000     7.526    u_command_controller/uart_msg[32]_i_49_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.924 r  u_command_controller/uart_msg_reg[32]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.924    u_command_controller/uart_msg_reg[32]_i_16_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  u_command_controller/uart_msg_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.038    u_command_controller/uart_msg_reg[32]_i_4_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.260 f  u_command_controller/uart_msg_reg[35]_i_5/O[0]
                         net (fo=19, routed)          0.693     8.953    u_command_controller/uart_msg_reg[35]_i_5_n_7
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.299     9.252 r  u_command_controller/uart_msg[32]_i_63/O
                         net (fo=1, routed)           0.343     9.595    u_command_controller/uart_msg[32]_i_63_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.980 r  u_command_controller/uart_msg_reg[32]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.980    u_command_controller/uart_msg_reg[32]_i_34_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.314 r  u_command_controller/uart_msg_reg[32]_i_14/O[1]
                         net (fo=3, routed)           0.666    10.980    u_command_controller/uart_msg_reg[32]_i_14_n_6
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.303    11.283 r  u_command_controller/uart_msg[32]_i_12/O
                         net (fo=1, routed)           0.000    11.283    u_command_controller/uart_msg[32]_i_12_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.833 r  u_command_controller/uart_msg_reg[32]_i_2/CO[3]
                         net (fo=6, routed)           0.916    12.749    u_command_controller/uart_msg_reg[32]_i_2_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I4_O)        0.124    12.873 r  u_command_controller/uart_msg[34]_i_6_comp/O
                         net (fo=5, routed)           0.427    13.300    u_command_controller/uart_msg[34]_i_6_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    13.424 f  u_command_controller/uart_msg[34]_i_5/O
                         net (fo=1, routed)           0.594    14.018    u_command_controller/uart_msg[34]_i_5_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.124    14.142 f  u_command_controller/uart_msg[34]_i_3/O
                         net (fo=4, routed)           0.518    14.660    u_command_controller/uart_msg[34]_i_3_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124    14.784 r  u_command_controller/uart_msg[35]_i_3/O
                         net (fo=3, routed)           0.587    15.371    u_command_controller/uart_msg[35]_i_3_n_0
    SLICE_X7Y31          LUT3 (Prop_lut3_I1_O)        0.124    15.495 r  u_command_controller/uart_msg[33]_i_1/O
                         net (fo=1, routed)           0.000    15.495    u_command_controller/uart_msg[33]_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  u_command_controller/uart_msg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.507    14.848    u_command_controller/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  u_command_controller/uart_msg_reg[33]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.029    15.115    u_command_controller/uart_msg_reg[33]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -15.495    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 u_command_controller/r_ms10_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/uart_msg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.040ns  (logic 4.065ns (40.486%)  route 5.975ns (59.514%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.622     5.143    u_command_controller/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  u_command_controller/r_ms10_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  u_command_controller/r_ms10_counter_reg[3]/Q
                         net (fo=26, routed)          1.118     6.680    u_command_controller/r_ms10_counter[3]
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.297     6.977 r  u_command_controller/uart_msg[32]_i_45/O
                         net (fo=2, routed)           0.425     7.402    u_command_controller/uart_msg[32]_i_45_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.526 r  u_command_controller/uart_msg[32]_i_49/O
                         net (fo=1, routed)           0.000     7.526    u_command_controller/uart_msg[32]_i_49_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.924 r  u_command_controller/uart_msg_reg[32]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.924    u_command_controller/uart_msg_reg[32]_i_16_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  u_command_controller/uart_msg_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.038    u_command_controller/uart_msg_reg[32]_i_4_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.260 f  u_command_controller/uart_msg_reg[35]_i_5/O[0]
                         net (fo=19, routed)          0.693     8.953    u_command_controller/uart_msg_reg[35]_i_5_n_7
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.299     9.252 r  u_command_controller/uart_msg[32]_i_63/O
                         net (fo=1, routed)           0.343     9.595    u_command_controller/uart_msg[32]_i_63_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.980 r  u_command_controller/uart_msg_reg[32]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.980    u_command_controller/uart_msg_reg[32]_i_34_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.314 r  u_command_controller/uart_msg_reg[32]_i_14/O[1]
                         net (fo=3, routed)           0.666    10.980    u_command_controller/uart_msg_reg[32]_i_14_n_6
    SLICE_X3Y32          LUT4 (Prop_lut4_I1_O)        0.303    11.283 r  u_command_controller/uart_msg[32]_i_12/O
                         net (fo=1, routed)           0.000    11.283    u_command_controller/uart_msg[32]_i_12_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.833 r  u_command_controller/uart_msg_reg[32]_i_2/CO[3]
                         net (fo=6, routed)           0.916    12.749    u_command_controller/uart_msg_reg[32]_i_2_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I4_O)        0.124    12.873 r  u_command_controller/uart_msg[34]_i_6_comp/O
                         net (fo=5, routed)           0.427    13.300    u_command_controller/uart_msg[34]_i_6_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    13.424 f  u_command_controller/uart_msg[34]_i_5/O
                         net (fo=1, routed)           0.594    14.018    u_command_controller/uart_msg[34]_i_5_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.124    14.142 f  u_command_controller/uart_msg[34]_i_3/O
                         net (fo=4, routed)           0.518    14.660    u_command_controller/uart_msg[34]_i_3_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124    14.784 r  u_command_controller/uart_msg[35]_i_3/O
                         net (fo=3, routed)           0.276    15.060    u_command_controller/uart_msg[35]_i_3_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124    15.184 r  u_command_controller/uart_msg[34]_i_1/O
                         net (fo=1, routed)           0.000    15.184    u_command_controller/uart_msg[34]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  u_command_controller/uart_msg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.510    14.851    u_command_controller/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  u_command_controller/uart_msg_reg[34]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.031    15.120    u_command_controller/uart_msg_reg[34]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -15.184    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 u_command_controller/r_ms10_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/uart_msg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 2.104ns (25.607%)  route 6.113ns (74.393%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.625     5.146    u_command_controller/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  u_command_controller/r_ms10_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  u_command_controller/r_ms10_counter_reg[9]/Q
                         net (fo=33, routed)          1.138     6.762    u_command_controller/r_ms10_counter[9]
    SLICE_X0Y26          LUT5 (Prop_lut5_I4_O)        0.326     7.088 r  u_command_controller/uart_msg[26]_i_24/O
                         net (fo=1, routed)           0.776     7.864    u_command_controller/uart_msg[26]_i_24_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I0_O)        0.326     8.190 f  u_command_controller/uart_msg[26]_i_16/O
                         net (fo=8, routed)           0.586     8.776    u_command_controller/uart_msg[26]_i_16_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.124     8.900 r  u_command_controller/uart_msg[26]_i_14/O
                         net (fo=8, routed)           0.500     9.399    u_command_controller/uart_msg[26]_i_14_n_0
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.150     9.549 r  u_command_controller/uart_msg[26]_i_6/O
                         net (fo=1, routed)           0.805    10.354    u_command_controller/uart_msg[26]_i_6_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I2_O)        0.328    10.682 r  u_command_controller/uart_msg[26]_i_2/O
                         net (fo=9, routed)           0.609    11.291    u_command_controller/uart_msg[26]_i_2_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124    11.415 r  u_command_controller/uart_msg[26]_i_4/O
                         net (fo=8, routed)           0.660    12.075    u_command_controller/uart_msg[26]_i_4_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I1_O)        0.124    12.199 r  u_command_controller/uart_msg[24]_i_2/O
                         net (fo=4, routed)           0.519    12.718    u_command_controller/uart_msg[24]_i_2_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.124    12.842 r  u_command_controller/uart_msg[17]_i_1/O
                         net (fo=1, routed)           0.521    13.363    u_command_controller/uart_msg[17]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  u_command_controller/uart_msg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.512    14.853    u_command_controller/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  u_command_controller/uart_msg_reg[17]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)       -0.081    15.011    u_command_controller/uart_msg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 u_command_controller/r_ms10_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/uart_msg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.773ns (45.571%)  route 4.506ns (54.429%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.626     5.147    u_command_controller/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  u_command_controller/r_ms10_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  u_command_controller/r_ms10_counter_reg[11]/Q
                         net (fo=84, routed)          1.097     6.700    u_command_controller/r_ms10_counter[11]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.153     6.853 r  u_command_controller/uart_msg[40]_i_46/O
                         net (fo=5, routed)           0.704     7.557    u_command_controller/uart_msg[40]_i_46_n_0
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.327     7.884 r  u_command_controller/uart_msg[40]_i_50/O
                         net (fo=1, routed)           0.000     7.884    u_command_controller/uart_msg[40]_i_50_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.282 r  u_command_controller/uart_msg_reg[40]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.282    u_command_controller/uart_msg_reg[40]_i_31_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.504 r  u_command_controller/uart_msg_reg[40]_i_36/O[0]
                         net (fo=3, routed)           0.783     9.287    u_command_controller/uart_msg_reg[40]_i_36_n_7
    SLICE_X0Y33          LUT3 (Prop_lut3_I0_O)        0.299     9.586 r  u_command_controller/uart_msg[40]_i_18/O
                         net (fo=1, routed)           0.000     9.586    u_command_controller/uart_msg[40]_i_18_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.166 r  u_command_controller/uart_msg_reg[40]_i_4/O[2]
                         net (fo=3, routed)           0.517    10.683    u_command_controller/uart_msg_reg[40]_i_4_n_5
    SLICE_X1Y33          LUT4 (Prop_lut4_I2_O)        0.302    10.985 r  u_command_controller/uart_msg[40]_i_10/O
                         net (fo=1, routed)           0.000    10.985    u_command_controller/uart_msg[40]_i_10_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.555 r  u_command_controller/uart_msg_reg[40]_i_3/CO[2]
                         net (fo=5, routed)           0.593    12.148    u_command_controller/uart_msg_reg[40]_i_3_n_1
    SLICE_X2Y31          LUT5 (Prop_lut5_I2_O)        0.313    12.461 f  u_command_controller/uart_msg[43]_i_3/O
                         net (fo=1, routed)           0.812    13.274    u_command_controller/uart_msg[43]_i_3_n_0
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.153    13.427 r  u_command_controller/uart_msg[43]_i_1/O
                         net (fo=1, routed)           0.000    13.427    u_command_controller/uart_msg[43]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  u_command_controller/uart_msg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.511    14.852    u_command_controller/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  u_command_controller/uart_msg_reg[43]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.118    15.209    u_command_controller/uart_msg_reg[43]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.427    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 u_command_controller/cmd_string_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/led_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 1.536ns (20.438%)  route 5.979ns (79.562%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.627     5.148    u_command_controller/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  u_command_controller/cmd_string_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_command_controller/cmd_string_reg[1][5]/Q
                         net (fo=2, routed)           1.117     6.783    u_command_controller/cmd_string_reg_n_0_[1][5]
    SLICE_X10Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.907 f  u_command_controller/uart_msg[192]_i_8/O
                         net (fo=1, routed)           0.653     7.561    u_command_controller/uart_msg[192]_i_8_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.124     7.685 f  u_command_controller/uart_msg[192]_i_7/O
                         net (fo=2, routed)           0.605     8.290    u_command_controller/uart_msg[192]_i_7_n_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I3_O)        0.124     8.414 f  u_command_controller/led[15]_i_17/O
                         net (fo=2, routed)           0.432     8.846    u_command_controller/led[15]_i_17_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.970 f  u_command_controller/led[15]_i_11/O
                         net (fo=2, routed)           0.565     9.535    u_command_controller/led[15]_i_11_n_0
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     9.659 r  u_command_controller/led[15]_i_4/O
                         net (fo=2, routed)           0.411    10.070    u_command_controller/led[15]_i_4_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  u_command_controller/led[15]_i_2/O
                         net (fo=17, routed)          0.314    10.508    u_command_controller/led119_out
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124    10.632 f  u_command_controller/led[15]_i_3/O
                         net (fo=6, routed)           0.819    11.451    u_command_controller/led[15]_i_3_n_0
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.150    11.601 r  u_command_controller/led[15]_i_1/O
                         net (fo=16, routed)          1.062    12.663    u_command_controller/led[15]_i_1_n_0
    SLICE_X15Y37         FDCE                                         r  u_command_controller/led_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.446    14.787    u_command_controller/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  u_command_controller/led_reg[15]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X15Y37         FDCE (Setup_fdce_C_CE)      -0.407    14.525    u_command_controller/led_reg[15]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -12.663    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 u_command_controller/cmd_string_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/led_reg[15]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 1.536ns (20.438%)  route 5.979ns (79.562%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.627     5.148    u_command_controller/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  u_command_controller/cmd_string_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_command_controller/cmd_string_reg[1][5]/Q
                         net (fo=2, routed)           1.117     6.783    u_command_controller/cmd_string_reg_n_0_[1][5]
    SLICE_X10Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.907 f  u_command_controller/uart_msg[192]_i_8/O
                         net (fo=1, routed)           0.653     7.561    u_command_controller/uart_msg[192]_i_8_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.124     7.685 f  u_command_controller/uart_msg[192]_i_7/O
                         net (fo=2, routed)           0.605     8.290    u_command_controller/uart_msg[192]_i_7_n_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I3_O)        0.124     8.414 f  u_command_controller/led[15]_i_17/O
                         net (fo=2, routed)           0.432     8.846    u_command_controller/led[15]_i_17_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.970 f  u_command_controller/led[15]_i_11/O
                         net (fo=2, routed)           0.565     9.535    u_command_controller/led[15]_i_11_n_0
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     9.659 r  u_command_controller/led[15]_i_4/O
                         net (fo=2, routed)           0.411    10.070    u_command_controller/led[15]_i_4_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  u_command_controller/led[15]_i_2/O
                         net (fo=17, routed)          0.314    10.508    u_command_controller/led119_out
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124    10.632 f  u_command_controller/led[15]_i_3/O
                         net (fo=6, routed)           0.819    11.451    u_command_controller/led[15]_i_3_n_0
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.150    11.601 r  u_command_controller/led[15]_i_1/O
                         net (fo=16, routed)          1.062    12.663    u_command_controller/led[15]_i_1_n_0
    SLICE_X15Y37         FDCE                                         r  u_command_controller/led_reg[15]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.446    14.787    u_command_controller/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  u_command_controller/led_reg[15]_lopt_replica/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X15Y37         FDCE (Setup_fdce_C_CE)      -0.407    14.525    u_command_controller/led_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -12.663    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 u_command_controller/cmd_string_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/led_reg[15]_lopt_replica_2/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 1.536ns (20.438%)  route 5.979ns (79.562%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.627     5.148    u_command_controller/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  u_command_controller/cmd_string_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  u_command_controller/cmd_string_reg[1][5]/Q
                         net (fo=2, routed)           1.117     6.783    u_command_controller/cmd_string_reg_n_0_[1][5]
    SLICE_X10Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.907 f  u_command_controller/uart_msg[192]_i_8/O
                         net (fo=1, routed)           0.653     7.561    u_command_controller/uart_msg[192]_i_8_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.124     7.685 f  u_command_controller/uart_msg[192]_i_7/O
                         net (fo=2, routed)           0.605     8.290    u_command_controller/uart_msg[192]_i_7_n_0
    SLICE_X9Y44          LUT4 (Prop_lut4_I3_O)        0.124     8.414 f  u_command_controller/led[15]_i_17/O
                         net (fo=2, routed)           0.432     8.846    u_command_controller/led[15]_i_17_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.970 f  u_command_controller/led[15]_i_11/O
                         net (fo=2, routed)           0.565     9.535    u_command_controller/led[15]_i_11_n_0
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.124     9.659 r  u_command_controller/led[15]_i_4/O
                         net (fo=2, routed)           0.411    10.070    u_command_controller/led[15]_i_4_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  u_command_controller/led[15]_i_2/O
                         net (fo=17, routed)          0.314    10.508    u_command_controller/led119_out
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124    10.632 f  u_command_controller/led[15]_i_3/O
                         net (fo=6, routed)           0.819    11.451    u_command_controller/led[15]_i_3_n_0
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.150    11.601 r  u_command_controller/led[15]_i_1/O
                         net (fo=16, routed)          1.062    12.663    u_command_controller/led[15]_i_1_n_0
    SLICE_X15Y37         FDCE                                         r  u_command_controller/led_reg[15]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.446    14.787    u_command_controller/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  u_command_controller/led_reg[15]_lopt_replica_2/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X15Y37         FDCE (Setup_fdce_C_CE)      -0.407    14.525    u_command_controller/led_reg[15]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -12.663    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 u_command_controller/r_ms10_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/uart_msg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 2.133ns (26.422%)  route 5.940ns (73.578%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.625     5.146    u_command_controller/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  u_command_controller/r_ms10_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  u_command_controller/r_ms10_counter_reg[9]/Q
                         net (fo=33, routed)          1.138     6.762    u_command_controller/r_ms10_counter[9]
    SLICE_X0Y26          LUT5 (Prop_lut5_I4_O)        0.326     7.088 r  u_command_controller/uart_msg[26]_i_24/O
                         net (fo=1, routed)           0.776     7.864    u_command_controller/uart_msg[26]_i_24_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I0_O)        0.326     8.190 f  u_command_controller/uart_msg[26]_i_16/O
                         net (fo=8, routed)           0.586     8.776    u_command_controller/uart_msg[26]_i_16_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.124     8.900 r  u_command_controller/uart_msg[26]_i_14/O
                         net (fo=8, routed)           0.500     9.399    u_command_controller/uart_msg[26]_i_14_n_0
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.150     9.549 r  u_command_controller/uart_msg[26]_i_6/O
                         net (fo=1, routed)           0.805    10.354    u_command_controller/uart_msg[26]_i_6_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I2_O)        0.328    10.682 f  u_command_controller/uart_msg[26]_i_2/O
                         net (fo=9, routed)           0.609    11.291    u_command_controller/uart_msg[26]_i_2_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124    11.415 f  u_command_controller/uart_msg[26]_i_4/O
                         net (fo=8, routed)           0.660    12.075    u_command_controller/uart_msg[26]_i_4_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I1_O)        0.124    12.199 f  u_command_controller/uart_msg[24]_i_2/O
                         net (fo=4, routed)           0.868    13.066    u_command_controller/uart_msg[24]_i_2_n_0
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.153    13.219 r  u_command_controller/uart_msg[24]_i_1/O
                         net (fo=1, routed)           0.000    13.219    u_command_controller/uart_msg[24]_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  u_command_controller/uart_msg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.510    14.851    u_command_controller/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  u_command_controller/uart_msg_reg[24]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.075    15.151    u_command_controller/uart_msg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -13.219    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 u_command_controller/r_ms10_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/uart_msg_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 2.104ns (26.116%)  route 5.952ns (73.884%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.625     5.146    u_command_controller/clk_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  u_command_controller/r_ms10_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  u_command_controller/r_ms10_counter_reg[9]/Q
                         net (fo=33, routed)          1.138     6.762    u_command_controller/r_ms10_counter[9]
    SLICE_X0Y26          LUT5 (Prop_lut5_I4_O)        0.326     7.088 r  u_command_controller/uart_msg[26]_i_24/O
                         net (fo=1, routed)           0.776     7.864    u_command_controller/uart_msg[26]_i_24_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I0_O)        0.326     8.190 r  u_command_controller/uart_msg[26]_i_16/O
                         net (fo=8, routed)           0.849     9.038    u_command_controller/uart_msg[26]_i_16_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.124     9.162 r  u_command_controller/uart_msg[26]_i_20/O
                         net (fo=3, routed)           0.438     9.600    u_command_controller/uart_msg[26]_i_20_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.124     9.724 r  u_command_controller/uart_msg[26]_i_18/O
                         net (fo=3, routed)           0.997    10.721    u_command_controller/uart_msg[26]_i_18_n_0
    SLICE_X1Y28          LUT3 (Prop_lut3_I0_O)        0.152    10.873 r  u_command_controller/uart_msg[26]_i_9/O
                         net (fo=1, routed)           0.433    11.307    u_command_controller/uart_msg[26]_i_9_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I0_O)        0.326    11.633 f  u_command_controller/uart_msg[26]_i_3/O
                         net (fo=4, routed)           0.604    12.237    u_command_controller/uart_msg[26]_i_3_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124    12.361 r  u_command_controller/uart_msg[27]_i_2/O
                         net (fo=2, routed)           0.718    13.079    u_command_controller/uart_msg[27]_i_2_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.124    13.203 r  u_command_controller/uart_msg[27]_i_1/O
                         net (fo=1, routed)           0.000    13.203    u_command_controller/uart_msg[27]_i_1_n_0
    SLICE_X6Y32          FDSE                                         r  u_command_controller/uart_msg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.509    14.850    u_command_controller/clk_IBUF_BUFG
    SLICE_X6Y32          FDSE                                         r  u_command_controller/uart_msg_reg[27]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X6Y32          FDSE (Setup_fdse_C_D)        0.077    15.152    u_command_controller/uart_msg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_command_controller/cmd_buffer_reg[19][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/cmd_string_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.295ns (58.281%)  route 0.211ns (41.719%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.567     1.450    u_command_controller/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  u_command_controller/cmd_buffer_reg[19][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  u_command_controller/cmd_buffer_reg[19][4]/Q
                         net (fo=4, routed)           0.143     1.734    u_command_controller/cmd_buffer_reg[19]_12[4]
    SLICE_X8Y51          LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  u_command_controller/cmd_string[2][4]_i_7/O
                         net (fo=2, routed)           0.068     1.847    u_command_controller/cmd_string[2][4]_i_7_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I3_O)        0.045     1.892 r  u_command_controller/cmd_string[6][4]_i_3/O
                         net (fo=1, routed)           0.000     1.892    u_command_controller/cmd_string[6][4]_i_3_n_0
    SLICE_X8Y51          MUXF7 (Prop_muxf7_I1_O)      0.064     1.956 r  u_command_controller/cmd_string_reg[6][4]_i_1/O
                         net (fo=1, routed)           0.000     1.956    u_command_controller/cmd_string_reg[6][4]_i_1_n_0
    SLICE_X8Y51          FDRE                                         r  u_command_controller/cmd_string_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.834     1.962    u_command_controller/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  u_command_controller/cmd_string_reg[6][4]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.134     1.852    u_command_controller/cmd_string_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_uart_controller/u_uart_rx/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/cmd_buffer_reg[22][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.871%)  route 0.288ns (67.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.594     1.477    u_uart_controller/u_uart_rx/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  u_uart_controller/u_uart_rx/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_uart_controller/u_uart_rx/data_out_reg[3]/Q
                         net (fo=35, routed)          0.288     1.906    u_command_controller/cmd_buffer_reg[1][7]_0[3]
    SLICE_X8Y48          FDRE                                         r  u_command_controller/cmd_buffer_reg[22][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.837     1.964    u_command_controller/clk_IBUF_BUFG
    SLICE_X8Y48          FDRE                                         r  u_command_controller/cmd_buffer_reg[22][3]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.076     1.796    u_command_controller/cmd_buffer_reg[22][3]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_command_controller/cmd_buffer_reg[9][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/cmd_string_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.295ns (53.438%)  route 0.257ns (46.562%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.594     1.477    u_command_controller/clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  u_command_controller/cmd_buffer_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_command_controller/cmd_buffer_reg[9][5]/Q
                         net (fo=4, routed)           0.145     1.763    u_command_controller/cmd_buffer_reg[9]_22[5]
    SLICE_X0Y50          LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  u_command_controller/cmd_string[2][5]_i_9/O
                         net (fo=2, routed)           0.112     1.920    u_command_controller/cmd_string[2][5]_i_9_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.965 r  u_command_controller/cmd_string[2][5]_i_3/O
                         net (fo=1, routed)           0.000     1.965    u_command_controller/cmd_string[2][5]_i_3_n_0
    SLICE_X2Y49          MUXF7 (Prop_muxf7_I1_O)      0.064     2.029 r  u_command_controller/cmd_string_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.000     2.029    u_command_controller/cmd_string_reg[2][5]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  u_command_controller/cmd_string_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.867     1.994    u_command_controller/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  u_command_controller/cmd_string_reg[2][5]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.134     1.884    u_command_controller/cmd_string_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_uart_controller/u_uart_rx/r_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_controller/u_uart_rx/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.593     1.476    u_uart_controller/u_uart_rx/clk_IBUF_BUFG
    SLICE_X1Y53          FDCE                                         r  u_uart_controller/u_uart_rx/r_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_uart_controller/u_uart_rx/r_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.110     1.727    u_uart_controller/u_uart_rx/r_data_reg_reg_n_0_[6]
    SLICE_X1Y52          FDCE                                         r  u_uart_controller/u_uart_rx/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.864     1.992    u_uart_controller/u_uart_rx/clk_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  u_uart_controller/u_uart_rx/data_out_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y52          FDCE (Hold_fdce_C_D)         0.070     1.563    u_uart_controller/u_uart_rx/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_uart_controller/u_uart_rx/r_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_controller/u_uart_rx/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.593     1.476    u_uart_controller/u_uart_rx/clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  u_uart_controller/u_uart_rx/r_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_uart_controller/u_uart_rx/r_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.110     1.727    u_uart_controller/u_uart_rx/r_data_reg_reg_n_0_[2]
    SLICE_X3Y55          FDCE                                         r  u_uart_controller/u_uart_rx/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.863     1.991    u_uart_controller/u_uart_rx/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  u_uart_controller/u_uart_rx/data_out_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.070     1.562    u_uart_controller/u_uart_rx/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_uart_controller/u_data_sender/tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_controller/u_uart_tx/r_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.591     1.474    u_uart_controller/u_data_sender/clk_IBUF_BUFG
    SLICE_X3Y34          FDCE                                         r  u_uart_controller/u_data_sender/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_uart_controller/u_data_sender/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.110     1.725    u_uart_controller/u_uart_tx/D[6]
    SLICE_X3Y35          FDCE                                         r  u_uart_controller/u_uart_tx/r_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.861     1.988    u_uart_controller/u_uart_tx/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  u_uart_controller/u_uart_tx/r_data_reg_reg[6]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y35          FDCE (Hold_fdce_C_D)         0.066     1.555    u_uart_controller/u_uart_tx/r_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_uart_controller/u_uart_rx/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/cmd_buffer_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.538%)  route 0.127ns (47.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.593     1.476    u_uart_controller/u_uart_rx/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  u_uart_controller/u_uart_rx/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_uart_controller/u_uart_rx/data_out_reg[7]/Q
                         net (fo=34, routed)          0.127     1.745    u_command_controller/cmd_buffer_reg[1][7]_0[7]
    SLICE_X3Y53          FDRE                                         r  u_command_controller/cmd_buffer_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.863     1.991    u_command_controller/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  u_command_controller/cmd_buffer_reg[3][7]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.072     1.564    u_command_controller/cmd_buffer_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_uart_controller/u_data_sender/tx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_controller/u_uart_tx/r_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.591     1.474    u_uart_controller/u_data_sender/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  u_uart_controller/u_data_sender/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  u_uart_controller/u_data_sender/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.101     1.739    u_uart_controller/u_uart_tx/D[2]
    SLICE_X1Y34          FDCE                                         r  u_uart_controller/u_uart_tx/r_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.860     1.987    u_uart_controller/u_uart_tx/clk_IBUF_BUFG
    SLICE_X1Y34          FDCE                                         r  u_uart_controller/u_uart_tx/r_data_reg_reg[2]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y34          FDCE (Hold_fdce_C_D)         0.070     1.558    u_uart_controller/u_uart_tx/r_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_uart_controller/u_uart_rx/r_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_controller/u_uart_rx/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.593     1.476    u_uart_controller/u_uart_rx/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  u_uart_controller/u_uart_rx/r_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  u_uart_controller/u_uart_rx/r_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     1.750    u_uart_controller/u_uart_rx/r_data_reg_reg_n_0_[0]
    SLICE_X3Y52          FDCE                                         r  u_uart_controller/u_uart_rx/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.864     1.992    u_uart_controller/u_uart_rx/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  u_uart_controller/u_uart_rx/data_out_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y52          FDCE (Hold_fdce_C_D)         0.070     1.563    u_uart_controller/u_uart_rx/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_uart_controller/u_uart_rx/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_command_controller/cmd_buffer_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.593     1.476    u_uart_controller/u_uart_rx/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  u_uart_controller/u_uart_rx/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_uart_controller/u_uart_rx/data_out_reg[4]/Q
                         net (fo=34, routed)          0.128     1.746    u_command_controller/cmd_buffer_reg[1][7]_0[4]
    SLICE_X3Y53          FDRE                                         r  u_command_controller/cmd_buffer_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.863     1.991    u_command_controller/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  u_command_controller/cmd_buffer_reg[3][4]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.066     1.558    u_command_controller/cmd_buffer_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y50   u_command_controller/cmd_buffer_reg[12][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43    u_command_controller/cmd_buffer_reg[12][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y51    u_command_controller/cmd_buffer_reg[12][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y45    u_command_controller/cmd_buffer_reg[12][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y51    u_command_controller/cmd_buffer_reg[12][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y50    u_command_controller/cmd_buffer_reg[13][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y50    u_command_controller/cmd_buffer_reg[13][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y50    u_command_controller/cmd_buffer_reg[13][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y50    u_command_controller/cmd_buffer_reg[13][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    u_command_controller/r_prev_btnL_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y37   u_command_controller/led_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y37   u_command_controller/led_reg[15]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y37   u_command_controller/led_reg[15]_lopt_replica_2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   u_command_controller/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y36   u_command_controller/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y36   u_command_controller/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y36   u_command_controller/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y36   u_command_controller/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   u_command_controller/r_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    u_command_controller/cmd_buffer_reg[12][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y44   u_command_controller/cmd_buffer_reg[14][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y53   u_command_controller/cmd_buffer_reg[14][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y53   u_command_controller/cmd_buffer_reg[14][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y53   u_command_controller/cmd_buffer_reg[14][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    u_command_controller/cmd_buffer_reg[14][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    u_command_controller/cmd_buffer_reg[14][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45    u_command_controller/cmd_buffer_reg[14][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    u_command_controller/cmd_buffer_reg[27][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    u_command_controller/cmd_buffer_reg[27][7]/C



