Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Dec 10 13:13:32 2018
| Host              : DESKTOP-M0UOV8J running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file BCEDN_TOP_clock_utilization_routed.rpt
| Design            : BCEDN_TOP
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Clock Region Cell Placement per Global Clock: Region X0Y0
23. Clock Region Cell Placement per Global Clock: Region X1Y0
24. Clock Region Cell Placement per Global Clock: Region X2Y0
25. Clock Region Cell Placement per Global Clock: Region X3Y0
26. Clock Region Cell Placement per Global Clock: Region X4Y0
27. Clock Region Cell Placement per Global Clock: Region X5Y0
28. Clock Region Cell Placement per Global Clock: Region X0Y1
29. Clock Region Cell Placement per Global Clock: Region X1Y1
30. Clock Region Cell Placement per Global Clock: Region X2Y1
31. Clock Region Cell Placement per Global Clock: Region X3Y1
32. Clock Region Cell Placement per Global Clock: Region X4Y1
33. Clock Region Cell Placement per Global Clock: Region X5Y1
34. Clock Region Cell Placement per Global Clock: Region X0Y2
35. Clock Region Cell Placement per Global Clock: Region X1Y2
36. Clock Region Cell Placement per Global Clock: Region X2Y2
37. Clock Region Cell Placement per Global Clock: Region X3Y2
38. Clock Region Cell Placement per Global Clock: Region X4Y2
39. Clock Region Cell Placement per Global Clock: Region X5Y2
40. Clock Region Cell Placement per Global Clock: Region X0Y3
41. Clock Region Cell Placement per Global Clock: Region X1Y3
42. Clock Region Cell Placement per Global Clock: Region X2Y3
43. Clock Region Cell Placement per Global Clock: Region X3Y3
44. Clock Region Cell Placement per Global Clock: Region X4Y3
45. Clock Region Cell Placement per Global Clock: Region X5Y3
46. Clock Region Cell Placement per Global Clock: Region X0Y4
47. Clock Region Cell Placement per Global Clock: Region X1Y4
48. Clock Region Cell Placement per Global Clock: Region X2Y4
49. Clock Region Cell Placement per Global Clock: Region X3Y4
50. Clock Region Cell Placement per Global Clock: Region X4Y4
51. Clock Region Cell Placement per Global Clock: Region X5Y4
52. Clock Region Cell Placement per Global Clock: Region X0Y5
53. Clock Region Cell Placement per Global Clock: Region X1Y5
54. Clock Region Cell Placement per Global Clock: Region X2Y5
55. Clock Region Cell Placement per Global Clock: Region X3Y5
56. Clock Region Cell Placement per Global Clock: Region X4Y5
57. Clock Region Cell Placement per Global Clock: Region X5Y5
58. Clock Region Cell Placement per Global Clock: Region X0Y6
59. Clock Region Cell Placement per Global Clock: Region X1Y6
60. Clock Region Cell Placement per Global Clock: Region X2Y6
61. Clock Region Cell Placement per Global Clock: Region X3Y6
62. Clock Region Cell Placement per Global Clock: Region X4Y6
63. Clock Region Cell Placement per Global Clock: Region X5Y6
64. Clock Region Cell Placement per Global Clock: Region X0Y7
65. Clock Region Cell Placement per Global Clock: Region X1Y7
66. Clock Region Cell Placement per Global Clock: Region X2Y7
67. Clock Region Cell Placement per Global Clock: Region X3Y7
68. Clock Region Cell Placement per Global Clock: Region X4Y7
69. Clock Region Cell Placement per Global Clock: Region X5Y7
70. Clock Region Cell Placement per Global Clock: Region X0Y8
71. Clock Region Cell Placement per Global Clock: Region X1Y8
72. Clock Region Cell Placement per Global Clock: Region X2Y8
73. Clock Region Cell Placement per Global Clock: Region X3Y8
74. Clock Region Cell Placement per Global Clock: Region X4Y8
75. Clock Region Cell Placement per Global Clock: Region X5Y8
76. Clock Region Cell Placement per Global Clock: Region X0Y9
77. Clock Region Cell Placement per Global Clock: Region X1Y9
78. Clock Region Cell Placement per Global Clock: Region X2Y9
79. Clock Region Cell Placement per Global Clock: Region X3Y9
80. Clock Region Cell Placement per Global Clock: Region X4Y9
81. Clock Region Cell Placement per Global Clock: Region X5Y9
82. Clock Region Cell Placement per Global Clock: Region X0Y10
83. Clock Region Cell Placement per Global Clock: Region X1Y10
84. Clock Region Cell Placement per Global Clock: Region X2Y10
85. Clock Region Cell Placement per Global Clock: Region X3Y10
86. Clock Region Cell Placement per Global Clock: Region X4Y10
87. Clock Region Cell Placement per Global Clock: Region X5Y10
88. Clock Region Cell Placement per Global Clock: Region X0Y11
89. Clock Region Cell Placement per Global Clock: Region X1Y11
90. Clock Region Cell Placement per Global Clock: Region X2Y11
91. Clock Region Cell Placement per Global Clock: Region X3Y11
92. Clock Region Cell Placement per Global Clock: Region X4Y11
93. Clock Region Cell Placement per Global Clock: Region X5Y11
94. Clock Region Cell Placement per Global Clock: Region X0Y12
95. Clock Region Cell Placement per Global Clock: Region X1Y12
96. Clock Region Cell Placement per Global Clock: Region X2Y12
97. Clock Region Cell Placement per Global Clock: Region X3Y12
98. Clock Region Cell Placement per Global Clock: Region X4Y12
99. Clock Region Cell Placement per Global Clock: Region X5Y12
100. Clock Region Cell Placement per Global Clock: Region X0Y13
101. Clock Region Cell Placement per Global Clock: Region X1Y13
102. Clock Region Cell Placement per Global Clock: Region X2Y13
103. Clock Region Cell Placement per Global Clock: Region X3Y13
104. Clock Region Cell Placement per Global Clock: Region X4Y13
105. Clock Region Cell Placement per Global Clock: Region X5Y13
106. Clock Region Cell Placement per Global Clock: Region X0Y14
107. Clock Region Cell Placement per Global Clock: Region X1Y14
108. Clock Region Cell Placement per Global Clock: Region X2Y14
109. Clock Region Cell Placement per Global Clock: Region X3Y14
110. Clock Region Cell Placement per Global Clock: Region X4Y14
111. Clock Region Cell Placement per Global Clock: Region X5Y14

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   14 |       720 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |       120 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       240 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       720 |   0 |            0 |      0 |
| MMCM       |    0 |        30 |   0 |            0 |      0 |
| PLL        |    0 |        60 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------+------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root  | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                  | Net                                                        |
+-----------+-----------+-----------------+------------+---------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------+------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X1Y194 | X4Y8         | X2Y7  |                   |                90 |       88409 |               1 |       20.000 | clk   | clkw_OBUF_BUFG_inst/O                                                       | clkw_OBUF_BUFG                                             |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y126 | X2Y5         | X2Y5  | n/a               |                 1 |           0 |            2440 |          n/a | n/a   | dc5_inst/dc_ctrl_inst/PE_dout_buffer[126]_i_1_bufg_place/O                  | dc5_inst/dc_ctrl_inst/fmap_out_shiftreg_en                 |
| g2        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y121 | X2Y5         | X2Y5  | n/a               |                 5 |           0 |            5642 |          n/a | n/a   | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1__2_bufg_place/O  | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g3        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y124 | X2Y5         | X2Y5  | n/a               |                11 |           0 |            2512 |          n/a | n/a   | dc6_inst/dc_ctrl_inst/PE_dout_buffer[62]_i_1_bufg_place/O                   | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en                 |
| g4        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y134 | X2Y5         | X2Y5  | n/a               |                 8 |           0 |            5646 |          n/a | n/a   | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1__3_bufg_place/O  | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g5        | src5      | BUFGCE/O        | None       | BUFGCE_X0Y240 | X2Y10        | X2Y10 | n/a               |                16 |           0 |            5654 |          n/a | n/a   | dc7_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1__4_bufg_place/O  | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en                  |
| g6        | src6      | BUFGCE/O        | None       | BUFGCE_X0Y241 | X2Y10        | X2Y10 | n/a               |                 4 |           0 |            2560 |          n/a | n/a   | dc7_inst/dc_ctrl_inst/PE_dout_buffer[30]_i_1_bufg_place/O                   | dc7_inst/dc_ctrl_inst/fmap_out_shiftreg_en                 |
| g7        | src7      | BUFGCE/O        | None       | BUFGCE_X0Y254 | X2Y10        | X2Y10 | n/a               |                16 |           0 |            5670 |          n/a | n/a   | dc8_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1__5_bufg_place/O  | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en                  |
| g8        | src8      | BUFGCE/O        | None       | BUFGCE_X0Y123 | X2Y5         | X2Y5  | n/a               |                12 |           0 |            2464 |          n/a | n/a   | ec1_inst/ec_ctrl_inst/shiftregs[0].fmap_buffer[0][127]_i_1_bufg_place/O     | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g9        | src9      | BUFGCE/O        | None       | BUFGCE_X0Y140 | X2Y5         | X2Y5  | n/a               |                19 |           0 |            9753 |          n/a | n/a   | ec2_inst/ec_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1_bufg_place/O     | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g10       | src10     | BUFGCE/O        | None       | BUFGCE_X0Y260 | X2Y10        | X2Y10 | n/a               |                14 |           0 |            9745 |          n/a | n/a   | ec3_inst/ec_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1__0_bufg_place/O  | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g11       | src11     | BUFGCE/O        | None       | BUFGCE_X1Y134 | X4Y5         | X4Y5  | n/a               |                10 |           0 |           11264 |          n/a | n/a   | ec4_inst/edc_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1__1_bufg_place/O | ec4_inst/edc_ctrl_inst/E[0]                                |
| g12       | src12     | BUFGCE/O        | None       | BUFGCE_X1Y123 | X4Y5         | X4Y5  | n/a               |                 6 |           0 |            2308 |          n/a | n/a   | ec4_inst/edc_ctrl_inst/PE_dout_buffer[254]_i_1_bufg_place/O                 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en                |
| g13       | src13     | BUFGCE/O        | None       | BUFGCE_X0Y152 | X2Y6         | X2Y6  | n/a               |                83 |           0 |           63031 |          n/a | n/a   | rst_dl_reg_n_0_BUFG_inst/O                                                  | rst_dl_reg_n_0_BUFG                                        |
+-----------+-----------+-----------------+------------+---------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------------------------------------+-----------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site           | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                                       | Net                                                                   |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------------------------------------+-----------------------------------------------------------------------+
| src0      | g0        | IBUFCTRL/O      | None       | IOB_X1Y444     | X4Y8         |           1 |               0 |              20.000 | clk          | clk_IBUF_inst/IBUFCTRL_INST/O                                    | clk_IBUF_inst/O                                                       |
| src1      | g1        | LUT6/O          | None       | SLICE_X81Y301  | X2Y5         |           1 |              96 |                     |              | dc5_inst/dc_ctrl_inst/PE_dout_buffer[126]_i_1/O                  | dc5_inst/dc_ctrl_inst/fmap_out_shiftreg_en_bufg_place                 |
| src2      | g2        | LUT3/O          | None       | SLICE_X83Y302  | X2Y5         |           1 |            1024 |                     |              | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1__2/O  | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511]_bufg_place |
| src3      | g3        | LUT4/O          | None       | SLICE_X74Y303  | X2Y5         |           1 |             224 |                     |              | dc6_inst/dc_ctrl_inst/PE_dout_buffer[62]_i_1/O                   | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en_bufg_place                 |
| src4      | g4        | LUT3/O          | None       | SLICE_X75Y305  | X2Y5         |           1 |            1024 |                     |              | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1__3/O  | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511]_bufg_place |
| src5      | g5        | LUT6/O          | None       | SLICE_X45Y602  | X1Y10        |           1 |            1024 |                     |              | dc7_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1__4/O  | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en_bufg_place                  |
| src6      | g6        | LUT6/O          | None       | SLICE_X45Y605  | X1Y10        |           1 |             480 |                     |              | dc7_inst/dc_ctrl_inst/PE_dout_buffer[30]_i_1/O                   | dc7_inst/dc_ctrl_inst/fmap_out_shiftreg_en_bufg_place                 |
| src7      | g7        | LUT6/O          | None       | SLICE_X84Y622  | X2Y10        |           1 |            1024 |                     |              | dc8_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1__5/O  | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en_bufg_place                  |
| src8      | g8        | LUT6/O          | None       | SLICE_X72Y302  | X2Y5         |           1 |             384 |                     |              | ec1_inst/ec_ctrl_inst/shiftregs[0].fmap_buffer[0][127]_i_1/O     | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en_bufg_place                  |
| src9      | g9        | LUT3/O          | None       | SLICE_X77Y306  | X2Y5         |           1 |            1536 |                     |              | ec2_inst/ec_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1/O     | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en_bufg_place                  |
| src10     | g10       | LUT6/O          | None       | SLICE_X70Y628  | X2Y10        |           1 |            1536 |                     |              | ec3_inst/ec_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1__0/O  | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en_bufg_place                  |
| src11     | g11       | LUT6/O          | None       | SLICE_X118Y307 | X4Y5         |           1 |               0 |                     |              | ec4_inst/edc_ctrl_inst/shiftregs[0].fmap_buffer[0][511]_i_1__1/O | ec4_inst/edc_ctrl_inst/E[0]_bufg_place                                |
| src12     | g12       | LUT6/O          | None       | SLICE_X118Y304 | X4Y5         |           1 |              32 |                     |              | ec4_inst/edc_ctrl_inst/PE_dout_buffer[254]_i_1/O                 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en_bufg_place                |
| src13     | g13       | FDRE/Q          | None       | SLICE_X93Y392  | X3Y6         |           1 |               0 |                     |              | rst_dl_reg_lopt_replica/Q                                        | Q_replN                                                               |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------------------------------------+-----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y0              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y0              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y0              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y0              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y1              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y1              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y1              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y1              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y2              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y2              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y2              |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y2              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y3              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    6 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y3              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y3              |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y3              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y4              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    7 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y4              |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y5              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y5              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y5              |    9 |    24 |    6 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y5              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y5              |    5 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y5              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y6              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y6              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y6              |    5 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y6              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y6              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y6              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y7              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y7              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y7              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y7              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y7              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y7              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y8              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y8              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y8              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y8              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y8              |    4 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y8              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y9              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y9              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y9              |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y9              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y9              |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y9              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y10             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y10             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y10             |    6 |    24 |    4 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y10             |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y10             |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y10             |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y11             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y11             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y11             |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y11             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y11             |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y11             |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y12             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y12             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y12             |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y12             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y12             |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y12             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y13             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y13             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y13             |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y13             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y13             |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y13             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y14             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y14             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y14             |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y14             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y14             |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y14             |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      3 |      24 |   1426 |   27840 |    462 |    6720 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y0              |      4 |      24 |    313 |   21120 |     47 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      5 |      24 |    369 |   29760 |      0 |    6720 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y0              |      5 |      24 |    704 |   21120 |      0 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y0              |      5 |      24 |   3884 |   26880 |    232 |    6240 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |      4 |      24 |   2844 |   24000 |    633 |    5760 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      3 |      24 |    604 |   29760 |      3 |    7680 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y1              |      4 |      24 |    662 |   23040 |      8 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y1              |      5 |      24 |   1095 |   31680 |    169 |    7680 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y1              |      4 |      24 |    910 |   23040 |    228 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      5 |      24 |   2061 |   28800 |     81 |    7200 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y1              |      3 |      24 |    405 |   25920 |    121 |    6720 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y2              |      3 |      24 |   1032 |   29760 |    231 |    7680 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y2              |      4 |      24 |    426 |   23040 |     26 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y2              |      5 |      24 |   1680 |   31680 |    286 |    7680 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y2              |      3 |      24 |   1239 |   23040 |    273 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      4 |      24 |    202 |   28800 |    110 |    7200 |     41 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y2              |      1 |      24 |      0 |   25920 |      0 |    6720 |     46 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      4 |      24 |   1174 |   29760 |    281 |    7680 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y3              |      5 |      24 |    948 |   23040 |    327 |    6240 |     22 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y3              |      6 |      24 |    823 |   31680 |    249 |    7680 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y3              |      3 |      24 |     32 |   23040 |      5 |    6240 |     22 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      4 |      24 |     17 |   28800 |      0 |    7200 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y3              |      1 |      24 |      6 |   25920 |      0 |    6720 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y4              |      4 |      24 |   3422 |   27840 |     96 |    6720 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y4              |      6 |      24 |    320 |   21120 |     36 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y4              |      7 |      24 |     10 |   29760 |      0 |    6720 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y4              |      2 |      24 |      2 |   21120 |      0 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      3 |      24 |    299 |   26880 |     34 |    6240 |     48 |      48 |      0 |      16 |     36 |      72 |      0 |       0 |      0 |       0 |
| X5Y4              |      2 |      24 |   1087 |   24000 |      0 |    5760 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      3 |      24 |    410 |   27840 |    154 |    6720 |     71 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y5              |      3 |      24 |    157 |   21120 |     56 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y5              |      9 |      24 |   2041 |   29760 |     36 |    6720 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y5              |      4 |      24 |    532 |   21120 |      0 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      5 |      24 |   2049 |   26880 |     48 |    6240 |     45 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y5              |      3 |      24 |   1513 |   24000 |      0 |    5760 |     40 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y6              |      3 |      24 |   1238 |   29760 |    171 |    7680 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y6              |      3 |      24 |    106 |   23040 |      3 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y6              |      5 |      24 |    173 |   31680 |      0 |    7680 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y6              |      3 |      24 |      4 |   23040 |      0 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      5 |      24 |   1695 |   28800 |      0 |    7200 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y6              |      4 |      24 |    928 |   25920 |     16 |    6720 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      3 |      24 |    119 |   29760 |      0 |    7680 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y7              |      5 |      24 |    896 |   23040 |      0 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y7              |      5 |      24 |    311 |   31680 |      0 |    7680 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y7              |      3 |      24 |    875 |   23040 |    126 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      5 |      24 |    858 |   28800 |      2 |    7200 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y7              |      4 |      24 |    394 |   25920 |      0 |    6720 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y8              |      3 |      24 |    171 |   29760 |      0 |    7680 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y8              |      4 |      24 |    854 |   23040 |      0 |    6240 |     24 |      24 |      0 |      16 |      1 |      72 |      0 |       0 |      0 |       0 |
| X2Y8              |      5 |      24 |    300 |   31680 |      0 |    7680 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y8              |      3 |      24 |   2778 |   23040 |    850 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      4 |      24 |   1121 |   28800 |     46 |    7200 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y8              |      3 |      24 |    224 |   25920 |      0 |    6720 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |      1 |      24 |      0 |   27840 |      0 |    6720 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y9              |      3 |      24 |    196 |   21120 |      0 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y9              |      4 |      24 |    271 |   29760 |      0 |    6720 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y9              |      3 |      24 |    306 |   21120 |      0 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      4 |      24 |   1043 |   26880 |      0 |    6240 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y9              |      3 |      24 |   3243 |   24000 |      0 |    5760 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y10             |      3 |      24 |    269 |   27840 |      0 |    6720 |     62 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y10             |      3 |      24 |    492 |   21120 |      6 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y10             |      6 |      24 |   1594 |   29760 |    480 |    6720 |     63 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y10             |      4 |      24 |    334 |   21120 |      0 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      4 |      24 |    661 |   26880 |      0 |    6240 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y10             |      1 |      24 |      0 |   24000 |      0 |    5760 |     39 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y11             |      3 |      24 |   1001 |   29760 |    158 |    7680 |     59 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y11             |      3 |      24 |    950 |   23040 |    283 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y11             |      5 |      24 |   1728 |   31680 |     80 |    7680 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y11             |      3 |      24 |    561 |   23040 |    267 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      3 |      24 |    686 |   28800 |    106 |    7200 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y11             |      1 |      24 |      0 |   25920 |      0 |    6720 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y12             |      3 |      24 |    391 |   29760 |     88 |    7680 |     62 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y12             |      3 |      24 |   1118 |   23040 |    277 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y12             |      4 |      24 |    340 |   31680 |    119 |    7680 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y12             |      3 |      24 |    531 |   23040 |    107 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y12             |      3 |      24 |    677 |   28800 |     15 |    7200 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y12             |      3 |      24 |     39 |   25920 |      0 |    6720 |     48 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y13             |      3 |      24 |    718 |   29760 |    200 |    7680 |     71 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y13             |      3 |      24 |    533 |   23040 |    152 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y13             |      4 |      24 |    333 |   31680 |     56 |    7680 |     64 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y13             |      3 |      24 |   1098 |   23040 |    370 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y13             |      3 |      24 |    193 |   28800 |      0 |    7200 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y13             |      3 |      24 |      1 |   25920 |      0 |    6720 |     47 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y14             |      3 |      24 |   1550 |   27840 |    204 |    6720 |     67 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y14             |      3 |      24 |    408 |   21120 |     78 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y14             |      4 |      24 |   2038 |   29760 |      0 |    6720 |     60 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y14             |      3 |      24 |    305 |   21120 |      0 |    5280 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y14             |      3 |      24 |    217 |   26880 |      0 |    6240 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y14             |      1 |      24 |      0 |   24000 |      0 |    5760 |     30 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 |
+-----+----+----+----+----+----+----+
| Y14 |  3 |  3 |  4 |  3 |  3 |  1 |
| Y13 |  3 |  3 |  4 |  3 |  3 |  3 |
| Y12 |  3 |  3 |  4 |  3 |  3 |  3 |
| Y11 |  3 |  3 |  5 |  3 |  3 |  1 |
| Y10 |  3 |  3 |  5 |  4 |  4 |  1 |
| Y9  |  1 |  3 |  4 |  3 |  4 |  3 |
| Y8  |  3 |  4 |  5 |  3 |  4 |  3 |
| Y7  |  3 |  5 |  5 |  3 |  5 |  4 |
| Y6  |  3 |  3 |  5 |  3 |  5 |  4 |
| Y5  |  3 |  3 |  5 |  4 |  5 |  3 |
| Y4  |  4 |  6 |  6 |  2 |  2 |  2 |
| Y3  |  4 |  5 |  5 |  3 |  3 |  1 |
| Y2  |  3 |  4 |  4 |  3 |  3 |  1 |
| Y1  |  3 |  4 |  5 |  4 |  4 |  3 |
| Y0  |  3 |  4 |  5 |  5 |  5 |  4 |
+-----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X3Y0              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y0              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X3Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y1              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X3Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X3Y3              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    7 |    24 | 29.17 |
| X3Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    5 |    24 | 20.83 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    9 |    24 | 37.50 |
| X3Y5              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X3Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y6              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    5 |    24 | 20.83 |
| X3Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    4 |    24 | 16.67 |
| X3Y8              |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y8              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X3Y9              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X3Y10             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X3Y11             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y12             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X3Y12             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y12             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y12             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y13             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X3Y13             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y13             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net            |
+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------+
| g0        | BUFGCE/O        | X4Y8              | clk   |      20.000 | {0.000 10.000} | X2Y7     |       84256 |        1 |              0 |        0 | clkw_OBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+-------+---------+-------+-----------+-------+
|     | X0    | X1    | X2      | X3    | X4        | X5    |
+-----+-------+-------+---------+-------+-----------+-------+
| Y14 |  1821 |   510 |    2098 |   329 |       265 |    30 |
| Y13 |   988 |   709 |     453 |  1492 |       241 |    48 |
| Y12 |   540 |  1419 |     531 |   662 |       740 |    87 |
| Y11 |  1218 |  1257 |    1880 |   852 |       840 |    48 |
| Y10 |   310 |   514 |    2137 |   358 |       709 |    39 |
| Y9  |    72 |   220 |     343 |   330 |      1091 |  3291 |
| Y8  |   243 |   879 |     372 |  3652 |  (D) 1216 |   272 |
| Y7  |   191 |   920 | (R) 383 |  1025 |       908 |   442 |
| Y6  |  1481 |   133 |     245 |    28 |      1743 |   992 |
| Y5  |   635 |   237 |    2149 |   556 |      2142 |  1551 |
| Y4  |  3590 |   380 |      82 |    26 |       417 |  1135 |
| Y3  |  1527 |  1297 |    1144 |    59 |        61 |    54 |
| Y2  |  1335 |   476 |    2038 |  1536 |       350 |    46 |
| Y1  |   679 |   694 |    1336 |  1162 |      2190 |   574 |
| Y0  |  1960 |   384 |     441 |   728 |      4164 |  3525 |
+-----+-------+-------+---------+-------+-----------+-------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
| g1        | BUFGCE/O        | X2Y5              |       |             |               | X2Y5     |        2440 |        0 |              0 |        0 | dc5_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+----+-----------+----+----+----+
|     | X0    | X1 | X2        | X3 | X4 | X5 |
+-----+-------+----+-----------+----+----+----+
| Y14 |     0 |  0 |         0 |  0 |  0 |  0 |
| Y13 |     0 |  0 |         0 |  0 |  0 |  0 |
| Y12 |     0 |  0 |         0 |  0 |  0 |  0 |
| Y11 |     0 |  0 |         0 |  0 |  0 |  0 |
| Y10 |     0 |  0 |         0 |  0 |  0 |  0 |
| Y9  |     0 |  0 |         0 |  0 |  0 |  0 |
| Y8  |     0 |  0 |         0 |  0 |  0 |  0 |
| Y7  |     0 |  0 |         0 |  0 |  0 |  0 |
| Y6  |     0 |  0 |         0 |  0 |  0 |  0 |
| Y5  |     0 |  0 | (R) (D) 0 |  0 |  0 |  0 |
| Y4  |  2440 |  0 |         0 |  0 |  0 |  0 |
| Y3  |     0 |  0 |         0 |  0 |  0 |  0 |
| Y2  |     0 |  0 |         0 |  0 |  0 |  0 |
| Y1  |     0 |  0 |         0 |  0 |  0 |  0 |
| Y0  |     0 |  0 |         0 |  0 |  0 |  0 |
+-----+-------+----+-----------+----+----+----+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g2        | BUFGCE/O        | X2Y5              |       |             |               | X2Y5     |        5642 |        0 |              0 |        0 | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----------+-----+-------+-------+
|     | X0 | X1 | X2        | X3  | X4    | X5    |
+-----+----+----+-----------+-----+-------+-------+
| Y14 |  0 |  0 |         0 |   0 |     0 |     0 |
| Y13 |  0 |  0 |         0 |   0 |     0 |     0 |
| Y12 |  0 |  0 |         0 |   0 |     0 |     0 |
| Y11 |  0 |  0 |         0 |   0 |     0 |     0 |
| Y10 |  0 |  0 |         0 |   0 |     0 |     0 |
| Y9  |  0 |  0 |         0 |   0 |     0 |     0 |
| Y8  |  0 |  0 |         0 |   0 |     0 |     0 |
| Y7  |  0 |  0 |         0 |   0 |     0 |     0 |
| Y6  |  0 |  0 |         0 |   0 |     0 |     0 |
| Y5  |  0 |  0 | (R) (D) 0 |   0 |     0 |     0 |
| Y4  |  0 |  0 |         0 |   0 |     0 |     0 |
| Y3  |  0 |  0 |         0 |   0 |     0 |     0 |
| Y2  |  0 |  0 |         0 |   0 |     0 |     0 |
| Y1  |  0 |  0 |         0 |   0 |   947 |   373 |
| Y0  |  0 |  0 |         0 |  12 |  1765 |  2545 |
+-----+----+----+-----------+-----+-------+-------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
| g3        | BUFGCE/O        | X2Y5              |       |             |               | X2Y5     |        2512 |        0 |              0 |        0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+------+--------------+------+----+----+
|     | X0 | X1   | X2           | X3   | X4 | X5 |
+-----+----+------+--------------+------+----+----+
| Y14 |  0 |    0 |            0 |    0 |  0 |  0 |
| Y13 |  0 |    0 |            0 |    0 |  0 |  0 |
| Y12 |  0 |    0 |            0 |    0 |  0 |  0 |
| Y11 |  0 |    0 |            0 |    0 |  0 |  0 |
| Y10 |  0 |    0 |            0 |    0 |  0 |  0 |
| Y9  |  0 |  129 |          122 |    0 |  0 |  0 |
| Y8  |  0 |   54 |            9 |    0 |  0 |  0 |
| Y7  |  0 |  221 |          220 |    0 |  0 |  0 |
| Y6  |  0 |    0 |          116 |    0 |  0 |  0 |
| Y5  |  0 |    0 | (R) (D) 1233 |  376 |  0 |  0 |
| Y4  |  0 |    3 |            0 |    0 |  0 |  0 |
| Y3  |  0 |   29 |            0 |    0 |  0 |  0 |
| Y2  |  0 |    0 |            0 |    0 |  0 |  0 |
| Y1  |  0 |    0 |            0 |    0 |  0 |  0 |
| Y0  |  0 |    0 |            0 |    0 |  0 |  0 |
+-----+----+------+--------------+------+----+----+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g4        | BUFGCE/O        | X2Y5              |       |             |               | X2Y5     |        5646 |        0 |              0 |        0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+------+-----------+----+----+----+
|     | X0    | X1   | X2        | X3 | X4 | X5 |
+-----+-------+------+-----------+----+----+----+
| Y14 |     0 |    0 |         0 |  0 |  0 |  0 |
| Y13 |     0 |    0 |         0 |  0 |  0 |  0 |
| Y12 |     0 |    0 |         0 |  0 |  0 |  0 |
| Y11 |     0 |    0 |         0 |  0 |  0 |  0 |
| Y10 |     0 |    0 |         0 |  0 |  0 |  0 |
| Y9  |     0 |    0 |         0 |  0 |  0 |  0 |
| Y8  |     0 |    0 |         0 |  0 |  0 |  0 |
| Y7  |     0 |    0 |         0 |  0 |  0 |  0 |
| Y6  |     0 |    0 |         0 |  0 |  0 |  0 |
| Y5  |     0 |    0 | (R) (D) 0 |  0 |  0 |  0 |
| Y4  |   982 |    0 |         0 |  0 |  0 |  0 |
| Y3  |  1115 |    0 |         0 |  0 |  0 |  0 |
| Y2  |  1017 |   29 |         0 |  0 |  0 |  0 |
| Y1  |   541 |  414 |         0 |  0 |  0 |  0 |
| Y0  |  1406 |  142 |         0 |  0 |  0 |  0 |
+-----+-------+------+-----------+----+----+----+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g5        | BUFGCE/O        | X2Y10             |       |             |               | X2Y10    |        5654 |        0 |              0 |        0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----+-----------+-------+------+----+
|     | X0 | X1  | X2        | X3    | X4   | X5 |
+-----+----+-----+-----------+-------+------+----+
| Y14 |  0 |   0 |         0 |     0 |    0 |  0 |
| Y13 |  0 |   0 |         0 |     0 |    0 |  0 |
| Y12 |  0 |   0 |         0 |     0 |    0 |  0 |
| Y11 |  0 |   0 |         0 |     0 |    0 |  0 |
| Y10 |  0 |   0 | (R) (D) 0 |     0 |    0 |  0 |
| Y9  |  0 |   0 |       139 |   306 |  128 |  0 |
| Y8  |  0 |   0 |       247 |  2765 |  354 |  0 |
| Y7  |  0 |  55 |        59 |   875 |  213 |  0 |
| Y6  |  0 |   0 |        32 |     3 |  107 |  0 |
| Y5  |  0 |   0 |       303 |    67 |    1 |  0 |
| Y4  |  0 |   0 |         0 |     0 |    0 |  0 |
| Y3  |  0 |   0 |         0 |     0 |    0 |  0 |
| Y2  |  0 |   0 |         0 |     0 |    0 |  0 |
| Y1  |  0 |   0 |         0 |     0 |    0 |  0 |
| Y0  |  0 |   0 |         0 |     0 |    0 |  0 |
+-----+----+-----+-----------+-------+------+----+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
| g6        | BUFGCE/O        | X2Y10             |       |             |               | X2Y10    |        2560 |        0 |              0 |        0 | dc7_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+--------------+------+------+----+
|     | X0 | X1 | X2           | X3   | X4   | X5 |
+-----+----+----+--------------+------+------+----+
| Y14 |  0 |  0 |            0 |    0 |    0 |  0 |
| Y13 |  0 |  0 |            0 |    0 |    0 |  0 |
| Y12 |  0 |  0 |            0 |    0 |    0 |  0 |
| Y11 |  0 |  0 |          850 |    0 |    0 |  0 |
| Y10 |  0 |  0 | (R) (D) 1264 |  322 |  124 |  0 |
| Y9  |  0 |  0 |            0 |    0 |    0 |  0 |
| Y8  |  0 |  0 |            0 |    0 |    0 |  0 |
| Y7  |  0 |  0 |            0 |    0 |    0 |  0 |
| Y6  |  0 |  0 |            0 |    0 |    0 |  0 |
| Y5  |  0 |  0 |            0 |    0 |    0 |  0 |
| Y4  |  0 |  0 |            0 |    0 |    0 |  0 |
| Y3  |  0 |  0 |            0 |    0 |    0 |  0 |
| Y2  |  0 |  0 |            0 |    0 |    0 |  0 |
| Y1  |  0 |  0 |            0 |    0 |    0 |  0 |
| Y0  |  0 |  0 |            0 |    0 |    0 |  0 |
+-----+----+----+--------------+------+------+----+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g7        | BUFGCE/O        | X2Y10             |       |             |               | X2Y10    |        5670 |        0 |              0 |        0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------------+-------+------+-----+
|     | X0 | X1 | X2          | X3    | X4   | X5  |
+-----+----+----+-------------+-------+------+-----+
| Y14 |  0 |  0 |           0 |   305 |  217 |   0 |
| Y13 |  0 |  0 |         111 |  1098 |  185 |   1 |
| Y12 |  0 |  0 |         116 |   505 |  655 |  37 |
| Y11 |  0 |  0 |         398 |   550 |  673 |   0 |
| Y10 |  0 |  0 | (R) (D) 270 |    12 |  537 |   0 |
| Y9  |  0 |  0 |           0 |     0 |    0 |   0 |
| Y8  |  0 |  0 |           0 |     0 |    0 |   0 |
| Y7  |  0 |  0 |           0 |     0 |    0 |   0 |
| Y6  |  0 |  0 |           0 |     0 |    0 |   0 |
| Y5  |  0 |  0 |           0 |     0 |    0 |   0 |
| Y4  |  0 |  0 |           0 |     0 |    0 |   0 |
| Y3  |  0 |  0 |           0 |     0 |    0 |   0 |
| Y2  |  0 |  0 |           0 |     0 |    0 |   0 |
| Y1  |  0 |  0 |           0 |     0 |    0 |   0 |
| Y0  |  0 |  0 |           0 |     0 |    0 |   0 |
+-----+----+----+-------------+-------+------+-----+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g8        | BUFGCE/O        | X2Y5              |       |             |               | X2Y5     |        2464 |        0 |              0 |        0 | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+------+-------------+----+----+----+
|     | X0   | X1   | X2          | X3 | X4 | X5 |
+-----+------+------+-------------+----+----+----+
| Y14 |    0 |    0 |           0 |  0 |  0 |  0 |
| Y13 |    0 |    0 |           0 |  0 |  0 |  0 |
| Y12 |    0 |    0 |           0 |  0 |  0 |  0 |
| Y11 |    0 |    0 |           0 |  0 |  0 |  0 |
| Y10 |    0 |    0 |           0 |  0 |  0 |  0 |
| Y9  |    0 |    0 |           0 |  0 |  0 |  0 |
| Y8  |   47 |  758 |          13 |  0 |  0 |  0 |
| Y7  |   82 |  508 |          16 |  0 |  0 |  0 |
| Y6  |  363 |   93 |           1 |  0 |  0 |  0 |
| Y5  |  306 |  144 | (R) (D) 133 |  0 |  0 |  0 |
| Y4  |    0 |    0 |           0 |  0 |  0 |  0 |
| Y3  |    0 |    0 |           0 |  0 |  0 |  0 |
| Y2  |    0 |    0 |           0 |  0 |  0 |  0 |
| Y1  |    0 |    0 |           0 |  0 |  0 |  0 |
| Y0  |    0 |    0 |           0 |  0 |  0 |  0 |
+-----+------+------+-------------+----+----+----+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g9        | BUFGCE/O        | X2Y5              |       |             |               | X2Y5     |        9753 |        0 |              0 |        0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+------+-----------+-------+------+----+
|     | X0 | X1   | X2        | X3    | X4   | X5 |
+-----+----+------+-----------+-------+------+----+
| Y14 |  0 |    0 |         0 |     0 |    0 |  0 |
| Y13 |  0 |    0 |         0 |     0 |    0 |  0 |
| Y12 |  0 |    0 |         0 |     0 |    0 |  0 |
| Y11 |  0 |    0 |         0 |     0 |    0 |  0 |
| Y10 |  0 |    0 |         0 |     0 |    0 |  0 |
| Y9  |  0 |    0 |         0 |     0 |    0 |  0 |
| Y8  |  0 |    0 |         0 |     0 |    0 |  0 |
| Y7  |  0 |    0 |         0 |     0 |    0 |  0 |
| Y6  |  0 |    0 |         0 |     0 |    0 |  0 |
| Y5  |  0 |    0 | (R) (D) 0 |     0 |    0 |  0 |
| Y4  |  0 |  317 |         9 |     0 |    0 |  0 |
| Y3  |  5 |  915 |       809 |    27 |    3 |  0 |
| Y2  |  0 |  388 |      1568 |  1082 |  196 |  0 |
| Y1  |  0 |  243 |      1093 |   903 |  922 |  0 |
| Y0  |  0 |  164 |       369 |   152 |  588 |  0 |
+-----+----+------+-----------+-------+------+----+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
| g10       | BUFGCE/O        | X2Y10             |       |             |               | X2Y10    |        9745 |        0 |              0 |        0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+-------+-----------+----+----+----+
|     | X0    | X1    | X2        | X3 | X4 | X5 |
+-----+-------+-------+-----------+----+----+----+
| Y14 |  1454 |   402 |      1636 |  0 |  0 |  0 |
| Y13 |   692 |   532 |       222 |  0 |  0 |  0 |
| Y12 |   385 |  1116 |       194 |  0 |  0 |  0 |
| Y11 |  1001 |   950 |       480 |  0 |  0 |  0 |
| Y10 |   239 |   442 | (R) (D) 0 |  0 |  0 |  0 |
| Y9  |     0 |     0 |         0 |  0 |  0 |  0 |
| Y8  |     0 |     0 |         0 |  0 |  0 |  0 |
| Y7  |     0 |     0 |         0 |  0 |  0 |  0 |
| Y6  |     0 |     0 |         0 |  0 |  0 |  0 |
| Y5  |     0 |     0 |         0 |  0 |  0 |  0 |
| Y4  |     0 |     0 |         0 |  0 |  0 |  0 |
| Y3  |     0 |     0 |         0 |  0 |  0 |  0 |
| Y2  |     0 |     0 |         0 |  0 |  0 |  0 |
| Y1  |     0 |     0 |         0 |  0 |  0 |  0 |
| Y0  |     0 |     0 |         0 |  0 |  0 |  0 |
+-----+-------+-------+-----------+----+----+----+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                         |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------+
| g11       | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |       11264 |        0 |              0 |        0 | ec4_inst/edc_ctrl_inst/E[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------------+-------+
|     | X0 | X1 | X2 | X3 | X4           | X5    |
+-----+----+----+----+----+--------------+-------+
| Y14 |  0 |  0 |  0 |  0 |            0 |     0 |
| Y13 |  0 |  0 |  0 |  0 |            0 |     0 |
| Y12 |  0 |  0 |  0 |  0 |            0 |     0 |
| Y11 |  0 |  0 |  0 |  0 |            0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |            0 |     0 |
| Y9  |  0 |  0 |  0 |  0 |          691 |  2938 |
| Y8  |  0 |  0 |  0 |  0 |          767 |   224 |
| Y7  |  0 |  0 |  0 |  0 |          645 |   376 |
| Y6  |  0 |  0 |  0 |  0 |         1588 |   921 |
| Y5  |  0 |  0 |  0 |  0 | (R) (D) 1651 |  1463 |
| Y4  |  0 |  0 |  0 |  0 |            0 |     0 |
| Y3  |  0 |  0 |  0 |  0 |            0 |     0 |
| Y2  |  0 |  0 |  0 |  0 |            0 |     0 |
| Y1  |  0 |  0 |  0 |  0 |            0 |     0 |
| Y0  |  0 |  0 |  0 |  0 |            0 |     0 |
+-----+----+----+----+----+--------------+-------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                         |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| g12       | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |        2308 |        0 |              0 |        0 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------+-----------+------+
|     | X0 | X1 | X2 | X3   | X4        | X5   |
+-----+----+----+----+------+-----------+------+
| Y14 |  0 |  0 |  0 |    0 |         0 |    0 |
| Y13 |  0 |  0 |  0 |    0 |         0 |    0 |
| Y12 |  0 |  0 |  0 |    0 |         0 |    0 |
| Y11 |  0 |  0 |  0 |    0 |         0 |    0 |
| Y10 |  0 |  0 |  0 |    0 |         0 |    0 |
| Y9  |  0 |  0 |  0 |    0 |         0 |    0 |
| Y8  |  0 |  0 |  0 |    0 |         0 |    0 |
| Y7  |  0 |  0 |  0 |    0 |         0 |    2 |
| Y6  |  0 |  0 |  0 |    0 |         0 |    2 |
| Y5  |  0 |  0 |  0 |    0 | (R) (D) 4 |    0 |
| Y4  |  0 |  0 |  0 |    0 |         0 |    0 |
| Y3  |  0 |  0 |  0 |    0 |         0 |    0 |
| Y2  |  0 |  0 |  0 |    0 |         0 |    0 |
| Y1  |  0 |  0 |  0 |    0 |         0 |    0 |
| Y0  |  0 |  0 |  0 |  540 |      1461 |  299 |
+-----+----+----+----+------+-----------+------+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
| g13       | BUFGCE/O        | X2Y6              |       |             |               | X2Y6     |       63031 |        0 |              0 |        0 | rst_dl_reg_n_0_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+------+-------------+-------+-------+-------+
|     | X0    | X1   | X2          | X3    | X4    | X5    |
+-----+-------+------+-------------+-------+-------+-------+
| Y14 |  1346 |  330 |        2038 |   305 |   217 |     0 |
| Y13 |   505 |  381 |         277 |   728 |   193 |     1 |
| Y12 |   298 |  841 |         193 |   400 |   642 |    37 |
| Y11 |   843 |  667 |        1648 |   284 |   568 |     0 |
| Y10 |   253 |  460 |        1525 |   334 |   661 |     0 |
| Y9  |     0 |  196 |         261 |   306 |  1022 |  3243 |
| Y8  |   126 |  852 |         269 |  1915 |  1075 |   224 |
| Y7  |    90 |  882 |         311 |   749 |   856 |   378 |
| Y6  |  1038 |   99 | (R) (D) 163 |     3 |  1695 |   921 |
| Y5  |   237 |   89 |        1899 |   532 |  1988 |  1496 |
| Y4  |  3414 |  317 |          10 |     0 |   217 |   990 |
| Y3  |   892 |  796 |         560 |    27 |    17 |     0 |
| Y2  |   801 |  400 |        1394 |   966 |    92 |     0 |
| Y1  |   556 |  654 |         926 |   682 |  1980 |   284 |
| Y0  |   964 |  266 |         369 |   704 |  3652 |  2211 |
+-----+-------+------+-------------+-------+-------+-------+


22. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1960 |               0 | 1426 |    462 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g4        | 14    | BUFGCE/O        | None       |           0 |            1406 | 1406 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g13       | 8     | BUFGCE/O        | None       |           0 |             964 |  964 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


23. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         384 |               0 | 313 |     47 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g4        | 14    | BUFGCE/O        | None       |           0 |             142 | 142 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |             164 | 164 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             266 | 266 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


24. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         441 |               0 | 369 |      0 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g2+       | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g4+       | 14    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |             369 | 369 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             369 | 369 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


25. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         728 |               0 | 704 |      0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g2        | 1     | BUFGCE/O        | None       |           0 |              12 |  12 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |             152 | 152 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g12       | 3     | BUFGCE/O        | None       |           0 |             540 | 540 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en                |
| g13       | 8     | BUFGCE/O        | None       |           0 |             704 | 704 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


26. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        4164 |               0 | 3884 |    232 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g2        | 1     | BUFGCE/O        | None       |           0 |            1765 | 1765 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |             588 |  588 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g12       | 3     | BUFGCE/O        | None       |           0 |            1461 | 1461 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en                |
| g13       | 8     | BUFGCE/O        | None       |           0 |            3652 | 3652 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        3525 |               0 | 2844 |    633 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g2        | 1     | BUFGCE/O        | None       |           0 |            2545 | 2545 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g12       | 3     | BUFGCE/O        | None       |           0 |             299 |  299 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en                |
| g13       | 8     | BUFGCE/O        | None       |           0 |            2211 | 2211 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


28. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         679 |               0 | 604 |      3 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g4        | 14    | BUFGCE/O        | None       |           0 |             541 | 541 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g13       | 8     | BUFGCE/O        | None       |           0 |             556 | 556 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         694 |               0 | 662 |      8 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g4        | 14    | BUFGCE/O        | None       |           0 |             414 | 414 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |             243 | 243 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             654 | 654 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1336 |               0 | 1095 |    169 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g2+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g4+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |            1093 | 1093 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             926 |  926 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


31. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1162 |               0 | 910 |    228 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g2+       | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |             903 | 903 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             682 | 682 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


32. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        2190 |               0 | 2061 |     81 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g2        | 1     | BUFGCE/O        | None       |           0 |             947 |  947 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |             922 |  922 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g12+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en                |
| g13       | 8     | BUFGCE/O        | None       |           0 |            1980 | 1980 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


33. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         574 |               0 | 405 |    121 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g2        | 1     | BUFGCE/O        | None       |           0 |             373 | 373 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g13       | 8     | BUFGCE/O        | None       |           0 |             284 | 284 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1335 |               0 | 1032 |    231 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g4        | 14    | BUFGCE/O        | None       |           0 |            1017 | 1017 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g13       | 8     | BUFGCE/O        | None       |           0 |             801 |  801 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


35. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         476 |               0 | 426 |     26 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g4        | 14    | BUFGCE/O        | None       |           0 |              29 |  29 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |             388 | 388 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             400 | 400 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


36. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        2038 |               0 | 1680 |    286 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g2+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g4+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |            1568 | 1568 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g13       | 8     | BUFGCE/O        | None       |           0 |            1394 | 1394 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


37. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1536 |               0 | 1239 |    273 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g9        | 20    | BUFGCE/O        | None       |           0 |            1082 | 1082 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             966 |  966 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


38. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         350 |               0 | 202 |    110 |   38 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                              |
| g9        | 20    | BUFGCE/O        | None       |           0 |             196 | 196 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en   |
| g12+      | 3     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |              92 |  92 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


39. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
| g0        | 2     | BUFGCE/O        | None       |          46 |               0 |  0 |      0 |   46 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1527 |               0 | 1174 |    281 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g4        | 14    | BUFGCE/O        | None       |           0 |            1115 | 1115 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |               5 |    5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             892 |  892 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1297 |               0 | 948 |    327 |   22 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g3        | 4     | BUFGCE/O        | None       |           0 |              29 |  29 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en                 |
| g4+       | 14    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |             915 | 915 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             796 | 796 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


42. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1144 |               0 | 823 |    249 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g2+       | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g3+       | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en                 |
| g4+       | 14    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |             809 | 809 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             560 | 560 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


43. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          59 |               0 | 32 |      5 |   22 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g9        | 20    | BUFGCE/O        | None       |           0 |              27 | 27 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |              27 | 27 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


44. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          61 |               0 | 17 |      0 |   44 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                              |
| g9        | 20    | BUFGCE/O        | None       |           0 |               3 |  3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en   |
| g12+      | 3     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |              17 | 17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


45. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
| g0        | 2     | BUFGCE/O        | None       |          54 |               0 |  6 |      0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


46. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        3590 |               0 | 3422 |     96 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g1        | 6     | BUFGCE/O        | None       |           0 |            2440 | 2440 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/fmap_out_shiftreg_en                 |
| g4        | 14    | BUFGCE/O        | None       |           0 |             982 |  982 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g13       | 8     | BUFGCE/O        | None       |           0 |            3414 | 3414 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         380 |               0 | 320 |     36 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g1+       | 6     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/fmap_out_shiftreg_en                 |
| g3        | 4     | BUFGCE/O        | None       |           0 |               3 |   3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en                 |
| g4+       | 14    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |             317 | 317 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             317 | 317 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


48. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          82 |               0 | 10 |      0 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g1+       | 6     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/fmap_out_shiftreg_en                 |
| g2+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g3+       | 4     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en                 |
| g4+       | 14    | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g9        | 20    | BUFGCE/O        | None       |           0 |               9 |  9 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g13       | 8     | BUFGCE/O        | None       |           0 |              10 | 10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------+
| g0        | 2     | BUFGCE/O        | None       |          26 |               0 |  2 |      0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG      |
| g13+      | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


50. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         417 |               0 | 299 |     34 |   48 |    0 |  36 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                              |
| g12+      | 3     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             217 | 215 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


51. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------+
| g0        | 2     | BUFGCE/O        | None       |        1135 |               0 | 1087 |      0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG      |
| g13       | 8     | BUFGCE/O        | None       |           0 |             990 |  990 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


52. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         635 |               0 | 410 |    154 |   71 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g8        | 3     | BUFGCE/O        | None       |           0 |             306 | 306 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             237 | 237 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


53. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         237 |               0 | 157 |     56 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g8        | 3     | BUFGCE/O        | None       |           0 |             144 | 144 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |              89 |  89 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


54. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        2149 |               0 | 2041 |     36 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                                             |
| g1+       | 6     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/fmap_out_shiftreg_en                 |
| g2+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc5_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g3        | 4     | BUFGCE/O        | None       |           0 |            1233 | 1233 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en                 |
| g4+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/shiftregs[0].fmap_buffer_reg[0][511] |
| g5        | 0     | BUFGCE/O        | None       |           0 |             303 |  303 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en                  |
| g8        | 3     | BUFGCE/O        | None       |           0 |             133 |  133 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g9+       | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec2_inst/ec_ctrl_inst/fmap_in_shiftreg_en                  |
| g13       | 8     | BUFGCE/O        | None       |           0 |            1899 | 1778 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         556 |               0 | 532 |      0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                             |
| g3        | 4     | BUFGCE/O        | None       |           0 |             376 | 376 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
| g5        | 0     | BUFGCE/O        | None       |           0 |              67 |  67 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             532 | 526 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


56. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        2142 |               0 | 2049 |     48 |   45 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                              |
| g5        | 0     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en   |
| g11       | 14    | BUFGCE/O        | None       |           0 |            1651 | 1651 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/E[0]                 |
| g12       | 3     | BUFGCE/O        | None       |           0 |               4 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |            1988 | 1960 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


57. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1551 |               0 | 1513 |      0 |   38 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG              |
| g11       | 14    | BUFGCE/O        | None       |           0 |            1463 | 1463 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/E[0] |
| g13       | 8     | BUFGCE/O        | None       |           0 |            1496 | 1463 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


58. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1481 |               0 | 1238 |    171 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g8        | 3     | BUFGCE/O        | None       |           0 |             363 |  363 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |            1038 | 1038 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         133 |               0 | 106 |      3 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g8        | 3     | BUFGCE/O        | None       |           0 |              93 |  93 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |              99 |  99 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


60. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         245 |               0 | 173 |      0 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                             |
| g3        | 4     | BUFGCE/O        | None       |           0 |             116 | 116 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
| g5        | 0     | BUFGCE/O        | None       |           0 |              32 |  32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en  |
| g8        | 3     | BUFGCE/O        | None       |           0 |               1 |   1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             163 | 163 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


61. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          28 |               0 |  4 |      0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g5        | 0     | BUFGCE/O        | None       |           0 |               3 |  3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |               3 |  3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


62. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1743 |               0 | 1695 |      0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                              |
| g5        | 0     | BUFGCE/O        | None       |           0 |             107 |  107 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en   |
| g11       | 14    | BUFGCE/O        | None       |           0 |            1588 | 1588 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/E[0]                 |
| g12+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |            1695 | 1695 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


63. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         992 |               0 | 928 |     16 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                              |
| g11       | 14    | BUFGCE/O        | None       |           0 |             921 | 921 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/E[0]                 |
| g12       | 3     | BUFGCE/O        | None       |           0 |               2 |   2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             921 | 921 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


64. Clock Region Cell Placement per Global Clock: Region X0Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         191 |               0 | 119 |      0 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g8        | 3     | BUFGCE/O        | None       |           0 |              82 |  82 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |              90 |  90 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


65. Clock Region Cell Placement per Global Clock: Region X1Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         920 |               0 | 896 |      0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                             |
| g3        | 4     | BUFGCE/O        | None       |           0 |             221 | 221 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
| g5        | 0     | BUFGCE/O        | None       |           0 |              55 |  55 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en  |
| g8        | 3     | BUFGCE/O        | None       |           0 |             508 | 508 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             882 | 882 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


66. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         383 |               0 | 311 |      0 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                             |
| g3        | 4     | BUFGCE/O        | None       |           0 |             220 | 220 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
| g5        | 0     | BUFGCE/O        | None       |           0 |              59 |  59 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en  |
| g8        | 3     | BUFGCE/O        | None       |           0 |              16 |  16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             311 | 311 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


67. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1025 |               0 | 875 |    126 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g5        | 0     | BUFGCE/O        | None       |           0 |             875 | 875 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             749 | 749 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


68. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         908 |               0 | 858 |      2 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                              |
| g5        | 0     | BUFGCE/O        | None       |           0 |             213 | 213 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en   |
| g11       | 14    | BUFGCE/O        | None       |           0 |             645 | 645 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/E[0]                 |
| g12+      | 3     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             856 | 856 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


69. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         442 |               0 | 394 |      0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                              |
| g11       | 14    | BUFGCE/O        | None       |           0 |             376 | 376 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/E[0]                 |
| g12       | 3     | BUFGCE/O        | None       |           0 |               2 |   2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/fmap_out_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             378 | 378 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


70. Clock Region Cell Placement per Global Clock: Region X0Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         243 |               0 | 171 |      0 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g8        | 3     | BUFGCE/O        | None       |           0 |              47 |  47 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             126 | 126 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


71. Clock Region Cell Placement per Global Clock: Region X1Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         879 |               0 | 854 |      0 |   24 |    0 |   1 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                             |
| g3        | 4     | BUFGCE/O        | None       |           0 |              54 |  54 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
| g8        | 3     | BUFGCE/O        | None       |           0 |             758 | 758 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             852 | 852 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


72. Clock Region Cell Placement per Global Clock: Region X2Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         372 |               0 | 300 |      0 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                             |
| g3        | 4     | BUFGCE/O        | None       |           0 |               9 |   9 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
| g5        | 0     | BUFGCE/O        | None       |           0 |             247 | 247 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en  |
| g8        | 3     | BUFGCE/O        | None       |           0 |              13 |  13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec1_inst/ec_ctrl_inst/fmap_in_shiftreg_en  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             269 | 269 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


73. Clock Region Cell Placement per Global Clock: Region X3Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        3652 |               0 | 2778 |    850 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g5        | 0     | BUFGCE/O        | None       |           0 |            2765 | 2765 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |            1915 | 1915 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


74. Clock Region Cell Placement per Global Clock: Region X4Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1215 |               1 | 1121 |     46 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g5        | 0     | BUFGCE/O        | None       |           0 |             354 |  354 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g11       | 14    | BUFGCE/O        | None       |           0 |             767 |  767 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/E[0]               |
| g13       | 8     | BUFGCE/O        | None       |           0 |            1075 | 1075 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


75. Clock Region Cell Placement per Global Clock: Region X5Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------+
| g0        | 2     | BUFGCE/O        | None       |         272 |               0 | 224 |      0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG              |
| g11       | 14    | BUFGCE/O        | None       |           0 |             224 | 224 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/E[0] |
| g13       | 8     | BUFGCE/O        | None       |           0 |             224 | 224 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


76. Clock Region Cell Placement per Global Clock: Region X0Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
| g0        | 2     | BUFGCE/O        | None       |          72 |               0 |  0 |      0 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


77. Clock Region Cell Placement per Global Clock: Region X1Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         220 |               0 | 196 |      0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                             |
| g3        | 4     | BUFGCE/O        | None       |           0 |             129 | 129 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             196 | 196 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


78. Clock Region Cell Placement per Global Clock: Region X2Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         343 |               0 | 271 |      0 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                             |
| g3        | 4     | BUFGCE/O        | None       |           0 |             122 | 122 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc6_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
| g5        | 0     | BUFGCE/O        | None       |           0 |             139 | 139 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             261 | 261 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


79. Clock Region Cell Placement per Global Clock: Region X3Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         330 |               0 | 306 |      0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g5        | 0     | BUFGCE/O        | None       |           0 |             306 | 306 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             306 | 306 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


80. Clock Region Cell Placement per Global Clock: Region X4Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1091 |               0 | 1043 |      0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g5        | 0     | BUFGCE/O        | None       |           0 |             128 |  128 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g11       | 14    | BUFGCE/O        | None       |           0 |             691 |  691 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/E[0]               |
| g13       | 8     | BUFGCE/O        | None       |           0 |            1022 | 1022 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


81. Clock Region Cell Placement per Global Clock: Region X5Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------+
| g0        | 2     | BUFGCE/O        | None       |        3291 |               0 | 3243 |      0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG              |
| g11       | 14    | BUFGCE/O        | None       |           0 |            2938 | 2938 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec4_inst/edc_ctrl_inst/E[0] |
| g13       | 8     | BUFGCE/O        | None       |           0 |            3243 | 3243 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


82. Clock Region Cell Placement per Global Clock: Region X0Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         310 |               0 | 269 |      0 |   41 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g10       | 20    | BUFGCE/O        | None       |           0 |             239 | 239 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             253 | 253 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


83. Clock Region Cell Placement per Global Clock: Region X1Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         514 |               0 | 492 |      6 |   16 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g10       | 20    | BUFGCE/O        | None       |           0 |             442 | 442 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             460 | 455 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


84. Clock Region Cell Placement per Global Clock: Region X2Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        2137 |               0 | 1594 |    480 |   63 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                             |
| g5+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_in_shiftreg_en  |
| g6        | 1     | BUFGCE/O        | None       |           0 |            1264 | 1264 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
| g7        | 14    | BUFGCE/O        | None       |           0 |             270 |  270 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en  |
| g10+      | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en  |
| g13       | 8     | BUFGCE/O        | None       |           0 |            1525 | 1519 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


85. Clock Region Cell Placement per Global Clock: Region X3Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         358 |               0 | 334 |      0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                             |
| g6        | 1     | BUFGCE/O        | None       |           0 |             322 | 322 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
| g7        | 14    | BUFGCE/O        | None       |           0 |              12 |  12 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             334 | 334 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


86. Clock Region Cell Placement per Global Clock: Region X4Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         709 |               0 | 661 |      0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                             |
| g6        | 1     | BUFGCE/O        | None       |           0 |             124 | 124 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
| g7        | 14    | BUFGCE/O        | None       |           0 |             537 | 537 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en  |
| g13       | 8     | BUFGCE/O        | None       |           0 |             661 | 661 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


87. Clock Region Cell Placement per Global Clock: Region X5Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
| g0        | 2     | BUFGCE/O        | None       |          39 |               0 |  0 |      0 |   39 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


88. Clock Region Cell Placement per Global Clock: Region X0Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1218 |               0 | 1001 |    158 |   59 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g10       | 20    | BUFGCE/O        | None       |           0 |            1001 | 1001 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             843 |  843 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


89. Clock Region Cell Placement per Global Clock: Region X1Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1257 |               0 | 950 |    283 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g10       | 20    | BUFGCE/O        | None       |           0 |             950 | 950 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             667 | 667 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


90. Clock Region Cell Placement per Global Clock: Region X2Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1880 |               0 | 1728 |     80 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                             |
| g6        | 1     | BUFGCE/O        | None       |           0 |             850 |  850 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc7_inst/dc_ctrl_inst/fmap_out_shiftreg_en |
| g7        | 14    | BUFGCE/O        | None       |           0 |             398 |  398 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en  |
| g10       | 20    | BUFGCE/O        | None       |           0 |             480 |  480 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en  |
| g13       | 8     | BUFGCE/O        | None       |           0 |            1648 | 1648 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


91. Clock Region Cell Placement per Global Clock: Region X3Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         852 |               0 | 561 |    267 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g7        | 14    | BUFGCE/O        | None       |           0 |             550 | 550 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             284 | 284 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


92. Clock Region Cell Placement per Global Clock: Region X4Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         840 |               0 | 686 |    106 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g7        | 14    | BUFGCE/O        | None       |           0 |             673 | 673 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             568 | 568 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


93. Clock Region Cell Placement per Global Clock: Region X5Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
| g0        | 2     | BUFGCE/O        | None       |          48 |               0 |  0 |      0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


94. Clock Region Cell Placement per Global Clock: Region X0Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         540 |               0 | 391 |     88 |   61 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g10       | 20    | BUFGCE/O        | None       |           0 |             385 | 385 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             298 | 298 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


95. Clock Region Cell Placement per Global Clock: Region X1Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1419 |               0 | 1118 |    277 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g10       | 20    | BUFGCE/O        | None       |           0 |            1116 | 1116 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             841 |  841 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


96. Clock Region Cell Placement per Global Clock: Region X2Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         531 |               0 | 340 |    119 |   72 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g7        | 14    | BUFGCE/O        | None       |           0 |             116 | 116 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g10       | 20    | BUFGCE/O        | None       |           0 |             194 | 194 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             193 | 193 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


97. Clock Region Cell Placement per Global Clock: Region X3Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         662 |               0 | 531 |    107 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g7        | 14    | BUFGCE/O        | None       |           0 |             505 | 505 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             400 | 400 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


98. Clock Region Cell Placement per Global Clock: Region X4Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         740 |               0 | 677 |     15 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g7        | 14    | BUFGCE/O        | None       |           0 |             655 | 655 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             642 | 642 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


99. Clock Region Cell Placement per Global Clock: Region X5Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          87 |               0 | 39 |      0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g7        | 14    | BUFGCE/O        | None       |           0 |              37 | 37 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |              37 | 37 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


100. Clock Region Cell Placement per Global Clock: Region X0Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         988 |               0 | 718 |    200 |   70 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g10       | 20    | BUFGCE/O        | None       |           0 |             692 | 692 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             505 | 505 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


101. Clock Region Cell Placement per Global Clock: Region X1Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         709 |               0 | 533 |    152 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g10       | 20    | BUFGCE/O        | None       |           0 |             532 | 532 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             381 | 381 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


102. Clock Region Cell Placement per Global Clock: Region X2Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         453 |               0 | 333 |     56 |   64 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g7        | 14    | BUFGCE/O        | None       |           0 |             111 | 111 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g10       | 20    | BUFGCE/O        | None       |           0 |             222 | 222 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             277 | 277 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


103. Clock Region Cell Placement per Global Clock: Region X3Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1492 |               0 | 1098 |    370 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g7        | 14    | BUFGCE/O        | None       |           0 |            1098 | 1098 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             728 |  728 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


104. Clock Region Cell Placement per Global Clock: Region X4Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         241 |               0 | 193 |      0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g7        | 14    | BUFGCE/O        | None       |           0 |             185 | 185 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             193 | 193 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


105. Clock Region Cell Placement per Global Clock: Region X5Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          48 |               0 |  1 |      0 |   47 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g7        | 14    | BUFGCE/O        | None       |           0 |               1 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |               1 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


106. Clock Region Cell Placement per Global Clock: Region X0Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1821 |               0 | 1550 |    204 |   67 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g10       | 20    | BUFGCE/O        | None       |           0 |            1454 | 1454 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |            1346 | 1346 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


107. Clock Region Cell Placement per Global Clock: Region X1Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         510 |               0 | 408 |     78 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g10       | 20    | BUFGCE/O        | None       |           0 |             402 | 402 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             330 | 330 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


108. Clock Region Cell Placement per Global Clock: Region X2Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        2098 |               0 | 2038 |      0 |   60 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g7+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g10       | 20    | BUFGCE/O        | None       |           0 |            1636 | 1636 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | ec3_inst/ec_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |            2038 | 2038 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


109. Clock Region Cell Placement per Global Clock: Region X3Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         329 |               0 | 305 |      0 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g7        | 14    | BUFGCE/O        | None       |           0 |             305 | 305 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             305 | 305 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


110. Clock Region Cell Placement per Global Clock: Region X4Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         265 |               0 | 217 |      0 |   48 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG                            |
| g7        | 14    | BUFGCE/O        | None       |           0 |             217 | 217 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dc8_inst/dc_ctrl_inst/fmap_in_shiftreg_en |
| g13       | 8     | BUFGCE/O        | None       |           0 |             217 | 217 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | rst_dl_reg_n_0_BUFG                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


111. Clock Region Cell Placement per Global Clock: Region X5Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
| g0        | 2     | BUFGCE/O        | None       |          30 |               0 |  0 |      0 |   30 |    0 |   0 |  0 |    0 |   0 |       0 | clkw_OBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


