// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLInterconnectCoupler_15(
  input         clock,
                reset,
  output        auto_widget_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_widget_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_widget_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_widget_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_widget_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_widget_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0] auto_widget_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_widget_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_widget_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_widget_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_widget_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_widget_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_widget_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_widget_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_widget_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_widget_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_widget_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_widget_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_axi4yank_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_axi4yank_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_axi4yank_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_axi4yank_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_axi4yank_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_axi4yank_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_axi4yank_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_axi4yank_out_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_axi4yank_out_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_axi4yank_out_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_axi4yank_out_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_axi4yank_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_axi4yank_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_axi4yank_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_axi4yank_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_axi4yank_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_axi4yank_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_axi4yank_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_axi4yank_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_axi4yank_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_axi4yank_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_axi4yank_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_axi4yank_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_axi4yank_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_axi4yank_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_axi4yank_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_axi4yank_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_axi4yank_out_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_axi4yank_out_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_axi4yank_out_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_axi4yank_out_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_axi4yank_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_axi4yank_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_axi4yank_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_axi4yank_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_axi4yank_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_axi4yank_out_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_tl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_tl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_tl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_tl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_tl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_tl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0] auto_tl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_tl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_tl_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_tl_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_tl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_tl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_tl_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_tl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_tl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_tl_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_tl_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_tl_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_tl_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_tl_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_tl_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_tl_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_tl_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_tl_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_tl_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_tl_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_tl_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_tl_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_tl_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_tl_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_tl_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_tl_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_tl_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_tl_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_tl_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_tl_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:367:18
);

  wire        auto_axi4yank_out_r_ready_0;
  wire [3:0]  auto_axi4yank_out_ar_bits_qos_0;
  wire [2:0]  auto_axi4yank_out_ar_bits_prot_0;
  wire [3:0]  auto_axi4yank_out_ar_bits_cache_0;
  wire        auto_axi4yank_out_ar_bits_lock_0;
  wire [1:0]  auto_axi4yank_out_ar_bits_burst_0;
  wire [2:0]  auto_axi4yank_out_ar_bits_size_0;
  wire [7:0]  auto_axi4yank_out_ar_bits_len_0;
  wire [31:0] auto_axi4yank_out_ar_bits_addr_0;
  wire [3:0]  auto_axi4yank_out_ar_bits_id_0;
  wire        auto_axi4yank_out_ar_valid_0;
  wire        auto_axi4yank_out_b_ready_0;
  wire        auto_axi4yank_out_w_bits_last_0;
  wire [7:0]  auto_axi4yank_out_w_bits_strb_0;
  wire [63:0] auto_axi4yank_out_w_bits_data_0;
  wire        auto_axi4yank_out_w_valid_0;
  wire [3:0]  auto_axi4yank_out_aw_bits_qos_0;
  wire [2:0]  auto_axi4yank_out_aw_bits_prot_0;
  wire [3:0]  auto_axi4yank_out_aw_bits_cache_0;
  wire        auto_axi4yank_out_aw_bits_lock_0;
  wire [1:0]  auto_axi4yank_out_aw_bits_burst_0;
  wire [2:0]  auto_axi4yank_out_aw_bits_size_0;
  wire [7:0]  auto_axi4yank_out_aw_bits_len_0;
  wire [31:0] auto_axi4yank_out_aw_bits_addr_0;
  wire [3:0]  auto_axi4yank_out_aw_bits_id_0;
  wire        auto_axi4yank_out_aw_valid_0;
  wire        widget_auto_out_d_bits_corrupt;
  wire [63:0] widget_auto_out_d_bits_data;
  wire        widget_auto_out_d_bits_denied;
  wire [3:0]  widget_auto_out_d_bits_source;
  wire [2:0]  widget_auto_out_d_bits_size;
  wire [2:0]  widget_auto_out_d_bits_opcode;
  wire        widget_auto_out_d_valid;
  wire        widget_auto_out_a_ready;
  wire        _tl2axi4_auto_out_aw_valid;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_aw_bits_id;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [31:0] _tl2axi4_auto_out_aw_bits_addr;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [7:0]  _tl2axi4_auto_out_aw_bits_len;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [2:0]  _tl2axi4_auto_out_aw_bits_size;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [1:0]  _tl2axi4_auto_out_aw_bits_burst;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_aw_bits_lock;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_aw_bits_cache;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [2:0]  _tl2axi4_auto_out_aw_bits_prot;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_aw_bits_qos;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_aw_bits_echo_tl_state_size;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_aw_bits_echo_tl_state_source;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_w_valid;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [63:0] _tl2axi4_auto_out_w_bits_data;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [7:0]  _tl2axi4_auto_out_w_bits_strb;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_w_bits_last;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_b_ready;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_ar_valid;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_ar_bits_id;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [31:0] _tl2axi4_auto_out_ar_bits_addr;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [7:0]  _tl2axi4_auto_out_ar_bits_len;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [2:0]  _tl2axi4_auto_out_ar_bits_size;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [1:0]  _tl2axi4_auto_out_ar_bits_burst;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_ar_bits_lock;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_ar_bits_cache;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [2:0]  _tl2axi4_auto_out_ar_bits_prot;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_ar_bits_qos;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_ar_bits_echo_tl_state_size;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_ar_bits_echo_tl_state_source;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_r_ready;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _axi4index_auto_in_aw_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_w_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_b_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_in_b_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [1:0]  _axi4index_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_in_b_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_in_b_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_ar_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_r_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_in_r_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [63:0] _axi4index_auto_in_r_bits_data;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [1:0]  _axi4index_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_in_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_in_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_r_bits_last;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_aw_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [31:0] _axi4index_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_aw_bits_len;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_aw_bits_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [1:0]  _axi4index_auto_out_aw_bits_burst;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_aw_bits_lock;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_aw_bits_cache;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_aw_bits_prot;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_aw_bits_qos;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_aw_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_aw_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_w_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [63:0] _axi4index_auto_out_w_bits_data;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_w_bits_last;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_b_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_ar_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [31:0] _axi4index_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_ar_bits_len;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_ar_bits_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [1:0]  _axi4index_auto_out_ar_bits_burst;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_ar_bits_lock;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_ar_bits_cache;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_ar_bits_prot;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_ar_bits_qos;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_ar_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_ar_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_r_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4yank_auto_in_aw_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_w_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_b_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_b_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_b_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_b_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_ar_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_r_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [63:0] _axi4yank_auto_in_r_bits_data;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_bits_last;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        auto_widget_in_a_valid_0 = auto_widget_in_a_valid;
  wire [2:0]  auto_widget_in_a_bits_opcode_0 = auto_widget_in_a_bits_opcode;
  wire [2:0]  auto_widget_in_a_bits_param_0 = auto_widget_in_a_bits_param;
  wire [2:0]  auto_widget_in_a_bits_size_0 = auto_widget_in_a_bits_size;
  wire [3:0]  auto_widget_in_a_bits_source_0 = auto_widget_in_a_bits_source;
  wire [31:0] auto_widget_in_a_bits_address_0 = auto_widget_in_a_bits_address;
  wire [7:0]  auto_widget_in_a_bits_mask_0 = auto_widget_in_a_bits_mask;
  wire [63:0] auto_widget_in_a_bits_data_0 = auto_widget_in_a_bits_data;
  wire        auto_widget_in_a_bits_corrupt_0 = auto_widget_in_a_bits_corrupt;
  wire        auto_widget_in_d_ready_0 = auto_widget_in_d_ready;
  wire        auto_axi4yank_out_aw_ready_0 = auto_axi4yank_out_aw_ready;
  wire        auto_axi4yank_out_w_ready_0 = auto_axi4yank_out_w_ready;
  wire        auto_axi4yank_out_b_valid_0 = auto_axi4yank_out_b_valid;
  wire [3:0]  auto_axi4yank_out_b_bits_id_0 = auto_axi4yank_out_b_bits_id;
  wire [1:0]  auto_axi4yank_out_b_bits_resp_0 = auto_axi4yank_out_b_bits_resp;
  wire        auto_axi4yank_out_ar_ready_0 = auto_axi4yank_out_ar_ready;
  wire        auto_axi4yank_out_r_valid_0 = auto_axi4yank_out_r_valid;
  wire [3:0]  auto_axi4yank_out_r_bits_id_0 = auto_axi4yank_out_r_bits_id;
  wire [63:0] auto_axi4yank_out_r_bits_data_0 = auto_axi4yank_out_r_bits_data;
  wire [1:0]  auto_axi4yank_out_r_bits_resp_0 = auto_axi4yank_out_r_bits_resp;
  wire        auto_axi4yank_out_r_bits_last_0 = auto_axi4yank_out_r_bits_last;
  wire        auto_tl_in_a_valid_0 = auto_tl_in_a_valid;
  wire [2:0]  auto_tl_in_a_bits_opcode_0 = auto_tl_in_a_bits_opcode;
  wire [2:0]  auto_tl_in_a_bits_param_0 = auto_tl_in_a_bits_param;
  wire [2:0]  auto_tl_in_a_bits_size_0 = auto_tl_in_a_bits_size;
  wire [3:0]  auto_tl_in_a_bits_source_0 = auto_tl_in_a_bits_source;
  wire [31:0] auto_tl_in_a_bits_address_0 = auto_tl_in_a_bits_address;
  wire [7:0]  auto_tl_in_a_bits_mask_0 = auto_tl_in_a_bits_mask;
  wire [63:0] auto_tl_in_a_bits_data_0 = auto_tl_in_a_bits_data;
  wire        auto_tl_in_a_bits_corrupt_0 = auto_tl_in_a_bits_corrupt;
  wire        auto_tl_in_d_ready_0 = auto_tl_in_d_ready;
  wire        auto_tl_out_a_ready_0 = auto_tl_out_a_ready;
  wire        auto_tl_out_d_valid_0 = auto_tl_out_d_valid;
  wire [2:0]  auto_tl_out_d_bits_opcode_0 = auto_tl_out_d_bits_opcode;
  wire [2:0]  auto_tl_out_d_bits_size_0 = auto_tl_out_d_bits_size;
  wire [3:0]  auto_tl_out_d_bits_source_0 = auto_tl_out_d_bits_source;
  wire        auto_tl_out_d_bits_denied_0 = auto_tl_out_d_bits_denied;
  wire [63:0] auto_tl_out_d_bits_data_0 = auto_tl_out_d_bits_data;
  wire        auto_tl_out_d_bits_corrupt_0 = auto_tl_out_d_bits_corrupt;
  wire        auto_widget_in_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        auto_tl_in_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        auto_tl_out_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        widget_auto_in_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        widget_auto_out_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        widget_nodeOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        widget_nodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        tlOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        tlIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  auto_widget_in_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  auto_tl_in_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  auto_tl_out_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        widget_auto_in_a_ready;
  wire [1:0]  widget_auto_in_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  widget_auto_out_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  widget_nodeOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  widget_nodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  tlOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  tlIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/ToAXI4.scala:294:29, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        widget_auto_in_a_valid = auto_widget_in_a_valid_0;
  wire [2:0]  widget_auto_in_a_bits_opcode = auto_widget_in_a_bits_opcode_0;
  wire [2:0]  widget_auto_in_a_bits_param = auto_widget_in_a_bits_param_0;
  wire [2:0]  widget_auto_in_a_bits_size = auto_widget_in_a_bits_size_0;
  wire [3:0]  widget_auto_in_a_bits_source = auto_widget_in_a_bits_source_0;
  wire [31:0] widget_auto_in_a_bits_address = auto_widget_in_a_bits_address_0;
  wire [7:0]  widget_auto_in_a_bits_mask = auto_widget_in_a_bits_mask_0;
  wire [63:0] widget_auto_in_a_bits_data = auto_widget_in_a_bits_data_0;
  wire        widget_auto_in_a_bits_corrupt = auto_widget_in_a_bits_corrupt_0;
  wire        widget_auto_in_d_ready = auto_widget_in_d_ready_0;
  wire        widget_auto_in_d_valid;
  wire [2:0]  widget_auto_in_d_bits_opcode;
  wire [2:0]  widget_auto_in_d_bits_size;
  wire [3:0]  widget_auto_in_d_bits_source;
  wire        widget_auto_in_d_bits_denied;
  wire [63:0] widget_auto_in_d_bits_data;
  wire        widget_auto_in_d_bits_corrupt;
  wire        tlIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_a_valid = auto_tl_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  tlIn_a_bits_opcode = auto_tl_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  tlIn_a_bits_param = auto_tl_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  tlIn_a_bits_size = auto_tl_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  tlIn_a_bits_source = auto_tl_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] tlIn_a_bits_address = auto_tl_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  tlIn_a_bits_mask = auto_tl_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] tlIn_a_bits_data = auto_tl_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_a_bits_corrupt = auto_tl_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_d_ready = auto_tl_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  tlIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  tlIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  tlIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] tlIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlOut_a_ready = auto_tl_out_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  tlOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] tlOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  tlOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] tlOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOut_d_valid = auto_tl_out_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlOut_d_bits_opcode = auto_tl_out_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  tlOut_d_bits_size = auto_tl_out_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  tlOut_d_bits_source = auto_tl_out_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        tlOut_d_bits_denied = auto_tl_out_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] tlOut_d_bits_data = auto_tl_out_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        tlOut_d_bits_corrupt = auto_tl_out_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_widget_in_a_ready_0 = widget_auto_in_a_ready;
  wire        widget_nodeIn_a_valid = widget_auto_in_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  widget_nodeIn_a_bits_opcode = widget_auto_in_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  widget_nodeIn_a_bits_param = widget_auto_in_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  widget_nodeIn_a_bits_size = widget_auto_in_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  widget_nodeIn_a_bits_source = widget_auto_in_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] widget_nodeIn_a_bits_address = widget_auto_in_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  widget_nodeIn_a_bits_mask = widget_auto_in_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] widget_nodeIn_a_bits_data = widget_auto_in_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeIn_a_bits_corrupt = widget_auto_in_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeIn_d_ready = widget_auto_in_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        widget_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_widget_in_d_valid_0 = widget_auto_in_d_valid;
  wire [2:0]  widget_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_widget_in_d_bits_opcode_0 = widget_auto_in_d_bits_opcode;
  wire [2:0]  widget_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_widget_in_d_bits_size_0 = widget_auto_in_d_bits_size;
  wire [3:0]  widget_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  auto_widget_in_d_bits_source_0 = widget_auto_in_d_bits_source;
  wire        widget_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_widget_in_d_bits_denied_0 = widget_auto_in_d_bits_denied;
  wire [63:0] widget_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_widget_in_d_bits_data_0 = widget_auto_in_d_bits_data;
  wire        widget_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_widget_in_d_bits_corrupt_0 = widget_auto_in_d_bits_corrupt;
  wire        widget_nodeOut_a_ready = widget_auto_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  widget_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  widget_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  widget_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  widget_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] widget_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  widget_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] widget_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_d_valid = widget_auto_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  widget_nodeOut_d_bits_opcode = widget_auto_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  widget_nodeOut_d_bits_size = widget_auto_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  widget_nodeOut_d_bits_source = widget_auto_out_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_d_bits_denied = widget_auto_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] widget_nodeOut_d_bits_data = widget_auto_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_nodeOut_d_bits_corrupt = widget_auto_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign widget_nodeIn_a_ready = widget_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        widget_auto_out_a_valid = widget_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  widget_auto_out_a_bits_opcode = widget_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  widget_auto_out_a_bits_param = widget_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  widget_auto_out_a_bits_size = widget_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  widget_auto_out_a_bits_source = widget_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] widget_auto_out_a_bits_address = widget_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  widget_auto_out_a_bits_mask = widget_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] widget_auto_out_a_bits_data = widget_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_auto_out_a_bits_corrupt = widget_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        widget_auto_out_d_ready = widget_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign widget_nodeIn_d_valid = widget_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeIn_d_bits_opcode = widget_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeIn_d_bits_size = widget_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeIn_d_bits_source = widget_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeIn_d_bits_denied = widget_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeIn_d_bits_data = widget_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeIn_d_bits_corrupt = widget_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_auto_in_a_ready = widget_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign widget_nodeOut_a_valid = widget_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeOut_a_bits_opcode = widget_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeOut_a_bits_param = widget_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeOut_a_bits_size = widget_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeOut_a_bits_source = widget_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeOut_a_bits_address = widget_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeOut_a_bits_mask = widget_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeOut_a_bits_data = widget_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeOut_a_bits_corrupt = widget_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_nodeOut_d_ready = widget_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign widget_auto_in_d_valid = widget_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign widget_auto_in_d_bits_opcode = widget_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign widget_auto_in_d_bits_size = widget_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign widget_auto_in_d_bits_source = widget_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign widget_auto_in_d_bits_denied = widget_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign widget_auto_in_d_bits_data = widget_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign widget_auto_in_d_bits_corrupt = widget_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign tlIn_a_ready = tlOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        auto_tl_out_a_valid_0 = tlOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_tl_out_a_bits_opcode_0 = tlOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_tl_out_a_bits_param_0 = tlOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_tl_out_a_bits_size_0 = tlOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  auto_tl_out_a_bits_source_0 = tlOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] auto_tl_out_a_bits_address_0 = tlOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  auto_tl_out_a_bits_mask_0 = tlOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] auto_tl_out_a_bits_data_0 = tlOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_tl_out_a_bits_corrupt_0 = tlOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_tl_out_d_ready_0 = tlOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign tlIn_d_valid = tlOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlIn_d_bits_opcode = tlOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlIn_d_bits_size = tlOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlIn_d_bits_source = tlOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlIn_d_bits_denied = tlOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlIn_d_bits_data = tlOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlIn_d_bits_corrupt = tlOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        auto_tl_in_a_ready_0 = tlIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign tlOut_a_valid = tlIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOut_a_bits_opcode = tlIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOut_a_bits_param = tlIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOut_a_bits_size = tlIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOut_a_bits_source = tlIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOut_a_bits_address = tlIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOut_a_bits_mask = tlIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOut_a_bits_data = tlIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOut_a_bits_corrupt = tlIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOut_d_ready = tlIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        auto_tl_in_d_valid_0 = tlIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_tl_in_d_bits_opcode_0 = tlIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_tl_in_d_bits_size_0 = tlIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  auto_tl_in_d_bits_source_0 = tlIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_in_d_bits_denied_0 = tlIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_tl_in_d_bits_data_0 = tlIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_tl_in_d_bits_corrupt_0 = tlIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  AXI4UserYanker_2 axi4yank (	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .clock                                (clock),
    .reset                                (reset),
    .auto_in_aw_ready                     (_axi4yank_auto_in_aw_ready),
    .auto_in_aw_valid                     (_axi4index_auto_out_aw_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_id                   (_axi4index_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_addr                 (_axi4index_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_len                  (_axi4index_auto_out_aw_bits_len),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_size                 (_axi4index_auto_out_aw_bits_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_burst                (_axi4index_auto_out_aw_bits_burst),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_lock                 (_axi4index_auto_out_aw_bits_lock),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_cache                (_axi4index_auto_out_aw_bits_cache),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_prot                 (_axi4index_auto_out_aw_bits_prot),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_qos                  (_axi4index_auto_out_aw_bits_qos),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_echo_tl_state_size
      (_axi4index_auto_out_aw_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_echo_tl_state_source
      (_axi4index_auto_out_aw_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_ready                      (_axi4yank_auto_in_w_ready),
    .auto_in_w_valid                      (_axi4index_auto_out_w_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_data                  (_axi4index_auto_out_w_bits_data),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_strb                  (_axi4index_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_last                  (_axi4index_auto_out_w_bits_last),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_b_ready                      (_axi4index_auto_out_b_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_b_valid                      (_axi4yank_auto_in_b_valid),
    .auto_in_b_bits_id                    (_axi4yank_auto_in_b_bits_id),
    .auto_in_b_bits_resp                  (_axi4yank_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size    (_axi4yank_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source  (_axi4yank_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                     (_axi4yank_auto_in_ar_ready),
    .auto_in_ar_valid                     (_axi4index_auto_out_ar_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_id                   (_axi4index_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_addr                 (_axi4index_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_len                  (_axi4index_auto_out_ar_bits_len),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_size                 (_axi4index_auto_out_ar_bits_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_burst                (_axi4index_auto_out_ar_bits_burst),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_lock                 (_axi4index_auto_out_ar_bits_lock),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_cache                (_axi4index_auto_out_ar_bits_cache),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_prot                 (_axi4index_auto_out_ar_bits_prot),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_qos                  (_axi4index_auto_out_ar_bits_qos),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_echo_tl_state_size
      (_axi4index_auto_out_ar_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_echo_tl_state_source
      (_axi4index_auto_out_ar_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_r_ready                      (_axi4index_auto_out_r_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_r_valid                      (_axi4yank_auto_in_r_valid),
    .auto_in_r_bits_id                    (_axi4yank_auto_in_r_bits_id),
    .auto_in_r_bits_data                  (_axi4yank_auto_in_r_bits_data),
    .auto_in_r_bits_resp                  (_axi4yank_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size    (_axi4yank_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source  (_axi4yank_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                  (_axi4yank_auto_in_r_bits_last),
    .auto_out_aw_ready                    (auto_axi4yank_out_aw_ready_0),
    .auto_out_aw_valid                    (auto_axi4yank_out_aw_valid_0),
    .auto_out_aw_bits_id                  (auto_axi4yank_out_aw_bits_id_0),
    .auto_out_aw_bits_addr                (auto_axi4yank_out_aw_bits_addr_0),
    .auto_out_aw_bits_len                 (auto_axi4yank_out_aw_bits_len_0),
    .auto_out_aw_bits_size                (auto_axi4yank_out_aw_bits_size_0),
    .auto_out_aw_bits_burst               (auto_axi4yank_out_aw_bits_burst_0),
    .auto_out_aw_bits_lock                (auto_axi4yank_out_aw_bits_lock_0),
    .auto_out_aw_bits_cache               (auto_axi4yank_out_aw_bits_cache_0),
    .auto_out_aw_bits_prot                (auto_axi4yank_out_aw_bits_prot_0),
    .auto_out_aw_bits_qos                 (auto_axi4yank_out_aw_bits_qos_0),
    .auto_out_w_ready                     (auto_axi4yank_out_w_ready_0),
    .auto_out_w_valid                     (auto_axi4yank_out_w_valid_0),
    .auto_out_w_bits_data                 (auto_axi4yank_out_w_bits_data_0),
    .auto_out_w_bits_strb                 (auto_axi4yank_out_w_bits_strb_0),
    .auto_out_w_bits_last                 (auto_axi4yank_out_w_bits_last_0),
    .auto_out_b_ready                     (auto_axi4yank_out_b_ready_0),
    .auto_out_b_valid                     (auto_axi4yank_out_b_valid_0),
    .auto_out_b_bits_id                   (auto_axi4yank_out_b_bits_id_0),
    .auto_out_b_bits_resp                 (auto_axi4yank_out_b_bits_resp_0),
    .auto_out_ar_ready                    (auto_axi4yank_out_ar_ready_0),
    .auto_out_ar_valid                    (auto_axi4yank_out_ar_valid_0),
    .auto_out_ar_bits_id                  (auto_axi4yank_out_ar_bits_id_0),
    .auto_out_ar_bits_addr                (auto_axi4yank_out_ar_bits_addr_0),
    .auto_out_ar_bits_len                 (auto_axi4yank_out_ar_bits_len_0),
    .auto_out_ar_bits_size                (auto_axi4yank_out_ar_bits_size_0),
    .auto_out_ar_bits_burst               (auto_axi4yank_out_ar_bits_burst_0),
    .auto_out_ar_bits_lock                (auto_axi4yank_out_ar_bits_lock_0),
    .auto_out_ar_bits_cache               (auto_axi4yank_out_ar_bits_cache_0),
    .auto_out_ar_bits_prot                (auto_axi4yank_out_ar_bits_prot_0),
    .auto_out_ar_bits_qos                 (auto_axi4yank_out_ar_bits_qos_0),
    .auto_out_r_ready                     (auto_axi4yank_out_r_ready_0),
    .auto_out_r_valid                     (auto_axi4yank_out_r_valid_0),
    .auto_out_r_bits_id                   (auto_axi4yank_out_r_bits_id_0),
    .auto_out_r_bits_data                 (auto_axi4yank_out_r_bits_data_0),
    .auto_out_r_bits_resp                 (auto_axi4yank_out_r_bits_resp_0),
    .auto_out_r_bits_last                 (auto_axi4yank_out_r_bits_last_0)
  );
  AXI4IdIndexer_2 axi4index (	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_ready                      (_axi4index_auto_in_aw_ready),
    .auto_in_aw_valid                      (_tl2axi4_auto_out_aw_valid),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_id                    (_tl2axi4_auto_out_aw_bits_id),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_addr                  (_tl2axi4_auto_out_aw_bits_addr),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_len                   (_tl2axi4_auto_out_aw_bits_len),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_size                  (_tl2axi4_auto_out_aw_bits_size),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_burst                 (_tl2axi4_auto_out_aw_bits_burst),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_lock                  (_tl2axi4_auto_out_aw_bits_lock),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_cache                 (_tl2axi4_auto_out_aw_bits_cache),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_prot                  (_tl2axi4_auto_out_aw_bits_prot),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_qos                   (_tl2axi4_auto_out_aw_bits_qos),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_echo_tl_state_size    (_tl2axi4_auto_out_aw_bits_echo_tl_state_size),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_echo_tl_state_source
      (_tl2axi4_auto_out_aw_bits_echo_tl_state_source),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_w_ready                       (_axi4index_auto_in_w_ready),
    .auto_in_w_valid                       (_tl2axi4_auto_out_w_valid),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_w_bits_data                   (_tl2axi4_auto_out_w_bits_data),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_w_bits_strb                   (_tl2axi4_auto_out_w_bits_strb),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_w_bits_last                   (_tl2axi4_auto_out_w_bits_last),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_b_ready                       (_tl2axi4_auto_out_b_ready),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_b_valid                       (_axi4index_auto_in_b_valid),
    .auto_in_b_bits_id                     (_axi4index_auto_in_b_bits_id),
    .auto_in_b_bits_resp                   (_axi4index_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size     (_axi4index_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source
      (_axi4index_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                      (_axi4index_auto_in_ar_ready),
    .auto_in_ar_valid                      (_tl2axi4_auto_out_ar_valid),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_id                    (_tl2axi4_auto_out_ar_bits_id),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_addr                  (_tl2axi4_auto_out_ar_bits_addr),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_len                   (_tl2axi4_auto_out_ar_bits_len),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_size                  (_tl2axi4_auto_out_ar_bits_size),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_burst                 (_tl2axi4_auto_out_ar_bits_burst),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_lock                  (_tl2axi4_auto_out_ar_bits_lock),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_cache                 (_tl2axi4_auto_out_ar_bits_cache),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_prot                  (_tl2axi4_auto_out_ar_bits_prot),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_qos                   (_tl2axi4_auto_out_ar_bits_qos),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_echo_tl_state_size    (_tl2axi4_auto_out_ar_bits_echo_tl_state_size),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_echo_tl_state_source
      (_tl2axi4_auto_out_ar_bits_echo_tl_state_source),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_r_ready                       (_tl2axi4_auto_out_r_ready),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_r_valid                       (_axi4index_auto_in_r_valid),
    .auto_in_r_bits_id                     (_axi4index_auto_in_r_bits_id),
    .auto_in_r_bits_data                   (_axi4index_auto_in_r_bits_data),
    .auto_in_r_bits_resp                   (_axi4index_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size     (_axi4index_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source
      (_axi4index_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                   (_axi4index_auto_in_r_bits_last),
    .auto_out_aw_ready                     (_axi4yank_auto_in_aw_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_aw_valid                     (_axi4index_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_axi4index_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_axi4index_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_axi4index_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_axi4index_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst                (_axi4index_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                 (_axi4index_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache                (_axi4index_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                 (_axi4index_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                  (_axi4index_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_tl_state_size
      (_axi4index_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source
      (_axi4index_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_ready                      (_axi4yank_auto_in_w_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_w_valid                      (_axi4index_auto_out_w_valid),
    .auto_out_w_bits_data                  (_axi4index_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_axi4index_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_axi4index_auto_out_w_bits_last),
    .auto_out_b_ready                      (_axi4index_auto_out_b_ready),
    .auto_out_b_valid                      (_axi4yank_auto_in_b_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_id                    (_axi4yank_auto_in_b_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_resp                  (_axi4yank_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_echo_tl_state_size    (_axi4yank_auto_in_b_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_echo_tl_state_source
      (_axi4yank_auto_in_b_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_ar_ready                     (_axi4yank_auto_in_ar_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_ar_valid                     (_axi4index_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_axi4index_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_axi4index_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_axi4index_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_axi4index_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst                (_axi4index_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                 (_axi4index_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache                (_axi4index_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                 (_axi4index_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                  (_axi4index_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_tl_state_size
      (_axi4index_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source
      (_axi4index_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                      (_axi4index_auto_out_r_ready),
    .auto_out_r_valid                      (_axi4yank_auto_in_r_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_id                    (_axi4yank_auto_in_r_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_data                  (_axi4yank_auto_in_r_bits_data),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_resp                  (_axi4yank_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_echo_tl_state_size    (_axi4yank_auto_in_r_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_echo_tl_state_source
      (_axi4yank_auto_in_r_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_last                  (_axi4yank_auto_in_r_bits_last)	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  );
  TLToAXI4_1 tl2axi4 (	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .clock                                 (clock),
    .reset                                 (reset),
    .auto_in_a_ready                       (widget_auto_out_a_ready),
    .auto_in_a_valid                       (widget_auto_out_a_valid),
    .auto_in_a_bits_opcode                 (widget_auto_out_a_bits_opcode),
    .auto_in_a_bits_param                  (widget_auto_out_a_bits_param),
    .auto_in_a_bits_size                   (widget_auto_out_a_bits_size),
    .auto_in_a_bits_source                 (widget_auto_out_a_bits_source),
    .auto_in_a_bits_address                (widget_auto_out_a_bits_address),
    .auto_in_a_bits_mask                   (widget_auto_out_a_bits_mask),
    .auto_in_a_bits_data                   (widget_auto_out_a_bits_data),
    .auto_in_a_bits_corrupt                (widget_auto_out_a_bits_corrupt),
    .auto_in_d_ready                       (widget_auto_out_d_ready),
    .auto_in_d_valid                       (widget_auto_out_d_valid),
    .auto_in_d_bits_opcode                 (widget_auto_out_d_bits_opcode),
    .auto_in_d_bits_size                   (widget_auto_out_d_bits_size),
    .auto_in_d_bits_source                 (widget_auto_out_d_bits_source),
    .auto_in_d_bits_denied                 (widget_auto_out_d_bits_denied),
    .auto_in_d_bits_data                   (widget_auto_out_d_bits_data),
    .auto_in_d_bits_corrupt                (widget_auto_out_d_bits_corrupt),
    .auto_out_aw_ready                     (_axi4index_auto_in_aw_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_aw_valid                     (_tl2axi4_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_tl2axi4_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_tl2axi4_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_tl2axi4_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_tl2axi4_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst                (_tl2axi4_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                 (_tl2axi4_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache                (_tl2axi4_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                 (_tl2axi4_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                  (_tl2axi4_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_tl_state_size   (_tl2axi4_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source
      (_tl2axi4_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_ready                      (_axi4index_auto_in_w_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_w_valid                      (_tl2axi4_auto_out_w_valid),
    .auto_out_w_bits_data                  (_tl2axi4_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_tl2axi4_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_tl2axi4_auto_out_w_bits_last),
    .auto_out_b_ready                      (_tl2axi4_auto_out_b_ready),
    .auto_out_b_valid                      (_axi4index_auto_in_b_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_b_bits_id                    (_axi4index_auto_in_b_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_b_bits_resp                  (_axi4index_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_b_bits_echo_tl_state_size    (_axi4index_auto_in_b_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_b_bits_echo_tl_state_source
      (_axi4index_auto_in_b_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_ar_ready                     (_axi4index_auto_in_ar_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_ar_valid                     (_tl2axi4_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_tl2axi4_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_tl2axi4_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_tl2axi4_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_tl2axi4_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst                (_tl2axi4_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                 (_tl2axi4_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache                (_tl2axi4_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                 (_tl2axi4_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                  (_tl2axi4_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_tl_state_size   (_tl2axi4_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source
      (_tl2axi4_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                      (_tl2axi4_auto_out_r_ready),
    .auto_out_r_valid                      (_axi4index_auto_in_r_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_id                    (_axi4index_auto_in_r_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_data                  (_axi4index_auto_in_r_bits_data),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_resp                  (_axi4index_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_echo_tl_state_size    (_axi4index_auto_in_r_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_echo_tl_state_source
      (_axi4index_auto_in_r_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_last                  (_axi4index_auto_in_r_bits_last)	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  );
  assign auto_widget_in_a_ready = auto_widget_in_a_ready_0;
  assign auto_widget_in_d_valid = auto_widget_in_d_valid_0;
  assign auto_widget_in_d_bits_opcode = auto_widget_in_d_bits_opcode_0;
  assign auto_widget_in_d_bits_size = auto_widget_in_d_bits_size_0;
  assign auto_widget_in_d_bits_source = auto_widget_in_d_bits_source_0;
  assign auto_widget_in_d_bits_denied = auto_widget_in_d_bits_denied_0;
  assign auto_widget_in_d_bits_data = auto_widget_in_d_bits_data_0;
  assign auto_widget_in_d_bits_corrupt = auto_widget_in_d_bits_corrupt_0;
  assign auto_axi4yank_out_aw_valid = auto_axi4yank_out_aw_valid_0;
  assign auto_axi4yank_out_aw_bits_id = auto_axi4yank_out_aw_bits_id_0;
  assign auto_axi4yank_out_aw_bits_addr = auto_axi4yank_out_aw_bits_addr_0;
  assign auto_axi4yank_out_aw_bits_len = auto_axi4yank_out_aw_bits_len_0;
  assign auto_axi4yank_out_aw_bits_size = auto_axi4yank_out_aw_bits_size_0;
  assign auto_axi4yank_out_aw_bits_burst = auto_axi4yank_out_aw_bits_burst_0;
  assign auto_axi4yank_out_aw_bits_lock = auto_axi4yank_out_aw_bits_lock_0;
  assign auto_axi4yank_out_aw_bits_cache = auto_axi4yank_out_aw_bits_cache_0;
  assign auto_axi4yank_out_aw_bits_prot = auto_axi4yank_out_aw_bits_prot_0;
  assign auto_axi4yank_out_aw_bits_qos = auto_axi4yank_out_aw_bits_qos_0;
  assign auto_axi4yank_out_w_valid = auto_axi4yank_out_w_valid_0;
  assign auto_axi4yank_out_w_bits_data = auto_axi4yank_out_w_bits_data_0;
  assign auto_axi4yank_out_w_bits_strb = auto_axi4yank_out_w_bits_strb_0;
  assign auto_axi4yank_out_w_bits_last = auto_axi4yank_out_w_bits_last_0;
  assign auto_axi4yank_out_b_ready = auto_axi4yank_out_b_ready_0;
  assign auto_axi4yank_out_ar_valid = auto_axi4yank_out_ar_valid_0;
  assign auto_axi4yank_out_ar_bits_id = auto_axi4yank_out_ar_bits_id_0;
  assign auto_axi4yank_out_ar_bits_addr = auto_axi4yank_out_ar_bits_addr_0;
  assign auto_axi4yank_out_ar_bits_len = auto_axi4yank_out_ar_bits_len_0;
  assign auto_axi4yank_out_ar_bits_size = auto_axi4yank_out_ar_bits_size_0;
  assign auto_axi4yank_out_ar_bits_burst = auto_axi4yank_out_ar_bits_burst_0;
  assign auto_axi4yank_out_ar_bits_lock = auto_axi4yank_out_ar_bits_lock_0;
  assign auto_axi4yank_out_ar_bits_cache = auto_axi4yank_out_ar_bits_cache_0;
  assign auto_axi4yank_out_ar_bits_prot = auto_axi4yank_out_ar_bits_prot_0;
  assign auto_axi4yank_out_ar_bits_qos = auto_axi4yank_out_ar_bits_qos_0;
  assign auto_axi4yank_out_r_ready = auto_axi4yank_out_r_ready_0;
  assign auto_tl_in_a_ready = auto_tl_in_a_ready_0;
  assign auto_tl_in_d_valid = auto_tl_in_d_valid_0;
  assign auto_tl_in_d_bits_opcode = auto_tl_in_d_bits_opcode_0;
  assign auto_tl_in_d_bits_size = auto_tl_in_d_bits_size_0;
  assign auto_tl_in_d_bits_source = auto_tl_in_d_bits_source_0;
  assign auto_tl_in_d_bits_denied = auto_tl_in_d_bits_denied_0;
  assign auto_tl_in_d_bits_data = auto_tl_in_d_bits_data_0;
  assign auto_tl_in_d_bits_corrupt = auto_tl_in_d_bits_corrupt_0;
  assign auto_tl_out_a_valid = auto_tl_out_a_valid_0;
  assign auto_tl_out_a_bits_opcode = auto_tl_out_a_bits_opcode_0;
  assign auto_tl_out_a_bits_param = auto_tl_out_a_bits_param_0;
  assign auto_tl_out_a_bits_size = auto_tl_out_a_bits_size_0;
  assign auto_tl_out_a_bits_source = auto_tl_out_a_bits_source_0;
  assign auto_tl_out_a_bits_address = auto_tl_out_a_bits_address_0;
  assign auto_tl_out_a_bits_mask = auto_tl_out_a_bits_mask_0;
  assign auto_tl_out_a_bits_data = auto_tl_out_a_bits_data_0;
  assign auto_tl_out_a_bits_corrupt = auto_tl_out_a_bits_corrupt_0;
  assign auto_tl_out_d_ready = auto_tl_out_d_ready_0;
endmodule

