{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 15:45:03 2018 " "Info: Processing started: Sun Jun 03 15:45:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_8_1200mv_85c_slow.vho E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_8_1200mv_85c_slow.vho in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_8_1200mv_0c_slow.vho E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_8_1200mv_0c_slow.vho in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_min_1200mv_0c_fast.vho E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_min_1200mv_0c_fast.vho in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project.vho E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project.vho in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_8_1200mv_85c_vhd_slow.sdo E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_8_1200mv_85c_vhd_slow.sdo in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_8_1200mv_0c_vhd_slow.sdo E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_8_1200mv_0c_vhd_slow.sdo in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_min_1200mv_0c_vhd_fast.sdo E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_min_1200mv_0c_vhd_fast.sdo in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "USB2_SDRAM_Project_vhd.sdo E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/ simulation " "Info: Generated file USB2_SDRAM_Project_vhd.sdo in folder \"E:/myfile/CTS1000/FPGA/FPGA_V21/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Info: Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 15:45:06 2018 " "Info: Processing ended: Sun Jun 03 15:45:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
