#-----------------------------------------------------------
# xsim v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Sep 28 10:03:14 2022
# Process ID: 3486840
# Current directory: /home/handengke/HLS/sysArray_simple/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/systolic_array/xsim_script.tcl}
# Log file: /home/handengke/HLS/sysArray_simple/solution1/sim/verilog/xsim.log
# Journal file: /home/handengke/HLS/sysArray_simple/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/systolic_array/xsim_script.tcl
# xsim {systolic_array} -view {{systolic_array_dataflow_ana.wcfg}} -tclbatch {systolic_array.tcl} -protoinst {systolic_array.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file systolic_array.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array//AESL_inst_systolic_array_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/grp_systolic_array_Pipeline_1_fu_624/grp_systolic_array_Pipeline_1_fu_624_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/grp_systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_668/grp_systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_668_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/grp_systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4_fu_775/grp_systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4_fu_775_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/grp_systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6_fu_890/grp_systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6_fu_890_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/grp_systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_fu_691/grp_systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_fu_691_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/grp_systolic_array_Pipeline_top_outer_loop1_fu_798_activity
Time resolution is 1 ps
open_wave_config systolic_array_dataflow_ana.wcfg
source systolic_array.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_systolic_array_top/AESL_inst_systolic_array/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set din_a__din_b__out_r_group [add_wave_group din_a__din_b__out_r(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $din_a__din_b__out_r_group]
## set wdata_group [add_wave_group "Write Channel" -into $din_a__din_b__out_r_group]
## set ctrl_group [add_wave_group "Handshakes" -into $din_a__din_b__out_r_group]
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set din_a__din_b__out_r__return_group [add_wave_group din_a__din_b__out_r__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/interrupt -into $din_a__din_b__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_BRESP -into $din_a__din_b__out_r__return_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_BREADY -into $din_a__din_b__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_BVALID -into $din_a__din_b__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_RRESP -into $din_a__din_b__out_r__return_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_RDATA -into $din_a__din_b__out_r__return_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_RREADY -into $din_a__din_b__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_RVALID -into $din_a__din_b__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_ARREADY -into $din_a__din_b__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_ARVALID -into $din_a__din_b__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_ARADDR -into $din_a__din_b__out_r__return_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_WSTRB -into $din_a__din_b__out_r__return_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_WDATA -into $din_a__din_b__out_r__return_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_WREADY -into $din_a__din_b__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_WVALID -into $din_a__din_b__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_AWREADY -into $din_a__din_b__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_AWVALID -into $din_a__din_b__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_AWADDR -into $din_a__din_b__out_r__return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/ap_clk -into $clockgroup
## save_wave_config systolic_array.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "107000"
// RTL Simulation : 1 / 1 [100.00%] @ "602000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 619500 ps : File "/home/handengke/HLS/sysArray_simple/solution1/sim/verilog/systolic_array.autotb.v" Line 431
## quit
INFO: [Common 17-206] Exiting xsim at Wed Sep 28 10:03:27 2022...
