<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Full fx68k core test
rc: 0 (means success: 1)
tags: fx68k
incdirs: /tmpfs/src/github/sv-tests/tests/generated/fx68k
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html" target="file-frame">third_party/cores/fx68k/fx68k.sv</a> <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv</a> <a href="../../../../third_party/cores/fx68k/uaddrPla.sv.html" target="file-frame">third_party/cores/fx68k/uaddrPla.sv</a>
defines: 
time_elapsed: 1.117s
ram usage: 93056 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/tests/generated/fx68k <a href="../../../../third_party/cores/fx68k/fx68k.sv.html" target="file-frame">third_party/cores/fx68k/fx68k.sv</a> <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv</a> <a href="../../../../third_party/cores/fx68k/uaddrPla.sv.html" target="file-frame">third_party/cores/fx68k/uaddrPla.sv</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/tests/generated/fx68k <a href="../../../../third_party/cores/fx68k/fx68k.sv.html" target="file-frame">third_party/cores/fx68k/fx68k.sv</a> <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv</a> <a href="../../../../third_party/cores/fx68k/uaddrPla.sv.html" target="file-frame">third_party/cores/fx68k/uaddrPla.sv</a>
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-468" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:468</a>:40: Operator COND expects 9 bits on the Conditional True, but Conditional True&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                     : ... In instance fx68k.excUnit.alu.aluCorf
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-468" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:468</a>:40: Operator COND expects 9 bits on the Conditional False, but Conditional False&#39;s CONST &#39;4&#39;h0&#39; generates 4 bits.
                                                                                     : ... In instance fx68k.excUnit.alu.aluCorf
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-469" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:469</a>:32: Operator COND expects 5 bits on the Conditional True, but Conditional True&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                     : ... In instance fx68k.excUnit.alu.aluCorf
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-469" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:469</a>:32: Operator COND expects 5 bits on the Conditional False, but Conditional False&#39;s CONST &#39;4&#39;h0&#39; generates 4 bits.
                                                                                     : ... In instance fx68k.excUnit.alu.aluCorf
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-473" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:473</a>:40: Operator COND expects 9 bits on the Conditional True, but Conditional True&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                     : ... In instance fx68k.excUnit.alu.aluCorf
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-473" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:473</a>:40: Operator COND expects 9 bits on the Conditional False, but Conditional False&#39;s CONST &#39;4&#39;h0&#39; generates 4 bits.
                                                                                     : ... In instance fx68k.excUnit.alu.aluCorf
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-474" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:474</a>:32: Operator COND expects 5 bits on the Conditional True, but Conditional True&#39;s CONST &#39;4&#39;h6&#39; generates 4 bits.
                                                                                     : ... In instance fx68k.excUnit.alu.aluCorf
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-474" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:474</a>:32: Operator COND expects 5 bits on the Conditional False, but Conditional False&#39;s CONST &#39;4&#39;h0&#39; generates 4 bits.
                                                                                     : ... In instance fx68k.excUnit.alu.aluCorf
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-278" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:278</a>:39: Operator ADD expects 17 bits on the LHS, but LHS&#39;s REPLICATE generates 9 bits.
                                                                                     : ... In instance fx68k.excUnit.alu
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-278" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:278</a>:39: Operator ADD expects 17 bits on the RHS, but RHS&#39;s REPLICATE generates 9 bits.
                                                                                     : ... In instance fx68k.excUnit.alu
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-278" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:278</a>:60: Operator ADD expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;cin&#39; generates 1 bits.
                                                                                     : ... In instance fx68k.excUnit.alu
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-279" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:279</a>:29: Operator SUB expects 17 bits on the LHS, but LHS&#39;s REPLICATE generates 9 bits.
                                                                                     : ... In instance fx68k.excUnit.alu
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-279" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:279</a>:29: Operator SUB expects 17 bits on the RHS, but RHS&#39;s REPLICATE generates 9 bits.
                                                                                     : ... In instance fx68k.excUnit.alu
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-279" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:279</a>:50: Operator SUB expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;cin&#39; generates 1 bits.
                                                                                     : ... In instance fx68k.excUnit.alu
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-284" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:284</a>:51: Operator ADD expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;cin&#39; generates 1 bits.
                                                                                     : ... In instance fx68k.excUnit.alu
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68kAlu.sv.html#l-285" target="file-frame">third_party/cores/fx68k/fx68kAlu.sv:285</a>:40: Operator SUB expects 17 bits on the RHS, but RHS&#39;s VARREF &#39;cin&#39; generates 1 bits.
                                                                                     : ... In instance fx68k.excUnit.alu
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-1910" target="file-frame">third_party/cores/fx68k/fx68k.sv:1910</a>:19: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;i&#39; generates 32 bits.
                                                                                   : ... In instance fx68k.excUnit.rmPren
%Warning-UNPACKED: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-41" target="file-frame">third_party/cores/fx68k/fx68k.sv:41</a>:9: Unsupported: Unpacked struct/union
                                                                                   : ... In instance fx68k
%Warning-UNPACKED: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-66" target="file-frame">third_party/cores/fx68k/fx68k.sv:66</a>:9: Unsupported: Unpacked struct/union
                                                                                   : ... In instance fx68k
%Warning-UNPACKED: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-49" target="file-frame">third_party/cores/fx68k/fx68k.sv:49</a>:9: Unsupported: Unpacked struct/union
                                                                                   : ... In instance fx68k
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-2377" target="file-frame">third_party/cores/fx68k/fx68k.sv:2377</a>:25: Operator AND expects 32 bits on the LHS, but LHS&#39;s SEL generates 1 bits.
                                                                                   : ... In instance fx68k.busControl
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-2377" target="file-frame">third_party/cores/fx68k/fx68k.sv:2377</a>:25: Operator AND expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;bcComplete&#39; generates 1 bits.
                                                                                   : ... In instance fx68k.busControl
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-2377" target="file-frame">third_party/cores/fx68k/fx68k.sv:2377</a>:9: Logical Operator IF expects 1 bit on the If, but If&#39;s AND generates 32 bits.
                                                                                  : ... In instance fx68k.busControl
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-2122" target="file-frame">third_party/cores/fx68k/fx68k.sv:2122</a>:8: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 2 bits.
                                                                                  : ... In instance fx68k.sequencer
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-1821" target="file-frame">third_party/cores/fx68k/fx68k.sv:1821</a>:22: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 3 bits.
                                                                                   : ... In instance fx68k.uaddrDecode
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-1232" target="file-frame">third_party/cores/fx68k/fx68k.sv:1232</a>:10: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;bx&#39; generates 1 bits.
                                                                                   : ... In instance fx68k.excUnit
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-1237" target="file-frame">third_party/cores/fx68k/fx68k.sv:1237</a>:10: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;bx&#39; generates 1 bits.
                                                                                   : ... In instance fx68k.excUnit
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-1242" target="file-frame">third_party/cores/fx68k/fx68k.sv:1242</a>:10: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;bx&#39; generates 1 bits.
                                                                                   : ... In instance fx68k.excUnit
%Warning-WIDTH: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-1486" target="file-frame">third_party/cores/fx68k/fx68k.sv:1486</a>:48: Operator ADD expects 16 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                   : ... In instance fx68k.excUnit
%Warning-INITIALDLY: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-1171" target="file-frame">third_party/cores/fx68k/fx68k.sv:1171</a>:11: Delayed assignments (&lt;=) in initial or final block
                                                                                        : ... Suggest blocking assignments (=)
%Warning-INITIALDLY: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-1172" target="file-frame">third_party/cores/fx68k/fx68k.sv:1172</a>:11: Delayed assignments (&lt;=) in initial or final block
                                                                                        : ... Suggest blocking assignments (=)
%Warning-MULTIDRIVEN: <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-280" target="file-frame">third_party/cores/fx68k/fx68k.sv:280</a>:10: Signal has multiple driving blocks with different clocking: &#39;fx68k.Nanod&#39;
                      <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-880" target="file-frame">third_party/cores/fx68k/fx68k.sv:880</a>:4: ... Location of first driving block
                      <a href="../../../../third_party/cores/fx68k/fx68k.sv.html#l-725" target="file-frame">third_party/cores/fx68k/fx68k.sv:725</a>:4: ... Location of other driving block

</pre>
</body>