library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity IterDivCore is
	generic(numBits   : posivite := 8);
		port(clk       : in  std_logic;
			  reset     : in  std_logic;
			  start     : in  std_logic;
			  operand0  : in  std_logic_vector((numBits-1) downto 0);
			  operand1  : in  std_logic_vector((numBits-1) downto 0);
			  done      : out std_logic;
			  result    : out std_logic_vector((numbits-1) downto 0));
end IterDivCore;