Drill report for logic_board.kicad_pcb
Created on Mon Jun 19 14:44:42 2023

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'logic_board.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (160 holes)
    T2  0.600mm  0.0236"  (4 holes)  (with 4 slots)
    T3  0.750mm  0.0295"  (50 holes)
    T4  0.950mm  0.0374"  (3 holes)
    T5  1.000mm  0.0394"  (9 holes)
    T6  1.400mm  0.0551"  (3 holes)
    T7  1.500mm  0.0591"  (10 holes)
    T8  1.700mm  0.0669"  (40 holes)

    Total plated holes count 279


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T9  0.650mm  0.0256"  (2 holes)
    T10  3.200mm  0.1260"  (4 holes)

    Total unplated holes count 6
