verilog xil_defaultlib --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/1b7e/hdl/verilog" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/122e/hdl/verilog" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/7d3c/hdl/verilog" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/c45e/hdl/verilog" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/46fd/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ipshared/23c4/hdl/GPIO_LITE_ML_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/23c4/hdl/GPIO_LITE_ML_v1_0.v" \
"../../../bd/system/ip/system_GPIO_LITE_ML_0_1/sim/system_GPIO_LITE_ML_0_1.v" \
"../../../bd/system/ipshared/b180/math_ip.srcs/sources_1/imports/lab2/math_ip.v" \
"../../../bd/system/ip/system_math_ip_0_0/sim/system_math_ip_0_0.v" \
"../../../bd/system/ip/system_ila_0_0/sim/system_ila_0_0.v" \
"../../../bd/system/ip/system_vio_0_0/sim/system_vio_0_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_0/sim/bd_d5b8_ila_lib_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/bd_d5b8_g_inst_0_gigantic_mux.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_1/sim/bd_d5b8_g_inst_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_2/sim/bd_d5b8_slot_0_aw_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_3/sim/bd_d5b8_slot_0_w_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_4/sim/bd_d5b8_slot_0_b_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_5/sim/bd_d5b8_slot_0_ar_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/ip/ip_6/sim/bd_d5b8_slot_0_r_0.v" \
"../../../bd/system/ip/system_system_ila_0_0/bd_0/sim/bd_d5b8.v" \
"../../../bd/system/ip/system_system_ila_0_0/sim/system_system_ila_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
