$date
	Thu Mar 23 13:02:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 8 ! y [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module u_adder $end
$var wire 8 $ A [7:0] $end
$var wire 8 % B [7:0] $end
$var wire 8 & Y [7:0] $end
$var wire 8 ' sum [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 '
b110 &
b10 %
b100 $
b10 #
b100 "
b110 !
$end
#10000
b11 #
b11 %
b1001 !
b1001 &
b1001 '
b110 "
b110 $
#20000
