Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jun 21 19:39:38 2021
| Host         : TotallyNotAHilbertMatrix running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    62 |
|    Minimum number of control sets                        |    62 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    62 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    38 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             130 |           41 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           15 |
| Yes          | No                    | No                     |             352 |          101 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             364 |           95 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal         |                                                                          Enable Signal                                                                         |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                             | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[3]_0 |                2 |              4 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                      | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0            |                2 |              4 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/rst_0/U0/EXT_LPF/lpf_int                                                                                                              |                1 |              5 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                   | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                              |                2 |              5 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                     | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                              |                2 |              5 |
|  system_i/pll_0/inst/clk_out1 | system_i/rst_0/U0/SEQ/seq_cnt_en                                                                                                                               | system_i/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                        |                2 |              6 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE015_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                        |                                                                                                                                                |                3 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE017_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE019_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE025_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE021_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE023_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE027_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE029_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE031_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                3 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE033_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                4 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE035_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE037_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE039_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE03_out                                                                                                                                   | system_i/cfg_0/inst/p_4_in                                                                                                                     |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE041_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE043_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE045_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE047_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE049_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                         |                                                                                                                                                |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0 |                                                                                                                                                |                3 |              8 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                  |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/WORDS[7].BITS[7].FDRE_inst_i_1_n_0                                                                                                         | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE051_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE09_out                                                                                                                                   | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                      |                                                                                                                                                |                4 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE06_out                                                                                                                                   | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE063_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE061_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE013_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                            | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                        |                4 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE059_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1[0]                         |                                                                                                                                                |                4 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE055_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE053_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                2 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE0                                                                                                                                        | system_i/cfg_0/inst/p_4_in                                                                                                                     |                1 |              8 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE011_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                3 |              8 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/cfg_0/inst/p_4_in                                                                                                                     |                5 |             11 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                              |                7 |             12 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                |                                                                                                                                                |                4 |             13 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                 |                                                                                                                                                |                3 |             14 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                             |                                                                                                                                                |                7 |             16 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE057_out                                                                                                                                  | system_i/cfg_0/inst/p_4_in                                                                                                                     |                3 |             16 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                      |                                                                                                                                                |                6 |             16 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                          |                                                                                                                                                |                9 |             28 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                      |                                                                                                                                                |                6 |             28 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[1]_0[0]              |                                                                                                                                                |                9 |             28 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                      |                                                                                                                                                |                7 |             28 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                   |                                                                                                                                                |                9 |             32 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/int_rdata_reg0                                                                                                                             | system_i/cfg_0/inst/p_4_in                                                                                                                     |               18 |             32 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/s_axi_wready                                                                                                                               | system_i/cfg_0/inst/p_4_in                                                                                                                     |                9 |             36 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                 |                                                                                                                                                |               13 |             45 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                        |                                                                                                                                                |               10 |             45 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/int_awready_reg_reg                       |                                                                                                                                                |               15 |             64 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                                |                                                                                                                                                |               42 |            131 |
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


