system.tol2bus.trans_dist::WritebackDirty
system.tol2bus.trans_dist::WritebackClean
system.tol2bus.trans_dist::ReadSharedReq
system.tol2bus.trans_dist::ReadResp
system.tol2bus.trans_dist::ReadExResp
system.tol2bus.trans_dist::ReadExReq
system.tol2bus.trans_dist::ReadCleanReq
system.tol2bus.trans_dist::CleanEvict
system.tol2bus.snoopTraffic
system.tol2bus.snoops
system.tol2bus.snoop_filter.tot_snoops
system.tol2bus.snoop_filter.tot_requests
system.tol2bus.snoop_filter.hit_single_snoops
system.tol2bus.snoop_filter.hit_single_requests
system.tol2bus.snoop_filter.hit_multi_snoops
system.tol2bus.snoop_filter.hit_multi_requests
system.tol2bus.snoop_fanout::underflows
system.tol2bus.snoop_fanout::total
system.tol2bus.snoop_fanout::stdev
system.tol2bus.snoop_fanout::samples
system.tol2bus.snoop_fanout::overflows
system.tol2bus.snoop_fanout::min_value
system.tol2bus.snoop_fanout::mean
system.tol2bus.snoop_fanout::max_value
system.tol2bus.snoop_fanout::4
system.tol2bus.snoop_fanout::3
system.tol2bus.snoop_fanout::2
system.tol2bus.snoop_fanout::1
system.tol2bus.snoop_fanout::0
system.tol2bus.respLayer1.utilization
system.tol2bus.respLayer1.occupancy
system.tol2bus.respLayer0.utilization
system.tol2bus.respLayer0.occupancy
system.tol2bus.reqLayer0.utilization
system.tol2bus.reqLayer0.occupancy
system.tol2bus.pwrStateResidencyTicks::UNDEFINED
system.tol2bus.pkt_size::total
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side
system.tol2bus.pkt_count::total
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side
system.pwrStateResidencyTicks::UNDEFINED
system.mem_ctrls.wrQLenPdf::9
system.mem_ctrls.wrQLenPdf::8
system.mem_ctrls.wrQLenPdf::7
system.mem_ctrls.wrQLenPdf::63
system.mem_ctrls.wrQLenPdf::62
system.mem_ctrls.wrQLenPdf::61
system.mem_ctrls.wrQLenPdf::60
system.mem_ctrls.wrQLenPdf::6
system.mem_ctrls.wrQLenPdf::59
system.mem_ctrls.wrQLenPdf::58
system.mem_ctrls.wrQLenPdf::57
system.mem_ctrls.wrQLenPdf::56
system.mem_ctrls.wrQLenPdf::55
system.mem_ctrls.wrQLenPdf::54
system.mem_ctrls.wrQLenPdf::53
system.mem_ctrls.wrQLenPdf::52
system.mem_ctrls.wrQLenPdf::51
system.mem_ctrls.wrQLenPdf::50
system.mem_ctrls.wrQLenPdf::5
system.mem_ctrls.wrQLenPdf::49
system.mem_ctrls.wrQLenPdf::48
system.mem_ctrls.wrQLenPdf::47
system.mem_ctrls.wrQLenPdf::46
system.mem_ctrls.wrQLenPdf::45
system.mem_ctrls.wrQLenPdf::44
system.mem_ctrls.wrQLenPdf::43
system.mem_ctrls.wrQLenPdf::42
system.mem_ctrls.wrQLenPdf::41
system.mem_ctrls.wrQLenPdf::40
system.mem_ctrls.wrQLenPdf::4
system.mem_ctrls.wrQLenPdf::39
system.mem_ctrls.wrQLenPdf::38
system.mem_ctrls.wrQLenPdf::37
system.mem_ctrls.wrQLenPdf::36
system.mem_ctrls.wrQLenPdf::35
system.mem_ctrls.wrQLenPdf::34
system.mem_ctrls.wrQLenPdf::33
system.mem_ctrls.wrQLenPdf::32
system.mem_ctrls.wrQLenPdf::31
system.mem_ctrls.wrQLenPdf::30
system.mem_ctrls.wrQLenPdf::3
system.mem_ctrls.wrQLenPdf::29
system.mem_ctrls.wrQLenPdf::28
system.mem_ctrls.wrQLenPdf::27
system.mem_ctrls.wrQLenPdf::26
system.mem_ctrls.wrQLenPdf::25
system.mem_ctrls.wrQLenPdf::24
system.mem_ctrls.wrQLenPdf::23
system.mem_ctrls.wrQLenPdf::22
system.mem_ctrls.wrQLenPdf::21
system.mem_ctrls.wrQLenPdf::20
system.mem_ctrls.wrQLenPdf::2
system.mem_ctrls.wrQLenPdf::19
system.mem_ctrls.wrQLenPdf::18
system.mem_ctrls.wrQLenPdf::17
system.mem_ctrls.wrQLenPdf::16
system.mem_ctrls.wrQLenPdf::15
system.mem_ctrls.wrQLenPdf::14
system.mem_ctrls.wrQLenPdf::13
system.mem_ctrls.wrQLenPdf::12
system.mem_ctrls.wrQLenPdf::11
system.mem_ctrls.wrQLenPdf::10
system.mem_ctrls.wrQLenPdf::1
system.mem_ctrls.wrQLenPdf::0
system.mem_ctrls.wrPerTurnAround::total
system.mem_ctrls.wrPerTurnAround::stdev
system.mem_ctrls.wrPerTurnAround::samples
system.mem_ctrls.wrPerTurnAround::mean
system.mem_ctrls.wrPerTurnAround::gmean
system.mem_ctrls.wrPerTurnAround::19
system.mem_ctrls.writeRowHits
system.mem_ctrls.writeRowHitRate
system.mem_ctrls.writeReqs
system.mem_ctrls.writePktSize::6
system.mem_ctrls.writePktSize::5
system.mem_ctrls.writePktSize::4
system.mem_ctrls.writePktSize::3
system.mem_ctrls.writePktSize::2
system.mem_ctrls.writePktSize::1
system.mem_ctrls.writePktSize::0
system.mem_ctrls.writeBursts
system.mem_ctrls.totQLat
system.mem_ctrls.totMemAccLat
system.mem_ctrls.totGap
system.mem_ctrls.totBusLat
system.mem_ctrls.servicedByWrQ
system.mem_ctrls.readRowHits
system.mem_ctrls.readRowHitRate
system.mem_ctrls.readReqs
system.mem_ctrls.readPktSize::6
system.mem_ctrls.readPktSize::5
system.mem_ctrls.readPktSize::4
system.mem_ctrls.readPktSize::3
system.mem_ctrls.readPktSize::2
system.mem_ctrls.readPktSize::1
system.mem_ctrls.readPktSize::0
system.mem_ctrls.readBursts
system.mem_ctrls.rdQLenPdf::9
system.mem_ctrls.rdQLenPdf::8
system.mem_ctrls.rdQLenPdf::7
system.mem_ctrls.rdQLenPdf::6
system.mem_ctrls.rdQLenPdf::5
system.mem_ctrls.rdQLenPdf::4
system.mem_ctrls.rdQLenPdf::31
system.mem_ctrls.rdQLenPdf::30
system.mem_ctrls.rdQLenPdf::3
system.mem_ctrls.rdQLenPdf::29
system.mem_ctrls.rdQLenPdf::28
system.mem_ctrls.rdQLenPdf::27
system.mem_ctrls.rdQLenPdf::26
system.mem_ctrls.rdQLenPdf::25
system.mem_ctrls.rdQLenPdf::24
system.mem_ctrls.rdQLenPdf::23
system.mem_ctrls.rdQLenPdf::22
system.mem_ctrls.rdQLenPdf::21
system.mem_ctrls.rdQLenPdf::20
system.mem_ctrls.rdQLenPdf::2
system.mem_ctrls.rdQLenPdf::19
system.mem_ctrls.rdQLenPdf::18
system.mem_ctrls.rdQLenPdf::17
system.mem_ctrls.rdQLenPdf::16
system.mem_ctrls.rdQLenPdf::15
system.mem_ctrls.rdQLenPdf::14
system.mem_ctrls.rdQLenPdf::13
system.mem_ctrls.rdQLenPdf::12
system.mem_ctrls.rdQLenPdf::11
system.mem_ctrls.rdQLenPdf::10
system.mem_ctrls.rdQLenPdf::1
system.mem_ctrls.rdQLenPdf::0
system.mem_ctrls.rdPerTurnAround::total
system.mem_ctrls.rdPerTurnAround::stdev
system.mem_ctrls.rdPerTurnAround::samples
system.mem_ctrls.rdPerTurnAround::mean
system.mem_ctrls.rdPerTurnAround::0-127
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED
system.mem_ctrls.priorityMinLatency
system.mem_ctrls.priorityMaxLatency
system.mem_ctrls.perBankWrBursts::9
system.mem_ctrls.perBankWrBursts::8
system.mem_ctrls.perBankWrBursts::7
system.mem_ctrls.perBankWrBursts::6
system.mem_ctrls.perBankWrBursts::5
system.mem_ctrls.perBankWrBursts::4
system.mem_ctrls.perBankWrBursts::3
system.mem_ctrls.perBankWrBursts::2
system.mem_ctrls.perBankWrBursts::15
system.mem_ctrls.perBankWrBursts::14
system.mem_ctrls.perBankWrBursts::13
system.mem_ctrls.perBankWrBursts::12
system.mem_ctrls.perBankWrBursts::11
system.mem_ctrls.perBankWrBursts::10
system.mem_ctrls.perBankWrBursts::1
system.mem_ctrls.perBankWrBursts::0
system.mem_ctrls.perBankRdBursts::9
system.mem_ctrls.perBankRdBursts::8
system.mem_ctrls.perBankRdBursts::7
system.mem_ctrls.perBankRdBursts::6
system.mem_ctrls.perBankRdBursts::5
system.mem_ctrls.perBankRdBursts::4
system.mem_ctrls.perBankRdBursts::3
system.mem_ctrls.perBankRdBursts::2
system.mem_ctrls.perBankRdBursts::15
system.mem_ctrls.perBankRdBursts::14
system.mem_ctrls.perBankRdBursts::13
system.mem_ctrls.perBankRdBursts::12
system.mem_ctrls.perBankRdBursts::11
system.mem_ctrls.perBankRdBursts::10
system.mem_ctrls.perBankRdBursts::1
system.mem_ctrls.perBankRdBursts::0
system.mem_ctrls.peakBW
system.mem_ctrls.pageHitRate
system.mem_ctrls.numWrRetry
system.mem_ctrls.num_writes::.writebacks
system.mem_ctrls.num_writes::total
system.mem_ctrls.numWriteReadTurnArounds
system.mem_ctrls.numStayWriteState
system.mem_ctrls.numStayReadState
system.mem_ctrls.numReadWriteTurnArounds
system.mem_ctrls.num_reads::total
system.mem_ctrls.num_reads::.cpu.inst
system.mem_ctrls.num_reads::.cpu.data
system.mem_ctrls.numRdRetry
system.mem_ctrls.neitherReadNorWriteReqs
system.mem_ctrls.mergedWrBursts
system.mem_ctrls.masterWriteTotalLat::.writebacks
system.mem_ctrls.masterWriteRate::.writebacks
system.mem_ctrls.masterWriteBytes::.writebacks
system.mem_ctrls.masterWriteAvgLat::.writebacks
system.mem_ctrls.masterWriteAccesses::.writebacks
system.mem_ctrls.masterReadTotalLat::.cpu.inst
system.mem_ctrls.masterReadTotalLat::.cpu.data
system.mem_ctrls.masterReadRate::.cpu.inst
system.mem_ctrls.masterReadRate::.cpu.data
system.mem_ctrls.masterReadBytes::.cpu.inst
system.mem_ctrls.masterReadBytes::.cpu.data
system.mem_ctrls.masterReadAvgLat::.cpu.inst
system.mem_ctrls.masterReadAvgLat::.cpu.data
system.mem_ctrls.masterReadAccesses::.cpu.inst
system.mem_ctrls.masterReadAccesses::.cpu.data
system.mem_ctrls.bytes_written::.writebacks
system.mem_ctrls.bytes_written::total
system.mem_ctrls.bytesWrittenSys
system.mem_ctrls.bytesWritten
system.mem_ctrls.bytesReadWrQ
system.mem_ctrls.bytes_read::total
system.mem_ctrls.bytesReadSys
system.mem_ctrls.bytesReadDRAM
system.mem_ctrls.bytes_read::.cpu.inst
system.mem_ctrls.bytes_read::.cpu.data
system.mem_ctrls.bytesPerActivate::total
system.mem_ctrls.bytesPerActivate::stdev
system.mem_ctrls.bytesPerActivate::samples
system.mem_ctrls.bytesPerActivate::mean
system.mem_ctrls.bytesPerActivate::gmean
system.mem_ctrls.bytesPerActivate::896-1023
system.mem_ctrls.bytesPerActivate::768-895
system.mem_ctrls.bytesPerActivate::640-767
system.mem_ctrls.bytesPerActivate::512-639
system.mem_ctrls.bytesPerActivate::384-511
system.mem_ctrls.bytesPerActivate::256-383
system.mem_ctrls.bytesPerActivate::128-255
system.mem_ctrls.bytesPerActivate::1024-1151
system.mem_ctrls.bytesPerActivate::0-127
system.mem_ctrls.bytes_inst_read::total
system.mem_ctrls.bytes_inst_read::.cpu.inst
system.mem_ctrls.bw_write::.writebacks
system.mem_ctrls.bw_write::total
system.mem_ctrls.bw_total::.writebacks
system.mem_ctrls.bw_total::total
system.mem_ctrls.bw_total::.cpu.inst
system.mem_ctrls.bw_total::.cpu.data
system.mem_ctrls.bw_read::total
system.mem_ctrls.bw_read::.cpu.inst
system.mem_ctrls.bw_read::.cpu.data
system.mem_ctrls.bw_inst_read::total
system.mem_ctrls.bw_inst_read::.cpu.inst
system.mem_ctrls.busUtilWrite
system.mem_ctrls.busUtilRead
system.mem_ctrls.busUtil
system.mem_ctrls.avgWrQLen
system.mem_ctrls.avgWrBWSys
system.mem_ctrls.avgWrBW
system.mem_ctrls.avgRdQLen
system.mem_ctrls.avgRdBWSys
system.mem_ctrls.avgRdBW
system.mem_ctrls.avgQLat
system.mem_ctrls.avgPriority_.writebacks::samples
system.mem_ctrls.avgPriority_.cpu.inst::samples
system.mem_ctrls.avgPriority_.cpu.data::samples
system.mem_ctrls.avgMemAccLat
system.mem_ctrls.avgGap
system.mem_ctrls.avgBusLat
system.mem_ctrls_1.writeEnergy
system.mem_ctrls_1.totalIdleTime
system.mem_ctrls_1.totalEnergy
system.mem_ctrls_1.selfRefreshEnergy
system.mem_ctrls_1.refreshEnergy
system.mem_ctrls_1.readEnergy
system.mem_ctrls_1.prePowerDownEnergy
system.mem_ctrls_1.preEnergy
system.mem_ctrls_1.preBackEnergy
system.mem_ctrls_1.memoryStateTime::SREF
system.mem_ctrls_1.memoryStateTime::REF
system.mem_ctrls_1.memoryStateTime::PRE_PDN
system.mem_ctrls_1.memoryStateTime::IDLE
system.mem_ctrls_1.memoryStateTime::ACT_PDN
system.mem_ctrls_1.memoryStateTime::ACT
system.mem_ctrls_1.averagePower
system.mem_ctrls_1.actPowerDownEnergy
system.mem_ctrls_1.actEnergy
system.mem_ctrls_1.actBackEnergy
system.mem_ctrls_0.writeEnergy
system.mem_ctrls_0.totalIdleTime
system.mem_ctrls_0.totalEnergy
system.mem_ctrls_0.selfRefreshEnergy
system.mem_ctrls_0.refreshEnergy
system.mem_ctrls_0.readEnergy
system.mem_ctrls_0.prePowerDownEnergy
system.mem_ctrls_0.preEnergy
system.mem_ctrls_0.preBackEnergy
system.mem_ctrls_0.memoryStateTime::SREF
system.mem_ctrls_0.memoryStateTime::REF
system.mem_ctrls_0.memoryStateTime::PRE_PDN
system.mem_ctrls_0.memoryStateTime::IDLE
system.mem_ctrls_0.memoryStateTime::ACT_PDN
system.mem_ctrls_0.memoryStateTime::ACT
system.mem_ctrls_0.averagePower
system.mem_ctrls_0.actPowerDownEnergy
system.mem_ctrls_0.actEnergy
system.mem_ctrls_0.actBackEnergy
system.membus.trans_dist::ReadSharedReq
system.membus.trans_dist::ReadResp
system.membus.trans_dist::ReadExResp
system.membus.trans_dist::ReadExReq
system.membus.snoopTraffic
system.membus.snoops
system.membus.snoop_filter.tot_snoops
system.membus.snoop_filter.tot_requests
system.membus.snoop_filter.hit_single_snoops
system.membus.snoop_filter.hit_single_requests
system.membus.snoop_filter.hit_multi_snoops
system.membus.snoop_filter.hit_multi_requests
system.membus.snoop_fanout::underflows
system.membus.snoop_fanout::total
system.membus.snoop_fanout::stdev
system.membus.snoop_fanout::samples
system.membus.snoop_fanout::overflows
system.membus.snoop_fanout::min_value
system.membus.snoop_fanout::mean
system.membus.snoop_fanout::max_value
system.membus.snoop_fanout::1
system.membus.snoop_fanout::0
system.membus.respLayer1.utilization
system.membus.respLayer1.occupancy
system.membus.reqLayer2.utilization
system.membus.reqLayer2.occupancy
system.membus.pwrStateResidencyTicks::UNDEFINED
system.membus.pkt_size::total
system.membus.pkt_size_system.l2.mem_side::total
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port
system.membus.pkt_count::total
system.membus.pkt_count_system.l2.mem_side::total
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port
system.l2.WritebackDirty_hits::.writebacks
system.l2.WritebackDirty_hits::total
system.l2.WritebackDirty_accesses::.writebacks
system.l2.WritebackDirty_accesses::total
system.l2.WritebackClean_hits::.writebacks
system.l2.WritebackClean_hits::total
system.l2.WritebackClean_accesses::.writebacks
system.l2.WritebackClean_accesses::total
system.l2.tags.warmup_cycle
system.l2.tags.total_refs
system.l2.tags.tagsinuse
system.l2.tags.tag_accesses
system.l2.tags.sampled_refs
system.l2.tags.pwrStateResidencyTicks::UNDEFINED
system.l2.tags.occ_task_id_percent::1024
system.l2.tags.occ_task_id_blocks::1024
system.l2.tags.occ_percent::.writebacks
system.l2.tags.occ_percent::total
system.l2.tags.occ_percent::.cpu.inst
system.l2.tags.occ_percent::.cpu.data
system.l2.tags.occ_blocks::.writebacks
system.l2.tags.occ_blocks::.cpu.inst
system.l2.tags.occ_blocks::.cpu.data
system.l2.tags.data_accesses
system.l2.tags.avg_refs
system.l2.tags.age_task_id_blocks_1024::3
system.l2.tags.age_task_id_blocks_1024::2
system.l2.tags.age_task_id_blocks_1024::1
system.l2.tags.age_task_id_blocks_1024::0
system.l2.replacements
system.l2.ReadSharedReq_mshr_miss_rate::total
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data
system.l2.ReadSharedReq_mshr_miss_latency::total
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data
system.l2.ReadSharedReq_mshr_misses::total
system.l2.ReadSharedReq_mshr_misses::.cpu.data
system.l2.ReadSharedReq_miss_rate::total
system.l2.ReadSharedReq_miss_rate::.cpu.data
system.l2.ReadSharedReq_miss_latency::total
system.l2.ReadSharedReq_miss_latency::.cpu.data
system.l2.ReadSharedReq_misses::total
system.l2.ReadSharedReq_misses::.cpu.data
system.l2.ReadSharedReq_hits::total
system.l2.ReadSharedReq_hits::.cpu.data
system.l2.ReadSharedReq_avg_mshr_miss_latency::total
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data
system.l2.ReadSharedReq_avg_miss_latency::total
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data
system.l2.ReadSharedReq_accesses::total
system.l2.ReadSharedReq_accesses::.cpu.data
system.l2.ReadExReq_mshr_miss_rate::total
system.l2.ReadExReq_mshr_miss_rate::.cpu.data
system.l2.ReadExReq_mshr_miss_latency::total
system.l2.ReadExReq_mshr_miss_latency::.cpu.data
system.l2.ReadExReq_mshr_misses::total
system.l2.ReadExReq_mshr_misses::.cpu.data
system.l2.ReadExReq_miss_rate::total
system.l2.ReadExReq_miss_rate::.cpu.data
system.l2.ReadExReq_miss_latency::total
system.l2.ReadExReq_miss_latency::.cpu.data
system.l2.ReadExReq_misses::total
system.l2.ReadExReq_misses::.cpu.data
system.l2.ReadExReq_hits::total
system.l2.ReadExReq_hits::.cpu.data
system.l2.ReadExReq_avg_mshr_miss_latency::total
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data
system.l2.ReadExReq_avg_miss_latency::total
system.l2.ReadExReq_avg_miss_latency::.cpu.data
system.l2.ReadExReq_accesses::total
system.l2.ReadExReq_accesses::.cpu.data
system.l2.ReadCleanReq_mshr_miss_rate::total
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst
system.l2.ReadCleanReq_mshr_miss_latency::total
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst
system.l2.ReadCleanReq_mshr_misses::total
system.l2.ReadCleanReq_mshr_misses::.cpu.inst
system.l2.ReadCleanReq_miss_rate::total
system.l2.ReadCleanReq_miss_rate::.cpu.inst
system.l2.ReadCleanReq_miss_latency::total
system.l2.ReadCleanReq_miss_latency::.cpu.inst
system.l2.ReadCleanReq_misses::total
system.l2.ReadCleanReq_misses::.cpu.inst
system.l2.ReadCleanReq_hits::total
system.l2.ReadCleanReq_hits::.cpu.inst
system.l2.ReadCleanReq_avg_mshr_miss_latency::total
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst
system.l2.ReadCleanReq_avg_miss_latency::total
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst
system.l2.ReadCleanReq_accesses::total
system.l2.ReadCleanReq_accesses::.cpu.inst
system.l2.pwrStateResidencyTicks::UNDEFINED
system.l2.overall_mshr_miss_rate::total
system.l2.overall_mshr_miss_rate::.cpu.inst
system.l2.overall_mshr_miss_rate::.cpu.data
system.l2.overall_mshr_miss_latency::total
system.l2.overall_mshr_miss_latency::.cpu.inst
system.l2.overall_mshr_miss_latency::.cpu.data
system.l2.overall_mshr_misses::total
system.l2.overall_mshr_misses::.cpu.inst
system.l2.overall_mshr_misses::.cpu.data
system.l2.overall_miss_rate::total
system.l2.overall_miss_rate::.cpu.inst
system.l2.overall_miss_rate::.cpu.data
system.l2.overall_miss_latency::total
system.l2.overall_miss_latency::.cpu.inst
system.l2.overall_miss_latency::.cpu.data
system.l2.overall_misses::total
system.l2.overall_misses::.cpu.inst
system.l2.overall_misses::.cpu.data
system.l2.overall_hits::total
system.l2.overall_hits::.cpu.inst
system.l2.overall_hits::.cpu.data
system.l2.overall_avg_mshr_miss_latency::total
system.l2.overall_avg_mshr_miss_latency::.cpu.inst
system.l2.overall_avg_mshr_miss_latency::.cpu.data
system.l2.overall_avg_miss_latency::total
system.l2.overall_avg_miss_latency::.cpu.inst
system.l2.overall_avg_miss_latency::.cpu.data
system.l2.overall_accesses::total
system.l2.overall_accesses::.cpu.inst
system.l2.overall_accesses::.cpu.data
system.l2.demand_mshr_miss_rate::total
system.l2.demand_mshr_miss_rate::.cpu.inst
system.l2.demand_mshr_miss_rate::.cpu.data
system.l2.demand_mshr_miss_latency::total
system.l2.demand_mshr_miss_latency::.cpu.inst
system.l2.demand_mshr_miss_latency::.cpu.data
system.l2.demand_mshr_misses::total
system.l2.demand_mshr_misses::.cpu.inst
system.l2.demand_mshr_misses::.cpu.data
system.l2.demand_miss_rate::total
system.l2.demand_miss_rate::.cpu.inst
system.l2.demand_miss_rate::.cpu.data
system.l2.demand_miss_latency::total
system.l2.demand_miss_latency::.cpu.inst
system.l2.demand_miss_latency::.cpu.data
system.l2.demand_misses::total
system.l2.demand_misses::.cpu.inst
system.l2.demand_misses::.cpu.data
system.l2.demand_hits::total
system.l2.demand_hits::.cpu.inst
system.l2.demand_hits::.cpu.data
system.l2.demand_avg_mshr_miss_latency::total
system.l2.demand_avg_mshr_miss_latency::.cpu.inst
system.l2.demand_avg_mshr_miss_latency::.cpu.data
system.l2.demand_avg_miss_latency::total
system.l2.demand_avg_miss_latency::.cpu.inst
system.l2.demand_avg_miss_latency::.cpu.data
system.l2.demand_accesses::total
system.l2.demand_accesses::.cpu.inst
system.l2.demand_accesses::.cpu.data
system.l2.blocked::no_targets
system.l2.blocked::no_mshrs
system.l2.blocked_cycles::no_targets
system.l2.blocked_cycles::no_mshrs
system.l2.avg_blocked_cycles::no_targets
system.l2.avg_blocked_cycles::no_mshrs
system.cpu.workload.numSyscalls
system.cpu_voltage_domain.voltage
system.cpu.timesIdled
system.cpu.rob.rob_writes
system.cpu.rob.rob_reads
system.cpu.rename.UndoneMaps
system.cpu.rename.UnblockCycles
system.cpu.rename.tempSerializingInsts
system.cpu.rename.SquashCycles
system.cpu.rename.SQFullEvents
system.cpu.rename.skidInsts
system.cpu.rename.serializingInsts
system.cpu.rename.serializeStallCycles
system.cpu.rename.RunCycles
system.cpu.rename.ROBFullEvents
system.cpu.rename.RenameLookups
system.cpu.rename.RenamedOperands
system.cpu.rename.RenamedInsts
system.cpu.rename.LQFullEvents
system.cpu.rename.IQFullEvents
system.cpu.rename.int_rename_lookups
system.cpu.rename.IdleCycles
system.cpu.rename.fp_rename_lookups
system.cpu.rename.CommittedMaps
system.cpu.rename.BlockCycles
system.cpu.pwrStateResidencyTicks::ON
system.cpu.numWorkItemsStarted
system.cpu.numWorkItemsCompleted
system.cpu.numCycles
system.cpu.misc_regfile_reads
system.cpu.memDep0.insertedStores
system.cpu.memDep0.insertedLoads
system.cpu.memDep0.conflictingStores
system.cpu.memDep0.conflictingLoads
system.cpu.itb.wrMisses
system.cpu.itb.wrAccesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED
system.cpu.itb_walker_cache.tags.warmup_cycle
system.cpu.itb_walker_cache.tags.total_refs
system.cpu.itb_walker_cache.tags.tagsinuse
system.cpu.itb_walker_cache.tags.tag_accesses
system.cpu.itb_walker_cache.tags.sampled_refs
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED
system.cpu.itb_walker_cache.tags.data_accesses
system.cpu.itb_walker_cache.tags.avg_refs
system.cpu.itb_walker_cache.replacements
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED
system.cpu.itb_walker_cache.blocked::no_targets
system.cpu.itb_walker_cache.blocked::no_mshrs
system.cpu.itb_walker_cache.blocked_cycles::no_targets
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs
system.cpu.itb.rdMisses
system.cpu.itb.rdAccesses
system.cpu.iq.vec_inst_queue_writes
system.cpu.iq.vec_inst_queue_wakeup_accesses
system.cpu.iq.vec_inst_queue_reads
system.cpu.iq.vec_alu_accesses
system.cpu.iq.rate
system.cpu.iq.issued_per_cycle::underflows
system.cpu.iq.issued_per_cycle::total
system.cpu.iq.issued_per_cycle::stdev
system.cpu.iq.issued_per_cycle::samples
system.cpu.iq.issued_per_cycle::overflows
system.cpu.iq.issued_per_cycle::min_value
system.cpu.iq.issued_per_cycle::mean
system.cpu.iq.issued_per_cycle::max_value
system.cpu.iq.issued_per_cycle::8
system.cpu.iq.issued_per_cycle::7
system.cpu.iq.issued_per_cycle::6
system.cpu.iq.issued_per_cycle::5
system.cpu.iq.issued_per_cycle::4
system.cpu.iq.issued_per_cycle::3
system.cpu.iq.issued_per_cycle::2
system.cpu.iq.issued_per_cycle::1
system.cpu.iq.issued_per_cycle::0
system.cpu.iq.iqSquashedOperandsExamined
system.cpu.iq.iqSquashedNonSpecRemoved
system.cpu.iq.iqSquashedInstsIssued
system.cpu.iq.iqSquashedInstsExamined
system.cpu.iq.iqNonSpecInstsAdded
system.cpu.iq.iqInstsIssued
system.cpu.iq.iqInstsAdded
system.cpu.iq.int_inst_queue_writes
system.cpu.iq.int_inst_queue_wakeup_accesses
system.cpu.iq.int_inst_queue_reads
system.cpu.iq.int_alu_accesses
system.cpu.iq.FU_type_0::total
system.cpu.iq.FU_type_0::SimdSqrt
system.cpu.iq.FU_type_0::SimdShiftAcc
system.cpu.iq.FU_type_0::SimdShift
system.cpu.iq.FU_type_0::SimdShaSigma3
system.cpu.iq.FU_type_0::SimdShaSigma2
system.cpu.iq.FU_type_0::SimdSha256Hash2
system.cpu.iq.FU_type_0::SimdSha256Hash
system.cpu.iq.FU_type_0::SimdSha1Hash2
system.cpu.iq.FU_type_0::SimdSha1Hash
system.cpu.iq.FU_type_0::SimdMultAcc
system.cpu.iq.FU_type_0::SimdMult
system.cpu.iq.FU_type_0::SimdMisc
system.cpu.iq.FU_type_0::SimdFloatSqrt
system.cpu.iq.FU_type_0::SimdFloatMultAcc
system.cpu.iq.FU_type_0::SimdFloatMult
system.cpu.iq.FU_type_0::SimdFloatMisc
system.cpu.iq.FU_type_0::SimdFloatDiv
system.cpu.iq.FU_type_0::SimdFloatCvt
system.cpu.iq.FU_type_0::SimdFloatCmp
system.cpu.iq.FU_type_0::SimdFloatAlu
system.cpu.iq.FU_type_0::SimdFloatAdd
system.cpu.iq.FU_type_0::SimdCvt
system.cpu.iq.FU_type_0::SimdCmp
system.cpu.iq.FU_type_0::SimdAlu
system.cpu.iq.FU_type_0::SimdAesMix
system.cpu.iq.FU_type_0::SimdAes
system.cpu.iq.FU_type_0::SimdAddAcc
system.cpu.iq.FU_type_0::SimdAdd
system.cpu.iq.FU_type_0::No_OpClass
system.cpu.iq.FU_type_0::MemWrite
system.cpu.iq.FU_type_0::MemRead
system.cpu.iq.FU_type_0::IprAccess
system.cpu.iq.FU_type_0::IntMult
system.cpu.iq.FU_type_0::IntDiv
system.cpu.iq.FU_type_0::IntAlu
system.cpu.iq.FU_type_0::InstPrefetch
system.cpu.iq.FU_type_0::FloatSqrt
system.cpu.iq.FU_type_0::FloatMultAcc
system.cpu.iq.FU_type_0::FloatMult
system.cpu.iq.FU_type_0::FloatMisc
system.cpu.iq.FU_type_0::FloatMemWrite
system.cpu.iq.FU_type_0::FloatMemRead
system.cpu.iq.FU_type_0::FloatDiv
system.cpu.iq.FU_type_0::FloatCvt
system.cpu.iq.FU_type_0::FloatCmp
system.cpu.iq.FU_type_0::FloatAdd
system.cpu.iq.fu_full::SimdSqrt
system.cpu.iq.fu_full::SimdShiftAcc
system.cpu.iq.fu_full::SimdShift
system.cpu.iq.fu_full::SimdShaSigma3
system.cpu.iq.fu_full::SimdShaSigma2
system.cpu.iq.fu_full::SimdSha256Hash2
system.cpu.iq.fu_full::SimdSha256Hash
system.cpu.iq.fu_full::SimdSha1Hash2
system.cpu.iq.fu_full::SimdSha1Hash
system.cpu.iq.fu_full::SimdMultAcc
system.cpu.iq.fu_full::SimdMult
system.cpu.iq.fu_full::SimdMisc
system.cpu.iq.fu_full::SimdFloatSqrt
system.cpu.iq.fu_full::SimdFloatMultAcc
system.cpu.iq.fu_full::SimdFloatMult
system.cpu.iq.fu_full::SimdFloatMisc
system.cpu.iq.fu_full::SimdFloatDiv
system.cpu.iq.fu_full::SimdFloatCvt
system.cpu.iq.fu_full::SimdFloatCmp
system.cpu.iq.fu_full::SimdFloatAlu
system.cpu.iq.fu_full::SimdFloatAdd
system.cpu.iq.fu_full::SimdCvt
system.cpu.iq.fu_full::SimdCmp
system.cpu.iq.fu_full::SimdAlu
system.cpu.iq.fu_full::SimdAesMix
system.cpu.iq.fu_full::SimdAes
system.cpu.iq.fu_full::SimdAddAcc
system.cpu.iq.fu_full::SimdAdd
system.cpu.iq.fu_full::No_OpClass
system.cpu.iq.fu_full::MemWrite
system.cpu.iq.fu_full::MemRead
system.cpu.iq.fu_full::IprAccess
system.cpu.iq.fu_full::IntMult
system.cpu.iq.fu_full::IntDiv
system.cpu.iq.fu_full::IntAlu
system.cpu.iq.fu_full::InstPrefetch
system.cpu.iq.fu_full::FloatSqrt
system.cpu.iq.fu_full::FloatMultAcc
system.cpu.iq.fu_full::FloatMult
system.cpu.iq.fu_full::FloatMisc
system.cpu.iq.fu_full::FloatMemRead
system.cpu.iq.fu_full::FloatDiv
system.cpu.iq.fu_full::FloatCvt
system.cpu.iq.fu_full::FloatCmp
system.cpu.iq.fu_full::FloatAdd
system.cpu.iq.fu_busy_rate
system.cpu.iq.fu_busy_cnt
system.cpu.iq.fp_inst_queue_writes
system.cpu.iq.fp_inst_queue_wakeup_accesses
system.cpu.iq.fp_inst_queue_reads
system.cpu.iq.fp_alu_accesses
system.cpu.ipc_total
system.cpu.ipc
system.cpu.int_regfile_writes
system.cpu.int_regfile_reads
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED
system.cpu.iew.wb_sent
system.cpu.iew.wb_rate
system.cpu.iew.wb_producers
system.cpu.iew.wb_fanout
system.cpu.iew.wb_count
system.cpu.iew.wb_consumers
system.cpu.iew.predictedTakenIncorrect
system.cpu.iew.predictedNotTakenIncorrect
system.cpu.iew.memOrderViolationEvents
system.cpu.iew.lsq.thread0.squashedStores
system.cpu.iew.lsq.thread0.squashedLoads
system.cpu.iew.lsq.thread0.rescheduledLoads
system.cpu.iew.lsq.thread0.memOrderViolation
system.cpu.iew.lsq.thread0.invAddrSwpfs
system.cpu.iew.lsq.thread0.invAddrLoads
system.cpu.iew.lsq.thread0.ignoredResponses
system.cpu.iew.lsq.thread0.forwLoads
system.cpu.iew.lsq.thread0.cacheBlocked
system.cpu.iew.lsq.thread0.blockedLoads
system.cpu.iew.iewUnblockCycles
system.cpu.iew.iewSquashCycles
system.cpu.iew.iewLSQFullEvents
system.cpu.iew.iewIQFullEvents
system.cpu.iew.iewIdleCycles
system.cpu.iew.iewExecutedInsts
system.cpu.iew.iewExecSquashedInsts
system.cpu.iew.iewExecLoadInsts
system.cpu.iew.iewDispStoreInsts
system.cpu.iew.iewDispSquashedInsts
system.cpu.iew.iewDispNonSpecInsts
system.cpu.iew.iewDispLoadInsts
system.cpu.iew.iewDispatchedInsts
system.cpu.iew.iewBlockCycles
system.cpu.iew.exec_swp
system.cpu.iew.exec_stores
system.cpu.iew.exec_refs
system.cpu.iew.exec_rate
system.cpu.iew.exec_nop
system.cpu.iew.exec_branches
system.cpu.iew.branchMispredicts
system.cpu.idleCycles
system.cpu.icache.writebacks::.writebacks
system.cpu.icache.writebacks::total
system.cpu.icache.tags.warmup_cycle
system.cpu.icache.tags.total_refs
system.cpu.icache.tags.tagsinuse
system.cpu.icache.tags.tag_accesses
system.cpu.icache.tags.sampled_refs
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED
system.cpu.icache.tags.occ_task_id_percent::1024
system.cpu.icache.tags.occ_task_id_blocks::1024
system.cpu.icache.tags.occ_percent::total
system.cpu.icache.tags.occ_percent::.cpu.inst
system.cpu.icache.tags.occ_blocks::.cpu.inst
system.cpu.icache.tags.data_accesses
system.cpu.icache.tags.avg_refs
system.cpu.icache.tags.age_task_id_blocks_1024::3
system.cpu.icache.tags.age_task_id_blocks_1024::0
system.cpu.icache.replacements
system.cpu.icache.ReadReq_mshr_miss_rate::total
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst
system.cpu.icache.ReadReq_mshr_miss_latency::total
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst
system.cpu.icache.ReadReq_mshr_misses::total
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst
system.cpu.icache.ReadReq_mshr_hits::total
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst
system.cpu.icache.ReadReq_miss_rate::total
system.cpu.icache.ReadReq_miss_rate::.cpu.inst
system.cpu.icache.ReadReq_miss_latency::total
system.cpu.icache.ReadReq_miss_latency::.cpu.inst
system.cpu.icache.ReadReq_misses::total
system.cpu.icache.ReadReq_misses::.cpu.inst
system.cpu.icache.ReadReq_hits::total
system.cpu.icache.ReadReq_hits::.cpu.inst
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst
system.cpu.icache.ReadReq_avg_miss_latency::total
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst
system.cpu.icache.ReadReq_accesses::total
system.cpu.icache.ReadReq_accesses::.cpu.inst
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED
system.cpu.icache.overall_mshr_miss_rate::total
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst
system.cpu.icache.overall_mshr_miss_latency::total
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst
system.cpu.icache.overall_mshr_misses::total
system.cpu.icache.overall_mshr_misses::.cpu.inst
system.cpu.icache.overall_mshr_hits::total
system.cpu.icache.overall_mshr_hits::.cpu.inst
system.cpu.icache.overall_miss_rate::total
system.cpu.icache.overall_miss_rate::.cpu.inst
system.cpu.icache.overall_miss_latency::total
system.cpu.icache.overall_miss_latency::.cpu.inst
system.cpu.icache.overall_misses::total
system.cpu.icache.overall_misses::.cpu.inst
system.cpu.icache.overall_hits::total
system.cpu.icache.overall_hits::.cpu.inst
system.cpu.icache.overall_avg_mshr_miss_latency::total
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst
system.cpu.icache.overall_avg_miss_latency::total
system.cpu.icache.overall_avg_miss_latency::.cpu.inst
system.cpu.icache.overall_accesses::total
system.cpu.icache.overall_accesses::.cpu.inst
system.cpu.icache.demand_mshr_miss_rate::total
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst
system.cpu.icache.demand_mshr_miss_latency::total
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst
system.cpu.icache.demand_mshr_misses::total
system.cpu.icache.demand_mshr_misses::.cpu.inst
system.cpu.icache.demand_mshr_hits::total
system.cpu.icache.demand_mshr_hits::.cpu.inst
system.cpu.icache.demand_miss_rate::total
system.cpu.icache.demand_miss_rate::.cpu.inst
system.cpu.icache.demand_miss_latency::total
system.cpu.icache.demand_miss_latency::.cpu.inst
system.cpu.icache.demand_misses::total
system.cpu.icache.demand_misses::.cpu.inst
system.cpu.icache.demand_hits::total
system.cpu.icache.demand_hits::.cpu.inst
system.cpu.icache.demand_avg_mshr_miss_latency::total
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst
system.cpu.icache.demand_avg_miss_latency::total
system.cpu.icache.demand_avg_miss_latency::.cpu.inst
system.cpu.icache.demand_accesses::total
system.cpu.icache.demand_accesses::.cpu.inst
system.cpu.icache.blocked::no_targets
system.cpu.icache.blocked::no_mshrs
system.cpu.icache.blocked_cycles::no_targets
system.cpu.icache.blocked_cycles::no_mshrs
system.cpu.icache.avg_blocked_cycles::no_targets
system.cpu.icache.avg_blocked_cycles::no_mshrs
system.cpu.fp_regfile_writes
system.cpu.fp_regfile_reads
system.cpu.fetch.SquashCycles
system.cpu.fetch.rateDist::underflows
system.cpu.fetch.rateDist::total
system.cpu.fetch.rateDist::stdev
system.cpu.fetch.rateDist::samples
system.cpu.fetch.rateDist::overflows
system.cpu.fetch.rateDist::min_value
system.cpu.fetch.rateDist::mean
system.cpu.fetch.rateDist::max_value
system.cpu.fetch.rateDist::8
system.cpu.fetch.rateDist::7
system.cpu.fetch.rateDist::6
system.cpu.fetch.rateDist::5
system.cpu.fetch.rateDist::4
system.cpu.fetch.rateDist::3
system.cpu.fetch.rateDist::2
system.cpu.fetch.rateDist::1
system.cpu.fetch.rateDist::0
system.cpu.fetch.predictedBranches
system.cpu.fetch.PendingTrapStallCycles
system.cpu.fetch.PendingQuiesceStallCycles
system.cpu.fetch.MiscStallCycles
system.cpu.fetch.Insts
system.cpu.fetch.IcacheWaitRetryStallCycles
system.cpu.fetch.icacheStallCycles
system.cpu.fetch.IcacheSquashes
system.cpu.fetch.Cycles
system.cpu.fetch.CacheLines
system.cpu.fetch.branchRate
system.cpu.fetch.Branches
system.cpu.dtb.wrMisses
system.cpu.dtb.wrAccesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED
system.cpu.dtb_walker_cache.tags.warmup_cycle
system.cpu.dtb_walker_cache.tags.total_refs
system.cpu.dtb_walker_cache.tags.tagsinuse
system.cpu.dtb_walker_cache.tags.tag_accesses
system.cpu.dtb_walker_cache.tags.sampled_refs
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED
system.cpu.dtb_walker_cache.tags.data_accesses
system.cpu.dtb_walker_cache.tags.avg_refs
system.cpu.dtb_walker_cache.replacements
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED
system.cpu.dtb_walker_cache.blocked::no_targets
system.cpu.dtb_walker_cache.blocked::no_mshrs
system.cpu.dtb_walker_cache.blocked_cycles::no_targets
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs
system.cpu.dtb.rdMisses
system.cpu.dtb.rdAccesses
system.cpu.decode.UnblockCycles
system.cpu.decode.SquashCycles
system.cpu.decode.RunCycles
system.cpu.decode.IdleCycles
system.cpu.decode.DecodedInsts
system.cpu.decode.BlockedCycles
system.cpu.dcache.WriteReq_mshr_miss_rate::total
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data
system.cpu.dcache.WriteReq_mshr_miss_latency::total
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data
system.cpu.dcache.WriteReq_mshr_misses::total
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data
system.cpu.dcache.WriteReq_mshr_hits::total
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data
system.cpu.dcache.WriteReq_miss_rate::total
system.cpu.dcache.WriteReq_miss_rate::.cpu.data
system.cpu.dcache.WriteReq_miss_latency::total
system.cpu.dcache.WriteReq_miss_latency::.cpu.data
system.cpu.dcache.WriteReq_misses::total
system.cpu.dcache.WriteReq_misses::.cpu.data
system.cpu.dcache.WriteReq_hits::total
system.cpu.dcache.WriteReq_hits::.cpu.data
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data
system.cpu.dcache.WriteReq_avg_miss_latency::total
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data
system.cpu.dcache.WriteReq_accesses::total
system.cpu.dcache.WriteReq_accesses::.cpu.data
system.cpu.dcache.writebacks::.writebacks
system.cpu.dcache.writebacks::total
system.cpu.dcache.tags.warmup_cycle
system.cpu.dcache.tags.total_refs
system.cpu.dcache.tags.tagsinuse
system.cpu.dcache.tags.tag_accesses
system.cpu.dcache.tags.sampled_refs
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED
system.cpu.dcache.tags.occ_task_id_percent::1024
system.cpu.dcache.tags.occ_task_id_blocks::1024
system.cpu.dcache.tags.occ_percent::total
system.cpu.dcache.tags.occ_percent::.cpu.data
system.cpu.dcache.tags.occ_blocks::.cpu.data
system.cpu.dcache.tags.data_accesses
system.cpu.dcache.tags.avg_refs
system.cpu.dcache.tags.age_task_id_blocks_1024::1
system.cpu.dcache.tags.age_task_id_blocks_1024::0
system.cpu.dcache.replacements
system.cpu.dcache.ReadReq_mshr_miss_rate::total
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data
system.cpu.dcache.ReadReq_mshr_miss_latency::total
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data
system.cpu.dcache.ReadReq_mshr_misses::total
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data
system.cpu.dcache.ReadReq_mshr_hits::total
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data
system.cpu.dcache.ReadReq_miss_rate::total
system.cpu.dcache.ReadReq_miss_rate::.cpu.data
system.cpu.dcache.ReadReq_miss_latency::total
system.cpu.dcache.ReadReq_miss_latency::.cpu.data
system.cpu.dcache.ReadReq_misses::total
system.cpu.dcache.ReadReq_misses::.cpu.data
system.cpu.dcache.ReadReq_hits::total
system.cpu.dcache.ReadReq_hits::.cpu.data
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data
system.cpu.dcache.ReadReq_avg_miss_latency::total
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data
system.cpu.dcache.ReadReq_accesses::total
system.cpu.dcache.ReadReq_accesses::.cpu.data
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED
system.cpu.dcache.overall_mshr_miss_rate::total
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data
system.cpu.dcache.overall_mshr_miss_latency::total
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data
system.cpu.dcache.overall_mshr_misses::total
system.cpu.dcache.overall_mshr_misses::.cpu.data
system.cpu.dcache.overall_mshr_hits::total
system.cpu.dcache.overall_mshr_hits::.cpu.data
system.cpu.dcache.overall_miss_rate::total
system.cpu.dcache.overall_miss_rate::.cpu.data
system.cpu.dcache.overall_miss_latency::total
system.cpu.dcache.overall_miss_latency::.cpu.data
system.cpu.dcache.overall_misses::total
system.cpu.dcache.overall_misses::.cpu.data
system.cpu.dcache.overall_hits::total
system.cpu.dcache.overall_hits::.cpu.data
system.cpu.dcache.overall_avg_mshr_miss_latency::total
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data
system.cpu.dcache.overall_avg_miss_latency::total
system.cpu.dcache.overall_avg_miss_latency::.cpu.data
system.cpu.dcache.overall_accesses::total
system.cpu.dcache.overall_accesses::.cpu.data
system.cpu.dcache.demand_mshr_miss_rate::total
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data
system.cpu.dcache.demand_mshr_miss_latency::total
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data
system.cpu.dcache.demand_mshr_misses::total
system.cpu.dcache.demand_mshr_misses::.cpu.data
system.cpu.dcache.demand_mshr_hits::total
system.cpu.dcache.demand_mshr_hits::.cpu.data
system.cpu.dcache.demand_miss_rate::total
system.cpu.dcache.demand_miss_rate::.cpu.data
system.cpu.dcache.demand_miss_latency::total
system.cpu.dcache.demand_miss_latency::.cpu.data
system.cpu.dcache.demand_misses::total
system.cpu.dcache.demand_misses::.cpu.data
system.cpu.dcache.demand_hits::total
system.cpu.dcache.demand_hits::.cpu.data
system.cpu.dcache.demand_avg_mshr_miss_latency::total
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data
system.cpu.dcache.demand_avg_miss_latency::total
system.cpu.dcache.demand_avg_miss_latency::.cpu.data
system.cpu.dcache.demand_accesses::total
system.cpu.dcache.demand_accesses::.cpu.data
system.cpu.dcache.blocked::no_targets
system.cpu.dcache.blocked::no_mshrs
system.cpu.dcache.blocked_cycles::no_targets
system.cpu.dcache.blocked_cycles::no_mshrs
system.cpu.dcache.avg_blocked_cycles::no_targets
system.cpu.dcache.avg_blocked_cycles::no_mshrs
system.cpu.cpi_total
system.cpu.cpi
system.cpu.commit.vec_insts
system.cpu.committedOps
system.cpu.committedInsts
system.cpu.commit.swp_count
system.cpu.commit.refs
system.cpu.commit.op_class_0::total
system.cpu.commit.op_class_0::SimdSqrt
system.cpu.commit.op_class_0::SimdShiftAcc
system.cpu.commit.op_class_0::SimdShift
system.cpu.commit.op_class_0::SimdShaSigma3
system.cpu.commit.op_class_0::SimdShaSigma2
system.cpu.commit.op_class_0::SimdSha256Hash2
system.cpu.commit.op_class_0::SimdSha256Hash
system.cpu.commit.op_class_0::SimdSha1Hash2
system.cpu.commit.op_class_0::SimdSha1Hash
system.cpu.commit.op_class_0::SimdMultAcc
system.cpu.commit.op_class_0::SimdMult
system.cpu.commit.op_class_0::SimdMisc
system.cpu.commit.op_class_0::SimdFloatSqrt
system.cpu.commit.op_class_0::SimdFloatMultAcc
system.cpu.commit.op_class_0::SimdFloatMult
system.cpu.commit.op_class_0::SimdFloatMisc
system.cpu.commit.op_class_0::SimdFloatDiv
system.cpu.commit.op_class_0::SimdFloatCvt
system.cpu.commit.op_class_0::SimdFloatCmp
system.cpu.commit.op_class_0::SimdFloatAlu
system.cpu.commit.op_class_0::SimdFloatAdd
system.cpu.commit.op_class_0::SimdCvt
system.cpu.commit.op_class_0::SimdCmp
system.cpu.commit.op_class_0::SimdAlu
system.cpu.commit.op_class_0::SimdAesMix
system.cpu.commit.op_class_0::SimdAes
system.cpu.commit.op_class_0::SimdAddAcc
system.cpu.commit.op_class_0::SimdAdd
system.cpu.commit.op_class_0::No_OpClass
system.cpu.commit.op_class_0::MemWrite
system.cpu.commit.op_class_0::MemRead
system.cpu.commit.op_class_0::IprAccess
system.cpu.commit.op_class_0::IntMult
system.cpu.commit.op_class_0::IntDiv
system.cpu.commit.op_class_0::IntAlu
system.cpu.commit.op_class_0::InstPrefetch
system.cpu.commit.op_class_0::FloatSqrt
system.cpu.commit.op_class_0::FloatMultAcc
system.cpu.commit.op_class_0::FloatMult
system.cpu.commit.op_class_0::FloatMisc
system.cpu.commit.op_class_0::FloatMemWrite
system.cpu.commit.op_class_0::FloatMemRead
system.cpu.commit.op_class_0::FloatDiv
system.cpu.commit.op_class_0::FloatCvt
system.cpu.commit.op_class_0::FloatCmp
system.cpu.commit.op_class_0::FloatAdd
system.cpu.commit.membars
system.cpu.commit.loads
system.cpu.commit.int_insts
system.cpu.commit.function_calls
system.cpu.commit.fp_insts
system.cpu.commit.committed_per_cycle::underflows
system.cpu.commit.committed_per_cycle::total
system.cpu.commit.committed_per_cycle::stdev
system.cpu.commit.committed_per_cycle::samples
system.cpu.commit.committed_per_cycle::overflows
system.cpu.commit.committed_per_cycle::min_value
system.cpu.commit.committed_per_cycle::mean
system.cpu.commit.committed_per_cycle::max_value
system.cpu.commit.committed_per_cycle::8
system.cpu.commit.committed_per_cycle::7
system.cpu.commit.committed_per_cycle::6
system.cpu.commit.committed_per_cycle::5
system.cpu.commit.committed_per_cycle::4
system.cpu.commit.committed_per_cycle::3
system.cpu.commit.committed_per_cycle::2
system.cpu.commit.committed_per_cycle::1
system.cpu.commit.committed_per_cycle::0
system.cpu.commit.committedOps
system.cpu.commit.committedInsts
system.cpu.commit.commitSquashedInsts
system.cpu.commit.commitNonSpecStalls
system.cpu.commit.bw_lim_events
system.cpu.commit.branchMispredicts
system.cpu.commit.branches
system.cpu_clk_domain.clock
system.cpu.cc_regfile_writes
system.cpu.cc_regfile_reads
system.cpu.branchPred.usedRAS
system.cpu.branchPred.RASInCorrect
system.cpu.branchPred.lookups
system.cpu.branchPred.indirectMisses
system.cpu.branchPredindirectMispredicted
system.cpu.branchPred.indirectLookups
system.cpu.branchPred.indirectHits
system.cpu.branchPred.condPredicted
system.cpu.branchPred.condIncorrect
system.cpu.branchPred.BTBLookups
system.cpu.branchPred.BTBHits
system.cpu.branchPred.BTBHitPct
system.cpu.branchPred.BTBCorrect
system.cpu.apic_clk_domain.clock
system.clk_domain.clock
sim_ticks
sim_seconds
sim_ops
sim_insts
sim_freq
host_tick_rate
host_seconds
host_op_rate
host_mem_usage
host_inst_rate
final_tick
