<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_gpio_0_1_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axi_gpio_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_util_vector_logic_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_SPI_US_Buffering_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_SPI_US_Buffering_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_2_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axi_gpio_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_3_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axi_gpio_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_uartlite_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_uartlite_0_1_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axi_uartlite_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_uartlite_0_2_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axi_uartlite_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_iic_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axi_iic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_tc_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_v_tc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_fb_conv_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axis_fb_conv_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vdma_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dpu_eu_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_dpu_eu_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_1_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_1_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_auto_cc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_1_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_proc_sys_reset_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_2_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_proc_sys_reset_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_3_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_proc_sys_reset_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps8_0_99M_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_rst_ps8_0_99M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_tpg_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_v_tpg_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_axi4s_vid_out_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_v_axi4s_vid_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_video_io_to_hdmi_0_0_synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/design_1_video_io_to_hdmi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_gpio_0_1_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_SPI_US_Buffering_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_2_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_3_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_1_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_2_synth_1"/>
		<Parent Id="design_1_axi_iic_0_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_v_tc_0_0_synth_1"/>
		<Parent Id="design_1_axis_fb_conv_0_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_dpu_eu_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_cc_1_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_1_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_2_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_3_synth_1"/>
		<Parent Id="design_1_auto_ds_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_cc_0_synth_1"/>
		<Parent Id="design_1_rst_ps8_0_99M_0_synth_1"/>
		<Parent Id="design_1_v_tpg_0_0_synth_1"/>
		<Parent Id="design_1_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="design_1_video_io_to_hdmi_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/pedro/Development/VCS-1/Hardware/Xilinx/Firmware/2018.3/ZU3EG/FM191-RU/FM191_ZU3EG/FM191_ZU3EG.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_axi_gpio_0_1_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="design_1_util_vector_logic_0_0_synth_1"/>
		<Parent Id="design_1_SPI_US_Buffering_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_2_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_3_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_1_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_2_synth_1"/>
		<Parent Id="design_1_axi_iic_0_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_v_tc_0_0_synth_1"/>
		<Parent Id="design_1_axis_fb_conv_0_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_dpu_eu_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_cc_1_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_1_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_2_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_3_synth_1"/>
		<Parent Id="design_1_auto_ds_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_cc_0_synth_1"/>
		<Parent Id="design_1_rst_ps8_0_99M_0_synth_1"/>
		<Parent Id="design_1_v_tpg_0_0_synth_1"/>
		<Parent Id="design_1_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="design_1_video_io_to_hdmi_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

