Analysis & Elaboration report for CPU
Fri May 05 21:45:28 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Fri May 05 21:45:28 2023           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; DataPath                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M40SAE144C8G     ;                    ;
; Top-level entity name                                            ; DataPath           ; CPU                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri May 05 21:45:19 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cpu_tb.vhd
    Info (12022): Found design unit 1: CPU_tb-bhv File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/CPU_tb.vhd Line: 7
    Info (12023): Found entity 1: CPU_tb File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/CPU_tb.vhd Line: 4
Info (12021): Found 69 design units, including 34 entities, in source file components.vhdl
    Info (12022): Found design unit 1: Components File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 9
    Info (12022): Found design unit 2: reverse_decoder_3to8-dec File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 436
    Info (12022): Found design unit 3: custom_encoder-enc File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 457
    Info (12022): Found design unit 4: subtractor-sub File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 488
    Info (12022): Found design unit 5: T_reg-bhv File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 523
    Info (12022): Found design unit 6: extender_nine-major_extending File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 548
    Info (12022): Found design unit 7: Lshifter6-multiply_by_two File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 573
    Info (12022): Found design unit 8: Lshifter9-multiply_by_two File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 597
    Info (12022): Found design unit 9: bbD1-blackboxed File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 623
    Info (12022): Found design unit 10: bbD2-blackboxed2 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 665
    Info (12022): Found design unit 11: bb_cwr_zwr-blackboxed3 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 706
    Info (12022): Found design unit 12: bb_branching-blackboxed4 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 766
    Info (12022): Found design unit 13: pc_mux-blackboxed5 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 802
    Info (12022): Found design unit 14: ALU_unit_cell-unit File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 837
    Info (12022): Found design unit 15: ALU-addnand File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 872
    Info (12022): Found design unit 16: ADDER_unit_cell-unit File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 908
    Info (12022): Found design unit 17: ADDER-add File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 949
    Info (12022): Found design unit 18: alpha-update File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 991
    Info (12022): Found design unit 19: CZreg-bhv File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1021
    Info (12022): Found design unit 20: mux_2_1-Structer File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1060
    Info (12022): Found design unit 21: mux_2_1_3-Structer File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1089
    Info (12022): Found design unit 22: mux_4_1-Structer4 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1120
    Info (12022): Found design unit 23: mux_4_1_1-Structer4 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1153
    Info (12022): Found design unit 24: mux51-Structer5 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1187
    Info (12022): Found design unit 25: Memory_Code-memorykakaam File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1222
    Info (12022): Found design unit 26: Memory_Data-memorykakaam File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1251
    Info (12022): Found design unit 27: IF2IDreg-bhv1 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1287
    Info (12022): Found design unit 28: branch_predictor-predict File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1339
    Info (12022): Found design unit 29: controller-dictator File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1452
    Info (12022): Found design unit 30: prog_reg-pr File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1552
    Info (12022): Found design unit 31: signed_extender-ext File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1647
    Info (12022): Found design unit 32: EX2MAreg-bhv4 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1697
    Info (12022): Found design unit 33: ID2ORreg-bhv2 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1796
    Info (12022): Found design unit 34: MA2WBreg-bhv5 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1901
    Info (12022): Found design unit 35: OR2EXreg-bhv3 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1994
    Info (12023): Found entity 1: reverse_decoder_3to8 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 431
    Info (12023): Found entity 2: custom_encoder File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 451
    Info (12023): Found entity 3: subtractor File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 482
    Info (12023): Found entity 4: T_reg File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 517
    Info (12023): Found entity 5: extender_nine File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 543
    Info (12023): Found entity 6: Lshifter6 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 568
    Info (12023): Found entity 7: Lshifter9 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 592
    Info (12023): Found entity 8: bbD1 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 615
    Info (12023): Found entity 9: bbD2 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 657
    Info (12023): Found entity 10: bb_cwr_zwr File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 699
    Info (12023): Found entity 11: bb_branching File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 760
    Info (12023): Found entity 12: pc_mux File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 793
    Info (12023): Found entity 13: ALU_unit_cell File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 830
    Info (12023): Found entity 14: ALU File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 863
    Info (12023): Found entity 15: ADDER_unit_cell File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 902
    Info (12023): Found entity 16: ADDER File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 940
    Info (12023): Found entity 17: alpha File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 985
    Info (12023): Found entity 18: CZreg File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1015
    Info (12023): Found entity 19: mux_2_1 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1054
    Info (12023): Found entity 20: mux_2_1_3 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1083
    Info (12023): Found entity 21: mux_4_1 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1114
    Info (12023): Found entity 22: mux_4_1_1 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1147
    Info (12023): Found entity 23: mux51 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1181
    Info (12023): Found entity 24: Memory_Code File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1214
    Info (12023): Found entity 25: Memory_Data File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1243
    Info (12023): Found entity 26: IF2IDreg File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1280
    Info (12023): Found entity 27: branch_predictor File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1326
    Info (12023): Found entity 28: controller File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1433
    Info (12023): Found entity 29: prog_reg File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1540
    Info (12023): Found entity 30: signed_extender File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1642
    Info (12023): Found entity 31: EX2MAreg File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1666
    Info (12023): Found entity 32: ID2ORreg File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1751
    Info (12023): Found entity 33: MA2WBreg File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1874
    Info (12023): Found entity 34: OR2EXreg File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 1953
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 7
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 50
    Info (12022): Found design unit 3: AND_2-Equations File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 62
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 73
    Info (12022): Found design unit 5: OR_2-Equations File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 84
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 95
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 107
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 118
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 129
    Info (12023): Found entity 1: INVERTER File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 46
    Info (12023): Found entity 2: AND_2 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 58
    Info (12023): Found entity 3: NAND_2 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 69
    Info (12023): Found entity 4: OR_2 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 80
    Info (12023): Found entity 5: NOR_2 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 91
    Info (12023): Found entity 6: XOR_2 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 103
    Info (12023): Found entity 7: XNOR_2 File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 114
    Info (12023): Found entity 8: HALF_ADDER File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Gates.vhdl Line: 125
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: DataPath-trivial File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd Line: 13
    Info (12023): Found entity 1: DataPath File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd Line: 9
Info (12127): Elaborating entity "DataPath" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DataPath.vhd(108): object "alu_out" assigned a value but never read File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd Line: 108
Warning (10036): Verilog HDL or VHDL warning at DataPath.vhd(118): object "OR_2_0" assigned a value but never read File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd Line: 118
Warning (10541): VHDL Signal Declaration warning at DataPath.vhd(121): used implicit default value for signal "EX_ALU_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd Line: 121
Warning (10541): VHDL Signal Declaration warning at DataPath.vhd(125): used implicit default value for signal "bb_PC_wr_suggestion" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd Line: 125
Warning (10036): Verilog HDL or VHDL warning at DataPath.vhd(125): object "lol_ignore_this_signal" assigned a value but never read File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd Line: 125
Warning (10541): VHDL Signal Declaration warning at DataPath.vhd(127): used implicit default value for signal "ID_RF_WR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd Line: 127
Error (10565): VHDL Binding Indication error at Components.vhdl(77): design entity "bb_branching" does not contain port "pc_mux_branch" specified in associated component File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 77
Error (10784): HDL error at Components.vhdl(760): see declaration for object "bb_branching" File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 760
Error (10565): VHDL Binding Indication error at Components.vhdl(77): design entity "bb_branching" does not contain port "if2id_wr_and_a" specified in associated component File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 77
Error (10565): VHDL Binding Indication error at Components.vhdl(77): design entity "bb_branching" does not contain port "id2or_reset_all_wr" specified in associated component File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 77
Error (10565): VHDL Binding Indication error at Components.vhdl(77): design entity "bb_branching" does not contain port "or2ex_reset_all_wr" specified in associated component File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/Components.vhdl Line: 77
Error (10992): VHDL Component Instantiation error at DataPath.vhd(258): failed to elaborate instance "BranchingBlackBox" of component "bb_branching", which was bound to primary unit "work.bb_branching" - check the primary and/or incremental bindings File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd Line: 258
Error (10961): VHDL Binding Indication error at DataPath.vhd(52): see primary binding for component instance "BranchingBlackBox" File: C:/Users/kabhi/Desktop/IITB-RISC/CPU/DataPath.vhd Line: 52
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 8 errors, 7 warnings
    Error: Peak virtual memory: 4784 megabytes
    Error: Processing ended: Fri May 05 21:45:28 2023
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:12


