  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/GEMM/ASIC/ASIC 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/GEMM/ASIC/ASIC/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/GEMM/ASIC/ASIC'.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg676-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/GEMM/ASIC/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=gp.cpp' from C:/GEMM/ASIC/hls_config.cfg(5)
INFO: [HLS 200-10] Adding design file 'C:/GEMM/ASIC/gp.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb.cpp' from C:/GEMM/ASIC/hls_config.cfg(6)
INFO: [HLS 200-10] Adding test bench file 'C:/GEMM/ASIC/tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=fmm_reduce_kernel' from C:/GEMM/ASIC/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/GEMM/ASIC/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7a200tfbg676-1' from C:/GEMM/ASIC/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from C:/GEMM/ASIC/hls_config.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'clock_uncertainty=1ns' from C:/GEMM/ASIC/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1465] Applying config ini 'cosim.tool=xcelium' from C:/GEMM/ASIC/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=rtl' from C:/GEMM/ASIC/hls_config.cfg(8)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/GEMM/ASIC/ASIC/vitis-comp.json
INFO: [COSIM 212-47] Using Xcelium for RTL simulation.
ERROR: [COSIM 212-119] Cannot find the XCELIUM installation. Make sure it is added to the path variable.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.905 seconds; peak allocated memory: 218.465 MB.
