# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/Debouncer.vhd" \
"../../../../DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/DigEng.vhd" \
"../../../../DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/Param_Counter.vhd" \
"../../../../DE_Project_T3.srcs/sources_1/new/Param_Counter_UpDown.vhd" \
"../../../../DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/SPI_MASTER.vhd" \
"../../../../DE_Project_T3.srcs/sim_1/new/SRAM_Model.vhd" \
"../../../../DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/STUDENT_AREA.vhd" \
"../../../../DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd" \
"../../../../DE_Project_T3.srcs/sim_1/imports/DigEng_Proj_T3_model/TOP_LEVEL_tb.vhd" \

# Do not sort compile order
nosort
