Script started on 2021-07-05 14:36:43+0500

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)


-- Executing script file `ys_script.ys' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `./ac97_top.v' to AST representation.
Warning: Found one of those horrible `(synopsys|synthesis) parallel_case' comments.
Yosys does support them but it is recommended to use Verilog `parallel_case' attributes instead!
Warning: Found one of those horrible `(synopsys|synthesis) full_case' comments.
Yosys does support them but it is recommended to use Verilog `full_case' attributes instead!
Generating RTLIL representation for module `\ac97_rst'.
Generating RTLIL representation for module `\ac97_cra'.
Generating RTLIL representation for module `\ac97_in_fifo'.
Note: Assuming pure combinatorial block at ac97_in_fifo.v:152 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\ac97_out_fifo'.
Generating RTLIL representation for module `\ac97_sin'.
Generating RTLIL representation for module `\ac97_fifo_ctrl'.
Generating RTLIL representation for module `\ac97_sout'.
Generating RTLIL representation for module `\ac97_int'.
Generating RTLIL representation for module `\ac97_wb_if'.
Generating RTLIL representation for module `\ac97_prc'.
Generating RTLIL representation for module `\ac97_rf'.
Note: Assuming pure combinatorial block at ac97_rf.v:170 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\ac97_dma_if'.
Generating RTLIL representation for module `\ac97_soc'.
Generating RTLIL representation for module `\ac97_dma_req'.
Note: Assuming pure combinatorial block at ac97_dma_req.v:92 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\ac97_top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \ac97_top
Used module:     \ac97_rst
Used module:     \ac97_int
Used module:     \ac97_dma_if
Used module:         \ac97_dma_req
Used module:     \ac97_cra
Used module:     \ac97_prc
Used module:         \ac97_fifo_ctrl
Used module:     \ac97_rf
Used module:     \ac97_wb_if
Used module:     \ac97_in_fifo
Used module:     \ac97_out_fifo
Used module:     \ac97_soc
Used module:     \ac97_sin
Used module:     \ac97_sout

2.2. Analyzing design hierarchy..
Top module:  \ac97_top
Used module:     \ac97_rst
Used module:     \ac97_int
Used module:     \ac97_dma_if
Used module:         \ac97_dma_req
Used module:     \ac97_cra
Used module:     \ac97_prc
Used module:         \ac97_fifo_ctrl
Used module:     \ac97_rf
Used module:     \ac97_wb_if
Used module:     \ac97_in_fifo
Used module:     \ac97_out_fifo
Used module:     \ac97_soc
Used module:     \ac97_sin
Used module:     \ac97_sout
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).

3.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\ac97_dma_req.$proc$ac97_dma_req.v:107$376'.
Found async reset \rst in `\ac97_soc.$proc$ac97_soc.v:187$351'.
Found async reset \rst in `\ac97_soc.$proc$ac97_soc.v:175$347'.
Found async reset \rst in `\ac97_soc.$proc$ac97_soc.v:114$306'.
Found async reset \rst in `\ac97_rf.$proc$ac97_rf.v:225$298'.
Found async reset \rst in `\ac97_rf.$proc$ac97_rf.v:219$294'.
Found async reset \rst in `\ac97_rf.$proc$ac97_rf.v:211$291'.
Found async reset \rst in `\ac97_rf.$proc$ac97_rf.v:204$285'.
Found async reset \rst in `\ac97_rf.$proc$ac97_rf.v:199$281'.
Found async reset \rst in `\ac97_rf.$proc$ac97_rf.v:194$277'.
Found async reset \rst in `\ac97_rf.$proc$ac97_rf.v:181$267'.
Found async reset \rst in `\ac97_int.$proc$ac97_int.v:118$178'.
Found async reset \rst in `\ac97_int.$proc$ac97_int.v:112$175'.
Found async reset \rst in `\ac97_int.$proc$ac97_int.v:99$163'.
Found async reset \rst in `\ac97_cra.$proc$ac97_cra.v:175$37'.
Found async reset \rst in `\ac97_cra.$proc$ac97_cra.v:168$31'.
Found async reset \rst in `\ac97_cra.$proc$ac97_cra.v:161$27'.
Found async reset \rst in `\ac97_cra.$proc$ac97_cra.v:154$23'.
Found async reset \rst in `\ac97_cra.$proc$ac97_cra.v:145$18'.
Found async reset \rst in `\ac97_cra.$proc$ac97_cra.v:128$14'.
Found async reset \rst in `\ac97_rst.$proc$ac97_rst.v:90$9'.
Found async reset \rst in `\ac97_rst.$proc$ac97_rst.v:81$4'.
Found async reset \rst in `\ac97_rst.$proc$ac97_rst.v:72$1'.

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ac97_top.$proc$./ac97_top.v:240$384'.
     1/1: $0\in_valid_s[2:0]
Creating decoders for process `\ac97_top.$proc$./ac97_top.v:237$383'.
     1/1: $0\in_valid_s1[2:0]
Creating decoders for process `\ac97_top.$proc$./ac97_top.v:234$382'.
     1/1: $0\valid_s[0:0]
Creating decoders for process `\ac97_top.$proc$./ac97_top.v:231$381'.
     1/1: $0\valid_s1[0:0]
Creating decoders for process `\ac97_dma_req.$proc$ac97_dma_req.v:107$376'.
     1/1: $0\dma_req[0:0]
Creating decoders for process `\ac97_dma_req.$proc$ac97_dma_req.v:104$373'.
     1/1: $0\dma_req_r1[0:0]
Creating decoders for process `\ac97_dma_req.$proc$ac97_dma_req.v:92$358'.
     1/2: $1\dma_req_d[0:0]
     2/2: $0\dma_req_d[0:0]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:196$355'.
     1/1: $0\res_cnt[3:0]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:187$351'.
     1/1: $0\sync_resume[0:0]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:175$347'.
     1/1: $0\to_cnt[5:0]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:170$345'.
     1/1: $0\suspended[0:0]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:167$339'.
     1/1: $0\bit_clk_e[0:0]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:164$338'.
     1/1: $0\bit_clk_r1[0:0]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:161$337'.
     1/1: $0\bit_clk_r[0:0]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:153$335'.
     1/1: $0\in_valid[2:2]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:150$333'.
     1/1: $0\in_valid[1:1]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:147$331'.
     1/1: $0\in_valid[0:0]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:144$329'.
     1/1: $0\out_le[5:5]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:141$327'.
     1/1: $0\out_le[4:4]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:138$325'.
     1/1: $0\out_le[3:3]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:135$323'.
     1/1: $0\out_le[2:2]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:132$321'.
     1/1: $0\out_le[1:1]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:129$319'.
     1/1: $0\out_le[0:0]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:126$317'.
     1/1: $0\valid[0:0]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:123$311'.
     1/1: $0\sync_beat[0:0]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:120$309'.
     1/1: $0\ld[0:0]
Creating decoders for process `\ac97_soc.$proc$ac97_soc.v:114$306'.
     1/1: $0\cnt[7:0]
Creating decoders for process `\ac97_rf.$proc$ac97_rf.v:299$303'.
     1/1: $0\int[0:0]
Creating decoders for process `\ac97_rf.$proc$ac97_rf.v:225$298'.
     1/29: $0\ints_r[28:0] [28]
     2/29: $0\ints_r[28:0] [27]
     3/29: $0\ints_r[28:0] [26]
     4/29: $0\ints_r[28:0] [25]
     5/29: $0\ints_r[28:0] [24]
     6/29: $0\ints_r[28:0] [23]
     7/29: $0\ints_r[28:0] [22]
     8/29: $0\ints_r[28:0] [21]
     9/29: $0\ints_r[28:0] [20]
    10/29: $0\ints_r[28:0] [19]
    11/29: $0\ints_r[28:0] [18]
    12/29: $0\ints_r[28:0] [17]
    13/29: $0\ints_r[28:0] [16]
    14/29: $0\ints_r[28:0] [15]
    15/29: $0\ints_r[28:0] [14]
    16/29: $0\ints_r[28:0] [13]
    17/29: $0\ints_r[28:0] [12]
    18/29: $0\ints_r[28:0] [11]
    19/29: $0\ints_r[28:0] [10]
    20/29: $0\ints_r[28:0] [9]
    21/29: $0\ints_r[28:0] [8]
    22/29: $0\ints_r[28:0] [7]
    23/29: $0\ints_r[28:0] [6]
    24/29: $0\ints_r[28:0] [5]
    25/29: $0\ints_r[28:0] [4]
    26/29: $0\ints_r[28:0] [3]
    27/29: $0\ints_r[28:0] [2]
    28/29: $0\ints_r[28:0] [1]
    29/29: $0\ints_r[28:0] [0]
Creating decoders for process `\ac97_rf.$proc$ac97_rf.v:219$294'.
     1/1: $0\intm_r[28:0]
Creating decoders for process `\ac97_rf.$proc$ac97_rf.v:216$293'.
     1/1: $0\crac_dout_r[15:0]
Creating decoders for process `\ac97_rf.$proc$ac97_rf.v:211$291'.
     1/1: $0\crac_r[31:0]
Creating decoders for process `\ac97_rf.$proc$ac97_rf.v:204$285'.
     1/1: $0\icc_r[23:0]
Creating decoders for process `\ac97_rf.$proc$ac97_rf.v:199$281'.
     1/1: $0\occ1_r[15:0]
Creating decoders for process `\ac97_rf.$proc$ac97_rf.v:194$277'.
     1/1: $0\occ0_r[31:0]
Creating decoders for process `\ac97_rf.$proc$ac97_rf.v:190$274'.
     1/1: $0\resume_req[0:0]
Creating decoders for process `\ac97_rf.$proc$ac97_rf.v:186$271'.
     1/1: $0\ac97_rst_force[0:0]
Creating decoders for process `\ac97_rf.$proc$ac97_rf.v:181$267'.
     1/1: $0\csr_r[31:0]
Creating decoders for process `\ac97_rf.$proc$ac97_rf.v:170$266'.
     1/2: $1\rf_dout[31:0]
     2/2: $0\rf_dout[31:0]
Creating decoders for process `\ac97_prc.$proc$ac97_prc.v:184$258'.
     1/1: $0\crac_wr_r[0:0]
Creating decoders for process `\ac97_prc.$proc$ac97_prc.v:181$257'.
     1/1: $0\crac_valid_r[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:197$253'.
     1/1: $0\i6_re[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:194$250'.
     1/1: $0\i4_re[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:191$247'.
     1/1: $0\i3_re[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:188$244'.
     1/1: $0\o9_we[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:185$241'.
     1/1: $0\o8_we[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:182$238'.
     1/1: $0\o7_we[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:179$235'.
     1/1: $0\o6_we[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:176$232'.
     1/1: $0\o4_we[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:173$229'.
     1/1: $0\o3_we[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:170$226'.
     1/1: $0\rf_we[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:167$220'.
     1/1: $0\wb_ack_o[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:162$211'.
     1/1: $0\we2[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:159$204'.
     1/1: $0\we1[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:152$191'.
     1/1: $0\re2[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:149$183'.
     1/1: $0\re1[0:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:141$182'.
     1/1: $0\wb_data_o[31:0]
Creating decoders for process `\ac97_wb_if.$proc$ac97_wb_if.v:138$181'.
     1/1: $0\dout[31:0]
Creating decoders for process `\ac97_int.$proc$ac97_int.v:118$178'.
     1/1: $0\int_set[2:2]
Creating decoders for process `\ac97_int.$proc$ac97_int.v:112$175'.
     1/1: $0\int_set[1:1]
Creating decoders for process `\ac97_int.$proc$ac97_int.v:99$163'.
     1/1: $0\int_set[0:0]
Creating decoders for process `\ac97_sout.$proc$ac97_sout.v:174$162'.
     1/1: $0\slt12_r[19:0]
Creating decoders for process `\ac97_sout.$proc$ac97_sout.v:170$161'.
     1/1: $0\slt11_r[19:0]
Creating decoders for process `\ac97_sout.$proc$ac97_sout.v:166$160'.
     1/1: $0\slt10_r[19:0]
Creating decoders for process `\ac97_sout.$proc$ac97_sout.v:162$159'.
     1/1: $0\slt9_r[19:0]
Creating decoders for process `\ac97_sout.$proc$ac97_sout.v:158$158'.
     1/1: $0\slt8_r[19:0]
Creating decoders for process `\ac97_sout.$proc$ac97_sout.v:154$157'.
     1/1: $0\slt7_r[19:0]
Creating decoders for process `\ac97_sout.$proc$ac97_sout.v:150$156'.
     1/1: $0\slt6_r[19:0]
Creating decoders for process `\ac97_sout.$proc$ac97_sout.v:146$155'.
     1/1: $0\slt5_r[19:0]
Creating decoders for process `\ac97_sout.$proc$ac97_sout.v:142$154'.
     1/1: $0\slt4_r[19:0]
Creating decoders for process `\ac97_sout.$proc$ac97_sout.v:138$153'.
     1/1: $0\slt3_r[19:0]
Creating decoders for process `\ac97_sout.$proc$ac97_sout.v:134$152'.
     1/1: $0\slt2_r[19:0]
Creating decoders for process `\ac97_sout.$proc$ac97_sout.v:130$151'.
     1/1: $0\slt1_r[19:0]
Creating decoders for process `\ac97_sout.$proc$ac97_sout.v:126$150'.
     1/1: $0\slt0_r[15:0]
Creating decoders for process `\ac97_fifo_ctrl.$proc$ac97_fifo_ctrl.v:108$145'.
     1/1: $0\en_out_l2[0:0]
Creating decoders for process `\ac97_fifo_ctrl.$proc$ac97_fifo_ctrl.v:101$126'.
     1/1: $0\en_out_l[0:0]
Creating decoders for process `\ac97_fifo_ctrl.$proc$ac97_fifo_ctrl.v:98$124'.
     1/1: $0\full_empty_r[0:0]
Creating decoders for process `\ac97_sin.$proc$ac97_sin.v:136$123'.
     1/1: $0\sr[19:0]
Creating decoders for process `\ac97_sin.$proc$ac97_sin.v:133$122'.
     1/1: $0\sdata_in_r[0:0]
Creating decoders for process `\ac97_sin.$proc$ac97_sin.v:125$121'.
     1/1: $0\slt6[19:0]
Creating decoders for process `\ac97_sin.$proc$ac97_sin.v:122$120'.
     1/1: $0\slt4[19:0]
Creating decoders for process `\ac97_sin.$proc$ac97_sin.v:119$119'.
     1/1: $0\slt3[19:0]
Creating decoders for process `\ac97_sin.$proc$ac97_sin.v:116$118'.
     1/1: $0\slt2[19:0]
Creating decoders for process `\ac97_sin.$proc$ac97_sin.v:113$117'.
     1/1: $0\slt1[19:0]
Creating decoders for process `\ac97_sin.$proc$ac97_sin.v:110$116'.
     1/1: $0\slt0[15:0]
Creating decoders for process `\ac97_out_fifo.$proc$ac97_out_fifo.v:154$111'.
     1/3: $0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114
     2/3: $0$memwr$\mem$ac97_out_fifo.v:155$84_DATA[31:0]$113
     3/3: $0$memwr$\mem$ac97_out_fifo.v:155$84_ADDR[1:0]$112
Creating decoders for process `\ac97_out_fifo.$proc$ac97_out_fifo.v:144$109'.
     1/1: $0\dout[19:0]
Creating decoders for process `\ac97_out_fifo.$proc$ac97_out_fifo.v:133$100'.
     1/1: $0\empty[0:0]
Creating decoders for process `\ac97_out_fifo.$proc$ac97_out_fifo.v:128$96'.
     1/1: $0\status[1:0]
Creating decoders for process `\ac97_out_fifo.$proc$ac97_out_fifo.v:121$89'.
     1/1: $0\rp[3:0]
Creating decoders for process `\ac97_out_fifo.$proc$ac97_out_fifo.v:114$86'.
     1/1: $0\wp[2:0]
Creating decoders for process `\ac97_in_fifo.$proc$ac97_in_fifo.v:159$75'.
     1/3: $0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78
     2/3: $0$memwr$\mem$ac97_in_fifo.v:160$47_DATA[31:0]$77
     3/3: $0$memwr$\mem$ac97_in_fifo.v:160$47_ADDR[1:0]$76
Creating decoders for process `\ac97_in_fifo.$proc$ac97_in_fifo.v:152$74'.
     1/2: $1\din_tmp[31:0]
     2/2: $0\din_tmp[31:0]
Creating decoders for process `\ac97_in_fifo.$proc$ac97_in_fifo.v:149$71'.
     1/1: $0\din_tmp1[15:0]
Creating decoders for process `\ac97_in_fifo.$proc$ac97_in_fifo.v:145$69'.
     1/1: $0\dout[31:0]
Creating decoders for process `\ac97_in_fifo.$proc$ac97_in_fifo.v:141$65'.
     1/1: $0\full[0:0]
Creating decoders for process `\ac97_in_fifo.$proc$ac97_in_fifo.v:138$60'.
     1/1: $0\empty[0:0]
Creating decoders for process `\ac97_in_fifo.$proc$ac97_in_fifo.v:135$57'.
     1/1: $0\status[1:0]
Creating decoders for process `\ac97_in_fifo.$proc$ac97_in_fifo.v:130$54'.
     1/1: $0\rp[2:0]
Creating decoders for process `\ac97_in_fifo.$proc$ac97_in_fifo.v:123$49'.
     1/1: $0\wp[3:0]
Creating decoders for process `\ac97_cra.$proc$ac97_cra.v:185$42'.
     1/1: $0\valid_r[0:0]
Creating decoders for process `\ac97_cra.$proc$ac97_cra.v:182$40'.
     1/1: $0\crac_rd_done[0:0]
Creating decoders for process `\ac97_cra.$proc$ac97_cra.v:175$37'.
     1/1: $0\rdd3[0:0]
Creating decoders for process `\ac97_cra.$proc$ac97_cra.v:168$31'.
     1/1: $0\rdd2[0:0]
Creating decoders for process `\ac97_cra.$proc$ac97_cra.v:161$27'.
     1/1: $0\rdd1[0:0]
Creating decoders for process `\ac97_cra.$proc$ac97_cra.v:154$23'.
     1/1: $0\crac_rd[0:0]
Creating decoders for process `\ac97_cra.$proc$ac97_cra.v:145$18'.
     1/1: $0\crac_wr[0:0]
Creating decoders for process `\ac97_cra.$proc$ac97_cra.v:142$17'.
     1/1: $0\crac_we_r[0:0]
Creating decoders for process `\ac97_cra.$proc$ac97_cra.v:128$14'.
     1/1: $0\crac_din[15:0]
Creating decoders for process `\ac97_rst.$proc$ac97_rst.v:90$9'.
     1/1: $0\ps_cnt[5:0]
Creating decoders for process `\ac97_rst.$proc$ac97_rst.v:81$4'.
     1/1: $0\cnt[2:0]
Creating decoders for process `\ac97_rst.$proc$ac97_rst.v:72$1'.
     1/1: $0\ac97_rst_[0:0]

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ac97_dma_req.\dma_req_d' from process `\ac97_dma_req.$proc$ac97_dma_req.v:92$358'.
No latch inferred for signal `\ac97_rf.\rf_dout' from process `\ac97_rf.$proc$ac97_rf.v:170$266'.
No latch inferred for signal `\ac97_in_fifo.\din_tmp' from process `\ac97_in_fifo.$proc$ac97_in_fifo.v:152$74'.

3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ac97_top.\in_valid_s' using process `\ac97_top.$proc$./ac97_top.v:240$384'.
  created $dff cell `$procdff$824' with positive edge clock.
Creating register for signal `\ac97_top.\in_valid_s1' using process `\ac97_top.$proc$./ac97_top.v:237$383'.
  created $dff cell `$procdff$825' with positive edge clock.
Creating register for signal `\ac97_top.\valid_s' using process `\ac97_top.$proc$./ac97_top.v:234$382'.
  created $dff cell `$procdff$826' with positive edge clock.
Creating register for signal `\ac97_top.\valid_s1' using process `\ac97_top.$proc$./ac97_top.v:231$381'.
  created $dff cell `$procdff$827' with positive edge clock.
Creating register for signal `\ac97_dma_req.\dma_req' using process `\ac97_dma_req.$proc$ac97_dma_req.v:107$376'.
  created $adff cell `$procdff$828' with positive edge clock and negative level reset.
Creating register for signal `\ac97_dma_req.\dma_req_r1' using process `\ac97_dma_req.$proc$ac97_dma_req.v:104$373'.
  created $dff cell `$procdff$829' with positive edge clock.
Creating register for signal `\ac97_soc.\res_cnt' using process `\ac97_soc.$proc$ac97_soc.v:196$355'.
  created $dff cell `$procdff$830' with positive edge clock.
Creating register for signal `\ac97_soc.\sync_resume' using process `\ac97_soc.$proc$ac97_soc.v:187$351'.
  created $adff cell `$procdff$831' with positive edge clock and negative level reset.
Creating register for signal `\ac97_soc.\to_cnt' using process `\ac97_soc.$proc$ac97_soc.v:175$347'.
  created $adff cell `$procdff$832' with positive edge clock and negative level reset.
Creating register for signal `\ac97_soc.\suspended' using process `\ac97_soc.$proc$ac97_soc.v:170$345'.
  created $dff cell `$procdff$833' with positive edge clock.
Creating register for signal `\ac97_soc.\bit_clk_e' using process `\ac97_soc.$proc$ac97_soc.v:167$339'.
  created $dff cell `$procdff$834' with positive edge clock.
Creating register for signal `\ac97_soc.\bit_clk_r1' using process `\ac97_soc.$proc$ac97_soc.v:164$338'.
  created $dff cell `$procdff$835' with positive edge clock.
Creating register for signal `\ac97_soc.\bit_clk_r' using process `\ac97_soc.$proc$ac97_soc.v:161$337'.
  created $dff cell `$procdff$836' with positive edge clock.
Creating register for signal `\ac97_soc.\in_valid [2]' using process `\ac97_soc.$proc$ac97_soc.v:153$335'.
  created $dff cell `$procdff$837' with positive edge clock.
Creating register for signal `\ac97_soc.\in_valid [1]' using process `\ac97_soc.$proc$ac97_soc.v:150$333'.
  created $dff cell `$procdff$838' with positive edge clock.
Creating register for signal `\ac97_soc.\in_valid [0]' using process `\ac97_soc.$proc$ac97_soc.v:147$331'.
  created $dff cell `$procdff$839' with positive edge clock.
Creating register for signal `\ac97_soc.\out_le [5]' using process `\ac97_soc.$proc$ac97_soc.v:144$329'.
  created $dff cell `$procdff$840' with positive edge clock.
Creating register for signal `\ac97_soc.\out_le [4]' using process `\ac97_soc.$proc$ac97_soc.v:141$327'.
  created $dff cell `$procdff$841' with positive edge clock.
Creating register for signal `\ac97_soc.\out_le [3]' using process `\ac97_soc.$proc$ac97_soc.v:138$325'.
  created $dff cell `$procdff$842' with positive edge clock.
Creating register for signal `\ac97_soc.\out_le [2]' using process `\ac97_soc.$proc$ac97_soc.v:135$323'.
  created $dff cell `$procdff$843' with positive edge clock.
Creating register for signal `\ac97_soc.\out_le [1]' using process `\ac97_soc.$proc$ac97_soc.v:132$321'.
  created $dff cell `$procdff$844' with positive edge clock.
Creating register for signal `\ac97_soc.\out_le [0]' using process `\ac97_soc.$proc$ac97_soc.v:129$319'.
  created $dff cell `$procdff$845' with positive edge clock.
Creating register for signal `\ac97_soc.\valid' using process `\ac97_soc.$proc$ac97_soc.v:126$317'.
  created $dff cell `$procdff$846' with positive edge clock.
Creating register for signal `\ac97_soc.\sync_beat' using process `\ac97_soc.$proc$ac97_soc.v:123$311'.
  created $dff cell `$procdff$847' with positive edge clock.
Creating register for signal `\ac97_soc.\ld' using process `\ac97_soc.$proc$ac97_soc.v:120$309'.
  created $dff cell `$procdff$848' with positive edge clock.
Creating register for signal `\ac97_soc.\cnt' using process `\ac97_soc.$proc$ac97_soc.v:114$306'.
  created $adff cell `$procdff$849' with positive edge clock and negative level reset.
Creating register for signal `\ac97_rf.\int' using process `\ac97_rf.$proc$ac97_rf.v:299$303'.
  created $dff cell `$procdff$850' with positive edge clock.
Creating register for signal `\ac97_rf.\ints_r' using process `\ac97_rf.$proc$ac97_rf.v:225$298'.
  created $adff cell `$procdff$851' with positive edge clock and negative level reset.
Creating register for signal `\ac97_rf.\intm_r' using process `\ac97_rf.$proc$ac97_rf.v:219$294'.
  created $adff cell `$procdff$852' with positive edge clock and negative level reset.
Creating register for signal `\ac97_rf.\crac_dout_r' using process `\ac97_rf.$proc$ac97_rf.v:216$293'.
  created $dff cell `$procdff$853' with positive edge clock.
Creating register for signal `\ac97_rf.\crac_r' using process `\ac97_rf.$proc$ac97_rf.v:211$291'.
  created $adff cell `$procdff$854' with positive edge clock and negative level reset.
Creating register for signal `\ac97_rf.\icc_r' using process `\ac97_rf.$proc$ac97_rf.v:204$285'.
  created $adff cell `$procdff$855' with positive edge clock and negative level reset.
Creating register for signal `\ac97_rf.\occ1_r' using process `\ac97_rf.$proc$ac97_rf.v:199$281'.
  created $adff cell `$procdff$856' with positive edge clock and negative level reset.
Creating register for signal `\ac97_rf.\occ0_r' using process `\ac97_rf.$proc$ac97_rf.v:194$277'.
  created $adff cell `$procdff$857' with positive edge clock and negative level reset.
Creating register for signal `\ac97_rf.\resume_req' using process `\ac97_rf.$proc$ac97_rf.v:190$274'.
  created $dff cell `$procdff$858' with positive edge clock.
Creating register for signal `\ac97_rf.\ac97_rst_force' using process `\ac97_rf.$proc$ac97_rf.v:186$271'.
  created $dff cell `$procdff$859' with positive edge clock.
Creating register for signal `\ac97_rf.\csr_r' using process `\ac97_rf.$proc$ac97_rf.v:181$267'.
  created $adff cell `$procdff$860' with positive edge clock and negative level reset.
Creating register for signal `\ac97_prc.\crac_wr_r' using process `\ac97_prc.$proc$ac97_prc.v:184$258'.
  created $dff cell `$procdff$861' with positive edge clock.
Creating register for signal `\ac97_prc.\crac_valid_r' using process `\ac97_prc.$proc$ac97_prc.v:181$257'.
  created $dff cell `$procdff$862' with positive edge clock.
Creating register for signal `\ac97_wb_if.\i6_re' using process `\ac97_wb_if.$proc$ac97_wb_if.v:197$253'.
  created $dff cell `$procdff$863' with positive edge clock.
Creating register for signal `\ac97_wb_if.\i4_re' using process `\ac97_wb_if.$proc$ac97_wb_if.v:194$250'.
  created $dff cell `$procdff$864' with positive edge clock.
Creating register for signal `\ac97_wb_if.\i3_re' using process `\ac97_wb_if.$proc$ac97_wb_if.v:191$247'.
  created $dff cell `$procdff$865' with positive edge clock.
Creating register for signal `\ac97_wb_if.\o9_we' using process `\ac97_wb_if.$proc$ac97_wb_if.v:188$244'.
  created $dff cell `$procdff$866' with positive edge clock.
Creating register for signal `\ac97_wb_if.\o8_we' using process `\ac97_wb_if.$proc$ac97_wb_if.v:185$241'.
  created $dff cell `$procdff$867' with positive edge clock.
Creating register for signal `\ac97_wb_if.\o7_we' using process `\ac97_wb_if.$proc$ac97_wb_if.v:182$238'.
  created $dff cell `$procdff$868' with positive edge clock.
Creating register for signal `\ac97_wb_if.\o6_we' using process `\ac97_wb_if.$proc$ac97_wb_if.v:179$235'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `\ac97_wb_if.\o4_we' using process `\ac97_wb_if.$proc$ac97_wb_if.v:176$232'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `\ac97_wb_if.\o3_we' using process `\ac97_wb_if.$proc$ac97_wb_if.v:173$229'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\ac97_wb_if.\rf_we' using process `\ac97_wb_if.$proc$ac97_wb_if.v:170$226'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\ac97_wb_if.\wb_ack_o' using process `\ac97_wb_if.$proc$ac97_wb_if.v:167$220'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\ac97_wb_if.\we2' using process `\ac97_wb_if.$proc$ac97_wb_if.v:162$211'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\ac97_wb_if.\we1' using process `\ac97_wb_if.$proc$ac97_wb_if.v:159$204'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\ac97_wb_if.\re2' using process `\ac97_wb_if.$proc$ac97_wb_if.v:152$191'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\ac97_wb_if.\re1' using process `\ac97_wb_if.$proc$ac97_wb_if.v:149$183'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\ac97_wb_if.\wb_data_o' using process `\ac97_wb_if.$proc$ac97_wb_if.v:141$182'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\ac97_wb_if.\dout' using process `\ac97_wb_if.$proc$ac97_wb_if.v:138$181'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\ac97_int.\int_set [2]' using process `\ac97_int.$proc$ac97_int.v:118$178'.
  created $adff cell `$procdff$880' with positive edge clock and negative level reset.
Creating register for signal `\ac97_int.\int_set [1]' using process `\ac97_int.$proc$ac97_int.v:112$175'.
  created $adff cell `$procdff$881' with positive edge clock and negative level reset.
Creating register for signal `\ac97_int.\int_set [0]' using process `\ac97_int.$proc$ac97_int.v:99$163'.
  created $adff cell `$procdff$882' with positive edge clock and negative level reset.
Creating register for signal `\ac97_sout.\slt12_r' using process `\ac97_sout.$proc$ac97_sout.v:174$162'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\ac97_sout.\slt11_r' using process `\ac97_sout.$proc$ac97_sout.v:170$161'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\ac97_sout.\slt10_r' using process `\ac97_sout.$proc$ac97_sout.v:166$160'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\ac97_sout.\slt9_r' using process `\ac97_sout.$proc$ac97_sout.v:162$159'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\ac97_sout.\slt8_r' using process `\ac97_sout.$proc$ac97_sout.v:158$158'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\ac97_sout.\slt7_r' using process `\ac97_sout.$proc$ac97_sout.v:154$157'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\ac97_sout.\slt6_r' using process `\ac97_sout.$proc$ac97_sout.v:150$156'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\ac97_sout.\slt5_r' using process `\ac97_sout.$proc$ac97_sout.v:146$155'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\ac97_sout.\slt4_r' using process `\ac97_sout.$proc$ac97_sout.v:142$154'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\ac97_sout.\slt3_r' using process `\ac97_sout.$proc$ac97_sout.v:138$153'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\ac97_sout.\slt2_r' using process `\ac97_sout.$proc$ac97_sout.v:134$152'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `\ac97_sout.\slt1_r' using process `\ac97_sout.$proc$ac97_sout.v:130$151'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\ac97_sout.\slt0_r' using process `\ac97_sout.$proc$ac97_sout.v:126$150'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\ac97_fifo_ctrl.\en_out_l2' using process `\ac97_fifo_ctrl.$proc$ac97_fifo_ctrl.v:108$145'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\ac97_fifo_ctrl.\en_out_l' using process `\ac97_fifo_ctrl.$proc$ac97_fifo_ctrl.v:101$126'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\ac97_fifo_ctrl.\full_empty_r' using process `\ac97_fifo_ctrl.$proc$ac97_fifo_ctrl.v:98$124'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `\ac97_sin.\sr' using process `\ac97_sin.$proc$ac97_sin.v:136$123'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `\ac97_sin.\sdata_in_r' using process `\ac97_sin.$proc$ac97_sin.v:133$122'.
  created $dff cell `$procdff$900' with negative edge clock.
Creating register for signal `\ac97_sin.\slt6' using process `\ac97_sin.$proc$ac97_sin.v:125$121'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `\ac97_sin.\slt4' using process `\ac97_sin.$proc$ac97_sin.v:122$120'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\ac97_sin.\slt3' using process `\ac97_sin.$proc$ac97_sin.v:119$119'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `\ac97_sin.\slt2' using process `\ac97_sin.$proc$ac97_sin.v:116$118'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `\ac97_sin.\slt1' using process `\ac97_sin.$proc$ac97_sin.v:113$117'.
  created $dff cell `$procdff$905' with positive edge clock.
Creating register for signal `\ac97_sin.\slt0' using process `\ac97_sin.$proc$ac97_sin.v:110$116'.
  created $dff cell `$procdff$906' with positive edge clock.
Creating register for signal `\ac97_out_fifo.$memwr$\mem$ac97_out_fifo.v:155$84_ADDR' using process `\ac97_out_fifo.$proc$ac97_out_fifo.v:154$111'.
  created $dff cell `$procdff$907' with positive edge clock.
Creating register for signal `\ac97_out_fifo.$memwr$\mem$ac97_out_fifo.v:155$84_DATA' using process `\ac97_out_fifo.$proc$ac97_out_fifo.v:154$111'.
  created $dff cell `$procdff$908' with positive edge clock.
Creating register for signal `\ac97_out_fifo.$memwr$\mem$ac97_out_fifo.v:155$84_EN' using process `\ac97_out_fifo.$proc$ac97_out_fifo.v:154$111'.
  created $dff cell `$procdff$909' with positive edge clock.
Creating register for signal `\ac97_out_fifo.\dout' using process `\ac97_out_fifo.$proc$ac97_out_fifo.v:144$109'.
  created $dff cell `$procdff$910' with positive edge clock.
Creating register for signal `\ac97_out_fifo.\empty' using process `\ac97_out_fifo.$proc$ac97_out_fifo.v:133$100'.
  created $dff cell `$procdff$911' with positive edge clock.
Creating register for signal `\ac97_out_fifo.\status' using process `\ac97_out_fifo.$proc$ac97_out_fifo.v:128$96'.
  created $dff cell `$procdff$912' with positive edge clock.
Creating register for signal `\ac97_out_fifo.\rp' using process `\ac97_out_fifo.$proc$ac97_out_fifo.v:121$89'.
  created $dff cell `$procdff$913' with positive edge clock.
Creating register for signal `\ac97_out_fifo.\wp' using process `\ac97_out_fifo.$proc$ac97_out_fifo.v:114$86'.
  created $dff cell `$procdff$914' with positive edge clock.
Creating register for signal `\ac97_in_fifo.$memwr$\mem$ac97_in_fifo.v:160$47_ADDR' using process `\ac97_in_fifo.$proc$ac97_in_fifo.v:159$75'.
  created $dff cell `$procdff$915' with positive edge clock.
Creating register for signal `\ac97_in_fifo.$memwr$\mem$ac97_in_fifo.v:160$47_DATA' using process `\ac97_in_fifo.$proc$ac97_in_fifo.v:159$75'.
  created $dff cell `$procdff$916' with positive edge clock.
Creating register for signal `\ac97_in_fifo.$memwr$\mem$ac97_in_fifo.v:160$47_EN' using process `\ac97_in_fifo.$proc$ac97_in_fifo.v:159$75'.
  created $dff cell `$procdff$917' with positive edge clock.
Creating register for signal `\ac97_in_fifo.\din_tmp1' using process `\ac97_in_fifo.$proc$ac97_in_fifo.v:149$71'.
  created $dff cell `$procdff$918' with positive edge clock.
Creating register for signal `\ac97_in_fifo.\dout' using process `\ac97_in_fifo.$proc$ac97_in_fifo.v:145$69'.
  created $dff cell `$procdff$919' with positive edge clock.
Creating register for signal `\ac97_in_fifo.\full' using process `\ac97_in_fifo.$proc$ac97_in_fifo.v:141$65'.
  created $dff cell `$procdff$920' with positive edge clock.
Creating register for signal `\ac97_in_fifo.\empty' using process `\ac97_in_fifo.$proc$ac97_in_fifo.v:138$60'.
  created $dff cell `$procdff$921' with positive edge clock.
Creating register for signal `\ac97_in_fifo.\status' using process `\ac97_in_fifo.$proc$ac97_in_fifo.v:135$57'.
  created $dff cell `$procdff$922' with positive edge clock.
Creating register for signal `\ac97_in_fifo.\rp' using process `\ac97_in_fifo.$proc$ac97_in_fifo.v:130$54'.
  created $dff cell `$procdff$923' with positive edge clock.
Creating register for signal `\ac97_in_fifo.\wp' using process `\ac97_in_fifo.$proc$ac97_in_fifo.v:123$49'.
  created $dff cell `$procdff$924' with positive edge clock.
Creating register for signal `\ac97_cra.\valid_r' using process `\ac97_cra.$proc$ac97_cra.v:185$42'.
  created $dff cell `$procdff$925' with positive edge clock.
Creating register for signal `\ac97_cra.\crac_rd_done' using process `\ac97_cra.$proc$ac97_cra.v:182$40'.
  created $dff cell `$procdff$926' with positive edge clock.
Creating register for signal `\ac97_cra.\rdd3' using process `\ac97_cra.$proc$ac97_cra.v:175$37'.
  created $adff cell `$procdff$927' with positive edge clock and negative level reset.
Creating register for signal `\ac97_cra.\rdd2' using process `\ac97_cra.$proc$ac97_cra.v:168$31'.
  created $adff cell `$procdff$928' with positive edge clock and negative level reset.
Creating register for signal `\ac97_cra.\rdd1' using process `\ac97_cra.$proc$ac97_cra.v:161$27'.
  created $adff cell `$procdff$929' with positive edge clock and negative level reset.
Creating register for signal `\ac97_cra.\crac_rd' using process `\ac97_cra.$proc$ac97_cra.v:154$23'.
  created $adff cell `$procdff$930' with positive edge clock and negative level reset.
Creating register for signal `\ac97_cra.\crac_wr' using process `\ac97_cra.$proc$ac97_cra.v:145$18'.
  created $adff cell `$procdff$931' with positive edge clock and negative level reset.
Creating register for signal `\ac97_cra.\crac_we_r' using process `\ac97_cra.$proc$ac97_cra.v:142$17'.
  created $dff cell `$procdff$932' with positive edge clock.
Creating register for signal `\ac97_cra.\crac_din' using process `\ac97_cra.$proc$ac97_cra.v:128$14'.
  created $adff cell `$procdff$933' with positive edge clock and negative level reset.
Creating register for signal `\ac97_rst.\ps_cnt' using process `\ac97_rst.$proc$ac97_rst.v:90$9'.
  created $adff cell `$procdff$934' with positive edge clock and negative level reset.
Creating register for signal `\ac97_rst.\cnt' using process `\ac97_rst.$proc$ac97_rst.v:81$4'.
  created $adff cell `$procdff$935' with positive edge clock and negative level reset.
Creating register for signal `\ac97_rst.\ac97_rst_' using process `\ac97_rst.$proc$ac97_rst.v:72$1'.
  created $adff cell `$procdff$936' with positive edge clock and negative level reset.

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ac97_top.$proc$./ac97_top.v:240$384'.
Removing empty process `ac97_top.$proc$./ac97_top.v:237$383'.
Removing empty process `ac97_top.$proc$./ac97_top.v:234$382'.
Removing empty process `ac97_top.$proc$./ac97_top.v:231$381'.
Found and cleaned up 2 empty switches in `\ac97_dma_req.$proc$ac97_dma_req.v:107$376'.
Removing empty process `ac97_dma_req.$proc$ac97_dma_req.v:107$376'.
Removing empty process `ac97_dma_req.$proc$ac97_dma_req.v:104$373'.
Found and cleaned up 1 empty switch in `\ac97_dma_req.$proc$ac97_dma_req.v:92$358'.
Removing empty process `ac97_dma_req.$proc$ac97_dma_req.v:92$358'.
Found and cleaned up 2 empty switches in `\ac97_soc.$proc$ac97_soc.v:196$355'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:196$355'.
Found and cleaned up 2 empty switches in `\ac97_soc.$proc$ac97_soc.v:187$351'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:187$351'.
Found and cleaned up 2 empty switches in `\ac97_soc.$proc$ac97_soc.v:175$347'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:175$347'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:170$345'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:167$339'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:164$338'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:161$337'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:153$335'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:150$333'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:147$331'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:144$329'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:141$327'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:138$325'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:135$323'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:132$321'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:129$319'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:126$317'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:123$311'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:120$309'.
Found and cleaned up 1 empty switch in `\ac97_soc.$proc$ac97_soc.v:114$306'.
Removing empty process `ac97_soc.$proc$ac97_soc.v:114$306'.
Removing empty process `ac97_rf.$proc$ac97_rf.v:299$303'.
Found and cleaned up 30 empty switches in `\ac97_rf.$proc$ac97_rf.v:225$298'.
Removing empty process `ac97_rf.$proc$ac97_rf.v:225$298'.
Found and cleaned up 1 empty switch in `\ac97_rf.$proc$ac97_rf.v:219$294'.
Removing empty process `ac97_rf.$proc$ac97_rf.v:219$294'.
Found and cleaned up 1 empty switch in `\ac97_rf.$proc$ac97_rf.v:216$293'.
Removing empty process `ac97_rf.$proc$ac97_rf.v:216$293'.
Found and cleaned up 1 empty switch in `\ac97_rf.$proc$ac97_rf.v:211$291'.
Removing empty process `ac97_rf.$proc$ac97_rf.v:211$291'.
Found and cleaned up 1 empty switch in `\ac97_rf.$proc$ac97_rf.v:204$285'.
Removing empty process `ac97_rf.$proc$ac97_rf.v:204$285'.
Found and cleaned up 1 empty switch in `\ac97_rf.$proc$ac97_rf.v:199$281'.
Removing empty process `ac97_rf.$proc$ac97_rf.v:199$281'.
Found and cleaned up 1 empty switch in `\ac97_rf.$proc$ac97_rf.v:194$277'.
Removing empty process `ac97_rf.$proc$ac97_rf.v:194$277'.
Found and cleaned up 1 empty switch in `\ac97_rf.$proc$ac97_rf.v:190$274'.
Removing empty process `ac97_rf.$proc$ac97_rf.v:190$274'.
Found and cleaned up 1 empty switch in `\ac97_rf.$proc$ac97_rf.v:186$271'.
Removing empty process `ac97_rf.$proc$ac97_rf.v:186$271'.
Found and cleaned up 1 empty switch in `\ac97_rf.$proc$ac97_rf.v:181$267'.
Removing empty process `ac97_rf.$proc$ac97_rf.v:181$267'.
Found and cleaned up 1 empty switch in `\ac97_rf.$proc$ac97_rf.v:170$266'.
Removing empty process `ac97_rf.$proc$ac97_rf.v:170$266'.
Found and cleaned up 1 empty switch in `\ac97_prc.$proc$ac97_prc.v:184$258'.
Removing empty process `ac97_prc.$proc$ac97_prc.v:184$258'.
Found and cleaned up 1 empty switch in `\ac97_prc.$proc$ac97_prc.v:181$257'.
Removing empty process `ac97_prc.$proc$ac97_prc.v:181$257'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:197$253'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:194$250'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:191$247'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:188$244'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:185$241'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:182$238'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:179$235'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:176$232'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:173$229'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:170$226'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:167$220'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:162$211'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:159$204'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:152$191'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:149$183'.
Found and cleaned up 1 empty switch in `\ac97_wb_if.$proc$ac97_wb_if.v:141$182'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:141$182'.
Removing empty process `ac97_wb_if.$proc$ac97_wb_if.v:138$181'.
Found and cleaned up 1 empty switch in `\ac97_int.$proc$ac97_int.v:118$178'.
Removing empty process `ac97_int.$proc$ac97_int.v:118$178'.
Found and cleaned up 1 empty switch in `\ac97_int.$proc$ac97_int.v:112$175'.
Removing empty process `ac97_int.$proc$ac97_int.v:112$175'.
Found and cleaned up 1 empty switch in `\ac97_int.$proc$ac97_int.v:99$163'.
Removing empty process `ac97_int.$proc$ac97_int.v:99$163'.
Found and cleaned up 1 empty switch in `\ac97_sout.$proc$ac97_sout.v:174$162'.
Removing empty process `ac97_sout.$proc$ac97_sout.v:174$162'.
Found and cleaned up 1 empty switch in `\ac97_sout.$proc$ac97_sout.v:170$161'.
Removing empty process `ac97_sout.$proc$ac97_sout.v:170$161'.
Found and cleaned up 1 empty switch in `\ac97_sout.$proc$ac97_sout.v:166$160'.
Removing empty process `ac97_sout.$proc$ac97_sout.v:166$160'.
Found and cleaned up 1 empty switch in `\ac97_sout.$proc$ac97_sout.v:162$159'.
Removing empty process `ac97_sout.$proc$ac97_sout.v:162$159'.
Found and cleaned up 1 empty switch in `\ac97_sout.$proc$ac97_sout.v:158$158'.
Removing empty process `ac97_sout.$proc$ac97_sout.v:158$158'.
Found and cleaned up 1 empty switch in `\ac97_sout.$proc$ac97_sout.v:154$157'.
Removing empty process `ac97_sout.$proc$ac97_sout.v:154$157'.
Found and cleaned up 1 empty switch in `\ac97_sout.$proc$ac97_sout.v:150$156'.
Removing empty process `ac97_sout.$proc$ac97_sout.v:150$156'.
Found and cleaned up 1 empty switch in `\ac97_sout.$proc$ac97_sout.v:146$155'.
Removing empty process `ac97_sout.$proc$ac97_sout.v:146$155'.
Found and cleaned up 1 empty switch in `\ac97_sout.$proc$ac97_sout.v:142$154'.
Removing empty process `ac97_sout.$proc$ac97_sout.v:142$154'.
Found and cleaned up 1 empty switch in `\ac97_sout.$proc$ac97_sout.v:138$153'.
Removing empty process `ac97_sout.$proc$ac97_sout.v:138$153'.
Found and cleaned up 1 empty switch in `\ac97_sout.$proc$ac97_sout.v:134$152'.
Removing empty process `ac97_sout.$proc$ac97_sout.v:134$152'.
Found and cleaned up 1 empty switch in `\ac97_sout.$proc$ac97_sout.v:130$151'.
Removing empty process `ac97_sout.$proc$ac97_sout.v:130$151'.
Found and cleaned up 1 empty switch in `\ac97_sout.$proc$ac97_sout.v:126$150'.
Removing empty process `ac97_sout.$proc$ac97_sout.v:126$150'.
Removing empty process `ac97_fifo_ctrl.$proc$ac97_fifo_ctrl.v:108$145'.
Found and cleaned up 2 empty switches in `\ac97_fifo_ctrl.$proc$ac97_fifo_ctrl.v:101$126'.
Removing empty process `ac97_fifo_ctrl.$proc$ac97_fifo_ctrl.v:101$126'.
Found and cleaned up 1 empty switch in `\ac97_fifo_ctrl.$proc$ac97_fifo_ctrl.v:98$124'.
Removing empty process `ac97_fifo_ctrl.$proc$ac97_fifo_ctrl.v:98$124'.
Removing empty process `ac97_sin.$proc$ac97_sin.v:136$123'.
Removing empty process `ac97_sin.$proc$ac97_sin.v:133$122'.
Found and cleaned up 1 empty switch in `\ac97_sin.$proc$ac97_sin.v:125$121'.
Removing empty process `ac97_sin.$proc$ac97_sin.v:125$121'.
Found and cleaned up 1 empty switch in `\ac97_sin.$proc$ac97_sin.v:122$120'.
Removing empty process `ac97_sin.$proc$ac97_sin.v:122$120'.
Found and cleaned up 1 empty switch in `\ac97_sin.$proc$ac97_sin.v:119$119'.
Removing empty process `ac97_sin.$proc$ac97_sin.v:119$119'.
Found and cleaned up 1 empty switch in `\ac97_sin.$proc$ac97_sin.v:116$118'.
Removing empty process `ac97_sin.$proc$ac97_sin.v:116$118'.
Found and cleaned up 1 empty switch in `\ac97_sin.$proc$ac97_sin.v:113$117'.
Removing empty process `ac97_sin.$proc$ac97_sin.v:113$117'.
Found and cleaned up 1 empty switch in `\ac97_sin.$proc$ac97_sin.v:110$116'.
Removing empty process `ac97_sin.$proc$ac97_sin.v:110$116'.
Found and cleaned up 1 empty switch in `\ac97_out_fifo.$proc$ac97_out_fifo.v:154$111'.
Removing empty process `ac97_out_fifo.$proc$ac97_out_fifo.v:154$111'.
Found and cleaned up 3 empty switches in `\ac97_out_fifo.$proc$ac97_out_fifo.v:144$109'.
Removing empty process `ac97_out_fifo.$proc$ac97_out_fifo.v:144$109'.
Removing empty process `ac97_out_fifo.$proc$ac97_out_fifo.v:133$100'.
Removing empty process `ac97_out_fifo.$proc$ac97_out_fifo.v:128$96'.
Found and cleaned up 3 empty switches in `\ac97_out_fifo.$proc$ac97_out_fifo.v:121$89'.
Removing empty process `ac97_out_fifo.$proc$ac97_out_fifo.v:121$89'.
Found and cleaned up 2 empty switches in `\ac97_out_fifo.$proc$ac97_out_fifo.v:114$86'.
Removing empty process `ac97_out_fifo.$proc$ac97_out_fifo.v:114$86'.
Found and cleaned up 1 empty switch in `\ac97_in_fifo.$proc$ac97_in_fifo.v:159$75'.
Removing empty process `ac97_in_fifo.$proc$ac97_in_fifo.v:159$75'.
Found and cleaned up 1 empty switch in `\ac97_in_fifo.$proc$ac97_in_fifo.v:152$74'.
Removing empty process `ac97_in_fifo.$proc$ac97_in_fifo.v:152$74'.
Found and cleaned up 1 empty switch in `\ac97_in_fifo.$proc$ac97_in_fifo.v:149$71'.
Removing empty process `ac97_in_fifo.$proc$ac97_in_fifo.v:149$71'.
Removing empty process `ac97_in_fifo.$proc$ac97_in_fifo.v:145$69'.
Removing empty process `ac97_in_fifo.$proc$ac97_in_fifo.v:141$65'.
Removing empty process `ac97_in_fifo.$proc$ac97_in_fifo.v:138$60'.
Removing empty process `ac97_in_fifo.$proc$ac97_in_fifo.v:135$57'.
Found and cleaned up 2 empty switches in `\ac97_in_fifo.$proc$ac97_in_fifo.v:130$54'.
Removing empty process `ac97_in_fifo.$proc$ac97_in_fifo.v:130$54'.
Found and cleaned up 2 empty switches in `\ac97_in_fifo.$proc$ac97_in_fifo.v:123$49'.
Removing empty process `ac97_in_fifo.$proc$ac97_in_fifo.v:123$49'.
Removing empty process `ac97_cra.$proc$ac97_cra.v:185$42'.
Removing empty process `ac97_cra.$proc$ac97_cra.v:182$40'.
Found and cleaned up 2 empty switches in `\ac97_cra.$proc$ac97_cra.v:175$37'.
Removing empty process `ac97_cra.$proc$ac97_cra.v:175$37'.
Found and cleaned up 2 empty switches in `\ac97_cra.$proc$ac97_cra.v:168$31'.
Removing empty process `ac97_cra.$proc$ac97_cra.v:168$31'.
Found and cleaned up 2 empty switches in `\ac97_cra.$proc$ac97_cra.v:161$27'.
Removing empty process `ac97_cra.$proc$ac97_cra.v:161$27'.
Found and cleaned up 2 empty switches in `\ac97_cra.$proc$ac97_cra.v:154$23'.
Removing empty process `ac97_cra.$proc$ac97_cra.v:154$23'.
Found and cleaned up 2 empty switches in `\ac97_cra.$proc$ac97_cra.v:145$18'.
Removing empty process `ac97_cra.$proc$ac97_cra.v:145$18'.
Removing empty process `ac97_cra.$proc$ac97_cra.v:142$17'.
Found and cleaned up 1 empty switch in `\ac97_cra.$proc$ac97_cra.v:128$14'.
Removing empty process `ac97_cra.$proc$ac97_cra.v:128$14'.
Found and cleaned up 1 empty switch in `\ac97_rst.$proc$ac97_rst.v:90$9'.
Removing empty process `ac97_rst.$proc$ac97_rst.v:90$9'.
Found and cleaned up 2 empty switches in `\ac97_rst.$proc$ac97_rst.v:81$4'.
Removing empty process `ac97_rst.$proc$ac97_rst.v:81$4'.
Found and cleaned up 2 empty switches in `\ac97_rst.$proc$ac97_rst.v:72$1'.
Removing empty process `ac97_rst.$proc$ac97_rst.v:72$1'.
Cleaned up 110 empty switches.

4. Executing TECHMAP pass (map to technology primitives).

4.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/bin/../share/yosys/adff2dff.v' to AST representation.
Generating RTLIL representation for module `\adff2dff'.
Successfully finished Verilog frontend.

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 6
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 6'000000
Generating RTLIL representation for module `$paramod$c7e55394f87c710fe2c157ded151d847626d0d0c\adff2dff'.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3.3. Executing PROC_INIT pass (extract init attributes).

4.3.4. Executing PROC_ARST pass (detect async resets in processes).

4.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$c7e55394f87c710fe2c157ded151d847626d0d0c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$942'.
     1/1: $0\Q[5:0]
Creating decoders for process `$paramod$c7e55394f87c710fe2c157ded151d847626d0d0c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$940'.
     1/1: $0\NEXT_Q[5:0]

4.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$c7e55394f87c710fe2c157ded151d847626d0d0c\adff2dff.\NEXT_Q' from process `$paramod$c7e55394f87c710fe2c157ded151d847626d0d0c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$940'.

4.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$c7e55394f87c710fe2c157ded151d847626d0d0c\adff2dff.\Q' using process `$paramod$c7e55394f87c710fe2c157ded151d847626d0d0c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$942'.
  created $dff cell `$procdff$946' with positive edge clock.

4.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$c7e55394f87c710fe2c157ded151d847626d0d0c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$942'.
Found and cleaned up 1 empty switch in `$paramod$c7e55394f87c710fe2c157ded151d847626d0d0c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$940'.
Removing empty process `$paramod$c7e55394f87c710fe2c157ded151d847626d0d0c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$940'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.4. Continuing TECHMAP pass.
Mapping ac97_rst.$procdff$934 using $paramod$c7e55394f87c710fe2c157ded151d847626d0d0c\adff2dff.

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 3
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 3'000
Generating RTLIL representation for module `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000'.

4.6. Executing PROC pass (convert processes to netlists).

4.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.6.3. Executing PROC_INIT pass (extract init attributes).

4.6.4. Executing PROC_ARST pass (detect async resets in processes).

4.6.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:22$949'.
     1/1: $0\Q[2:0]
Creating decoders for process `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:15$947'.
     1/1: $0\NEXT_Q[2:0]

4.6.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.\NEXT_Q' from process `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:15$947'.

4.6.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.\Q' using process `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:22$949'.
  created $dff cell `$procdff$953' with positive edge clock.

4.6.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:22$949'.
Found and cleaned up 1 empty switch in `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:15$947'.
Removing empty process `$paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.$proc$/usr/bin/../share/yosys/adff2dff.v:15$947'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.7. Continuing TECHMAP pass.
Mapping ac97_rst.$procdff$935 using $paramod\adff2dff\WIDTH=3\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=3'000.

4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 1
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 1'0
Generating RTLIL representation for module `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0'.

4.9. Executing PROC pass (convert processes to netlists).

4.9.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.9.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.9.3. Executing PROC_INIT pass (extract init attributes).

4.9.4. Executing PROC_ARST pass (detect async resets in processes).

4.9.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:22$956'.
     1/1: $0\Q[0:0]
Creating decoders for process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$954'.
     1/1: $0\NEXT_Q[0:0]

4.9.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.\NEXT_Q' from process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$954'.

4.9.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.\Q' using process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:22$956'.
  created $dff cell `$procdff$960' with positive edge clock.

4.9.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:22$956'.
Found and cleaned up 1 empty switch in `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$954'.
Removing empty process `$paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$954'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.10. Continuing TECHMAP pass.
Mapping ac97_rst.$procdff$936 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.
Mapping ac97_cra.$procdff$927 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.
Mapping ac97_cra.$procdff$928 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.
Mapping ac97_cra.$procdff$929 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.
Mapping ac97_cra.$procdff$930 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.
Mapping ac97_cra.$procdff$931 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.

4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 16
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 16'0000000000000000
Generating RTLIL representation for module `$paramod$d04e94226dd35bcd3af49b0a7b4980ccdf38e49e\adff2dff'.

4.12. Executing PROC pass (convert processes to netlists).

4.12.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.12.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.12.3. Executing PROC_INIT pass (extract init attributes).

4.12.4. Executing PROC_ARST pass (detect async resets in processes).

4.12.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$d04e94226dd35bcd3af49b0a7b4980ccdf38e49e\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$963'.
     1/1: $0\Q[15:0]
Creating decoders for process `$paramod$d04e94226dd35bcd3af49b0a7b4980ccdf38e49e\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$961'.
     1/1: $0\NEXT_Q[15:0]

4.12.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$d04e94226dd35bcd3af49b0a7b4980ccdf38e49e\adff2dff.\NEXT_Q' from process `$paramod$d04e94226dd35bcd3af49b0a7b4980ccdf38e49e\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$961'.

4.12.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$d04e94226dd35bcd3af49b0a7b4980ccdf38e49e\adff2dff.\Q' using process `$paramod$d04e94226dd35bcd3af49b0a7b4980ccdf38e49e\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$963'.
  created $dff cell `$procdff$967' with positive edge clock.

4.12.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$d04e94226dd35bcd3af49b0a7b4980ccdf38e49e\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$963'.
Found and cleaned up 1 empty switch in `$paramod$d04e94226dd35bcd3af49b0a7b4980ccdf38e49e\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$961'.
Removing empty process `$paramod$d04e94226dd35bcd3af49b0a7b4980ccdf38e49e\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$961'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.13. Continuing TECHMAP pass.
Mapping ac97_cra.$procdff$933 using $paramod$d04e94226dd35bcd3af49b0a7b4980ccdf38e49e\adff2dff.
Mapping ac97_int.$procdff$880 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.
Mapping ac97_int.$procdff$881 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.
Mapping ac97_int.$procdff$882 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.

4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 29
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 29'00000000000000000000000000000
Generating RTLIL representation for module `$paramod$01b7298cebd50a0381e6fc478f48c699884314d4\adff2dff'.

4.15. Executing PROC pass (convert processes to netlists).

4.15.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.15.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.15.3. Executing PROC_INIT pass (extract init attributes).

4.15.4. Executing PROC_ARST pass (detect async resets in processes).

4.15.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$01b7298cebd50a0381e6fc478f48c699884314d4\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$970'.
     1/1: $0\Q[28:0]
Creating decoders for process `$paramod$01b7298cebd50a0381e6fc478f48c699884314d4\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$968'.
     1/1: $0\NEXT_Q[28:0]

4.15.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$01b7298cebd50a0381e6fc478f48c699884314d4\adff2dff.\NEXT_Q' from process `$paramod$01b7298cebd50a0381e6fc478f48c699884314d4\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$968'.

4.15.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$01b7298cebd50a0381e6fc478f48c699884314d4\adff2dff.\Q' using process `$paramod$01b7298cebd50a0381e6fc478f48c699884314d4\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$970'.
  created $dff cell `$procdff$974' with positive edge clock.

4.15.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$01b7298cebd50a0381e6fc478f48c699884314d4\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$970'.
Found and cleaned up 1 empty switch in `$paramod$01b7298cebd50a0381e6fc478f48c699884314d4\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$968'.
Removing empty process `$paramod$01b7298cebd50a0381e6fc478f48c699884314d4\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$968'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.16. Continuing TECHMAP pass.
Mapping ac97_rf.$procdff$851 using $paramod$01b7298cebd50a0381e6fc478f48c699884314d4\adff2dff.
Mapping ac97_rf.$procdff$852 using $paramod$01b7298cebd50a0381e6fc478f48c699884314d4\adff2dff.

4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 32
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 0
Generating RTLIL representation for module `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0'.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.18.3. Executing PROC_INIT pass (extract init attributes).

4.18.4. Executing PROC_ARST pass (detect async resets in processes).

4.18.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:22$977'.
     1/1: $0\Q[31:0]
Creating decoders for process `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$975'.
     1/1: $0\NEXT_Q[31:0]

4.18.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.\NEXT_Q' from process `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$975'.

4.18.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.\Q' using process `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:22$977'.
  created $dff cell `$procdff$981' with positive edge clock.

4.18.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:22$977'.
Found and cleaned up 1 empty switch in `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$975'.
Removing empty process `$paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.$proc$/usr/bin/../share/yosys/adff2dff.v:15$975'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.19. Continuing TECHMAP pass.
Mapping ac97_rf.$procdff$854 using $paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.

4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 24
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 24'000000000000000000000000
Generating RTLIL representation for module `$paramod$0f2c5d3e7e93b88694ad696036f7c1b10c06e967\adff2dff'.

4.21. Executing PROC pass (convert processes to netlists).

4.21.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.21.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.21.3. Executing PROC_INIT pass (extract init attributes).

4.21.4. Executing PROC_ARST pass (detect async resets in processes).

4.21.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$0f2c5d3e7e93b88694ad696036f7c1b10c06e967\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$984'.
     1/1: $0\Q[23:0]
Creating decoders for process `$paramod$0f2c5d3e7e93b88694ad696036f7c1b10c06e967\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$982'.
     1/1: $0\NEXT_Q[23:0]

4.21.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$0f2c5d3e7e93b88694ad696036f7c1b10c06e967\adff2dff.\NEXT_Q' from process `$paramod$0f2c5d3e7e93b88694ad696036f7c1b10c06e967\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$982'.

4.21.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$0f2c5d3e7e93b88694ad696036f7c1b10c06e967\adff2dff.\Q' using process `$paramod$0f2c5d3e7e93b88694ad696036f7c1b10c06e967\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$984'.
  created $dff cell `$procdff$988' with positive edge clock.

4.21.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$0f2c5d3e7e93b88694ad696036f7c1b10c06e967\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$984'.
Found and cleaned up 1 empty switch in `$paramod$0f2c5d3e7e93b88694ad696036f7c1b10c06e967\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$982'.
Removing empty process `$paramod$0f2c5d3e7e93b88694ad696036f7c1b10c06e967\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$982'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.22. Continuing TECHMAP pass.
Mapping ac97_rf.$procdff$855 using $paramod$0f2c5d3e7e93b88694ad696036f7c1b10c06e967\adff2dff.
Mapping ac97_rf.$procdff$856 using $paramod$d04e94226dd35bcd3af49b0a7b4980ccdf38e49e\adff2dff.
Mapping ac97_rf.$procdff$857 using $paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.
Mapping ac97_rf.$procdff$860 using $paramod\adff2dff\WIDTH=32\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=0.
Mapping ac97_dma_req.$procdff$828 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.
Mapping ac97_soc.$procdff$831 using $paramod\adff2dff\WIDTH=1\CLK_POLARITY=1'1\ARST_POLARITY=1'0\ARST_VALUE=1'0.
Mapping ac97_soc.$procdff$832 using $paramod$c7e55394f87c710fe2c157ded151d847626d0d0c\adff2dff.

4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\adff2dff'.
Parameter \WIDTH = 8
Parameter \CLK_POLARITY = 1'1
Parameter \ARST_POLARITY = 1'0
Parameter \ARST_VALUE = 8'11111111
Generating RTLIL representation for module `$paramod$94d9a02654d9c37244d4e623f6d4615c3997ba7c\adff2dff'.

4.24. Executing PROC pass (convert processes to netlists).

4.24.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.24.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.24.3. Executing PROC_INIT pass (extract init attributes).

4.24.4. Executing PROC_ARST pass (detect async resets in processes).

4.24.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$94d9a02654d9c37244d4e623f6d4615c3997ba7c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$991'.
     1/1: $0\Q[7:0]
Creating decoders for process `$paramod$94d9a02654d9c37244d4e623f6d4615c3997ba7c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$989'.
     1/1: $0\NEXT_Q[7:0]

4.24.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$94d9a02654d9c37244d4e623f6d4615c3997ba7c\adff2dff.\NEXT_Q' from process `$paramod$94d9a02654d9c37244d4e623f6d4615c3997ba7c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$989'.

4.24.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$94d9a02654d9c37244d4e623f6d4615c3997ba7c\adff2dff.\Q' using process `$paramod$94d9a02654d9c37244d4e623f6d4615c3997ba7c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$991'.
  created $dff cell `$procdff$995' with positive edge clock.

4.24.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$94d9a02654d9c37244d4e623f6d4615c3997ba7c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:22$991'.
Found and cleaned up 1 empty switch in `$paramod$94d9a02654d9c37244d4e623f6d4615c3997ba7c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$989'.
Removing empty process `$paramod$94d9a02654d9c37244d4e623f6d4615c3997ba7c\adff2dff.$proc$/usr/bin/../share/yosys/adff2dff.v:15$989'.
Cleaned up 1 empty switch.
Removed 0 unused cells and 4 unused wires.

4.25. Continuing TECHMAP pass.
Mapping ac97_soc.$procdff$849 using $paramod$94d9a02654d9c37244d4e623f6d4615c3997ba7c\adff2dff.
No more expansions possible.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \ac97_top
Used module:     \ac97_rst
Used module:     \ac97_int
Used module:     \ac97_dma_if
Used module:         \ac97_dma_req
Used module:     \ac97_cra
Used module:     \ac97_prc
Used module:         \ac97_fifo_ctrl
Used module:     \ac97_rf
Used module:     \ac97_wb_if
Used module:     \ac97_in_fifo
Used module:     \ac97_out_fifo
Used module:     \ac97_soc
Used module:     \ac97_sin
Used module:     \ac97_sout

5.1.2. Analyzing design hierarchy..
Top module:  \ac97_top
Used module:     \ac97_rst
Used module:     \ac97_int
Used module:     \ac97_dma_if
Used module:         \ac97_dma_req
Used module:     \ac97_cra
Used module:     \ac97_prc
Used module:         \ac97_fifo_ctrl
Used module:     \ac97_rf
Used module:     \ac97_wb_if
Used module:     \ac97_in_fifo
Used module:     \ac97_out_fifo
Used module:     \ac97_soc
Used module:     \ac97_sin
Used module:     \ac97_sout
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.2.3. Executing PROC_INIT pass (extract init attributes).

5.2.4. Executing PROC_ARST pass (detect async resets in processes).

5.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

5.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

5.2.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.3. Executing FLATTEN pass (flatten design).
Mapping ac97_top.u1 using ac97_sin.
Mapping ac97_top.u3 using ac97_out_fifo.
Mapping ac97_top.u4 using ac97_out_fifo.
Mapping ac97_top.u5 using ac97_out_fifo.
Mapping ac97_top.u6 using ac97_out_fifo.
Mapping ac97_top.u7 using ac97_out_fifo.
Mapping ac97_top.u8 using ac97_out_fifo.
Mapping ac97_top.u10 using ac97_in_fifo.
Mapping ac97_top.u11 using ac97_in_fifo.
Mapping ac97_top.u15 using ac97_cra.
Mapping ac97_top.u14 using ac97_prc.
Mapping ac97_top.u9 using ac97_in_fifo.
Mapping ac97_top.u12 using ac97_wb_if.
Mapping ac97_top.u17 using ac97_int.
Mapping ac97_top.u18 using ac97_int.
Mapping ac97_top.u19 using ac97_int.
Mapping ac97_top.u20 using ac97_int.
Mapping ac97_top.u21 using ac97_int.
Mapping ac97_top.u22 using ac97_int.
Mapping ac97_top.u23 using ac97_int.
Mapping ac97_top.u24 using ac97_int.
Mapping ac97_top.u25 using ac97_int.
Mapping ac97_top.u13 using ac97_rf.
Mapping ac97_top.u26 using ac97_rst.
Mapping ac97_top.u2 using ac97_soc.
Mapping ac97_top.u0 using ac97_sout.
Mapping ac97_top.u16 using ac97_dma_if.
Mapping ac97_top.u14.u8 using ac97_fifo_ctrl.
Mapping ac97_top.u14.u7 using ac97_fifo_ctrl.
Mapping ac97_top.u14.u6 using ac97_fifo_ctrl.
Mapping ac97_top.u14.u5 using ac97_fifo_ctrl.
Mapping ac97_top.u14.u4 using ac97_fifo_ctrl.
Mapping ac97_top.u14.u3 using ac97_fifo_ctrl.
Mapping ac97_top.u14.u2 using ac97_fifo_ctrl.
Mapping ac97_top.u14.u1 using ac97_fifo_ctrl.
Mapping ac97_top.u14.u0 using ac97_fifo_ctrl.
Mapping ac97_top.u16.u7 using ac97_dma_req.
Mapping ac97_top.u16.u8 using ac97_dma_req.
Mapping ac97_top.u16.u6 using ac97_dma_req.
Mapping ac97_top.u16.u5 using ac97_dma_req.
Mapping ac97_top.u16.u4 using ac97_dma_req.
Mapping ac97_top.u16.u3 using ac97_dma_req.
Mapping ac97_top.u16.u2 using ac97_dma_req.
Mapping ac97_top.u16.u1 using ac97_dma_req.
Mapping ac97_top.u16.u0 using ac97_dma_req.
No more expansions possible.
Deleting now unused module ac97_dma_req.
Deleting now unused module ac97_soc.
Deleting now unused module ac97_dma_if.
Deleting now unused module ac97_rf.
Deleting now unused module ac97_prc.
Deleting now unused module ac97_wb_if.
Deleting now unused module ac97_int.
Deleting now unused module ac97_sout.
Deleting now unused module ac97_fifo_ctrl.
Deleting now unused module ac97_sin.
Deleting now unused module ac97_out_fifo.
Deleting now unused module ac97_in_fifo.
Deleting now unused module ac97_cra.
Deleting now unused module ac97_rst.

5.4. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $mux cell `$techmap\u3.$procmux$746' in module `ac97_top'.
Replacing $eq cell `$techmap\u3.$eq$ac97_out_fifo.v:112$85' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u3.$procmux$740' in module `ac97_top'.
Replacing $eq cell `$techmap\u3.$procmux$727_CMP0' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u3.$procmux$731' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u4.$procmux$746' in module `ac97_top'.
Replacing $eq cell `$techmap\u4.$eq$ac97_out_fifo.v:112$85' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u4.$procmux$740' in module `ac97_top'.
Replacing $eq cell `$techmap\u4.$procmux$727_CMP0' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u4.$procmux$731' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u5.$procmux$746' in module `ac97_top'.
Replacing $eq cell `$techmap\u5.$eq$ac97_out_fifo.v:112$85' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u5.$procmux$740' in module `ac97_top'.
Replacing $eq cell `$techmap\u5.$procmux$727_CMP0' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u5.$procmux$731' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u6.$procmux$746' in module `ac97_top'.
Replacing $eq cell `$techmap\u6.$eq$ac97_out_fifo.v:112$85' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u6.$procmux$740' in module `ac97_top'.
Replacing $eq cell `$techmap\u6.$procmux$727_CMP0' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u6.$procmux$731' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u7.$procmux$746' in module `ac97_top'.
Replacing $eq cell `$techmap\u7.$eq$ac97_out_fifo.v:112$85' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u7.$procmux$740' in module `ac97_top'.
Replacing $eq cell `$techmap\u7.$procmux$727_CMP0' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u7.$procmux$731' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u8.$procmux$746' in module `ac97_top'.
Replacing $eq cell `$techmap\u8.$eq$ac97_out_fifo.v:112$85' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u8.$procmux$740' in module `ac97_top'.
Replacing $eq cell `$techmap\u8.$procmux$727_CMP0' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u8.$procmux$731' in module `ac97_top'.
Replacing $eq cell `$techmap\u10.$eq$ac97_in_fifo.v:121$48' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u10.$procmux$774' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u10.$procmux$768' in module `ac97_top'.
Replacing $eq cell `$techmap\u10.$procmux$760_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u11.$eq$ac97_in_fifo.v:121$48' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u11.$procmux$774' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u11.$procmux$768' in module `ac97_top'.
Replacing $eq cell `$techmap\u11.$procmux$760_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u15.$techmap$procdff$933.$eq$/usr/bin/../share/yosys/adff2dff.v:16$962' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u15.$techmap$procdff$931.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u15.$techmap$procdff$930.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u15.$techmap$procdff$929.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u15.$techmap$procdff$928.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u15.$techmap$procdff$927.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Optimizing away select inverter for $mux cell `$techmap\u15.$procmux$789' in module `ac97_top'.
Replacing $eq cell `$techmap\u9.$eq$ac97_in_fifo.v:121$48' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u9.$procmux$774' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u9.$procmux$768' in module `ac97_top'.
Replacing $eq cell `$techmap\u9.$procmux$760_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u13.$procmux$625_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u12.$eq$ac97_wb_if.v:160$209' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u12.$eq$ac97_wb_if.v:150$189' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u17.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u17.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u17.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u17.$procmux$645_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u17.$eq$ac97_int.v:106$168' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u17.$eq$ac97_int.v:104$165' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u18.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u18.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u18.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u18.$procmux$645_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u18.$eq$ac97_int.v:106$168' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u18.$eq$ac97_int.v:104$165' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u19.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u19.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u19.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u19.$procmux$645_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u19.$eq$ac97_int.v:106$168' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u19.$eq$ac97_int.v:104$165' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u20.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u20.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u20.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u20.$procmux$645_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u20.$eq$ac97_int.v:106$168' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u20.$eq$ac97_int.v:104$165' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u21.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u21.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u21.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u21.$procmux$645_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u21.$eq$ac97_int.v:106$168' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u21.$eq$ac97_int.v:104$165' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u22.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u22.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u22.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u22.$procmux$645_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u22.$eq$ac97_int.v:106$168' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u22.$eq$ac97_int.v:104$165' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u23.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u23.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u23.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u23.$procmux$645_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u23.$eq$ac97_int.v:106$168' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u23.$eq$ac97_int.v:104$165' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u24.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u24.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u24.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u24.$procmux$645_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u24.$eq$ac97_int.v:106$168' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u24.$eq$ac97_int.v:104$165' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u25.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u25.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u25.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u25.$procmux$645_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u25.$eq$ac97_int.v:106$168' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u25.$eq$ac97_int.v:104$165' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u13.$techmap$procdff$860.$eq$/usr/bin/../share/yosys/adff2dff.v:16$976' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u13.$techmap$procdff$857.$eq$/usr/bin/../share/yosys/adff2dff.v:16$976' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u13.$techmap$procdff$856.$eq$/usr/bin/../share/yosys/adff2dff.v:16$962' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u13.$techmap$procdff$855.$eq$/usr/bin/../share/yosys/adff2dff.v:16$983' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u13.$techmap$procdff$854.$eq$/usr/bin/../share/yosys/adff2dff.v:16$976' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u13.$techmap$procdff$852.$eq$/usr/bin/../share/yosys/adff2dff.v:16$969' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u13.$techmap$procdff$851.$eq$/usr/bin/../share/yosys/adff2dff.v:16$969' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u13.$eq$ac97_rf.v:184$269' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u13.$eq$ac97_rf.v:187$272' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u13.$eq$ac97_rf.v:191$275' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u26.$techmap$procdff$936.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u26.$techmap$procdff$935.$eq$/usr/bin/../share/yosys/adff2dff.v:16$948' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u26.$techmap$procdff$934.$eq$/usr/bin/../share/yosys/adff2dff.v:16$941' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u2.$techmap$procdff$849.$eq$/usr/bin/../share/yosys/adff2dff.v:16$990' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u2.$techmap$procdff$832.$eq$/usr/bin/../share/yosys/adff2dff.v:16$941' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u2.$techmap$procdff$831.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Optimizing away select inverter for $mux cell `$techmap\u2.$procmux$409' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u2.$procmux$400' in module `ac97_top'.
Replacing $eq cell `$techmap\u2.$eq$ac97_soc.v:124$312' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u2.$eq$ac97_soc.v:121$310' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u14.u8.$procmux$694' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u14.u7.$procmux$694' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u14.u6.$procmux$694' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u14.u5.$procmux$694' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u14.u4.$procmux$694' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u14.u3.$procmux$694' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u14.u2.$procmux$694' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u14.u1.$procmux$694' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u14.u0.$procmux$694' in module `ac97_top'.
Replacing $eq cell `$techmap\u16.u7.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u7.$procmux$393_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u7.$eq$ac97_dma_req.v:98$364' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u7.$eq$ac97_dma_req.v:96$360' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u8.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u8.$procmux$393_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u8.$eq$ac97_dma_req.v:98$364' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u8.$eq$ac97_dma_req.v:96$360' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u6.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u6.$procmux$393_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u6.$eq$ac97_dma_req.v:98$364' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u6.$eq$ac97_dma_req.v:96$360' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u5.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u5.$procmux$393_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u5.$eq$ac97_dma_req.v:98$364' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u5.$eq$ac97_dma_req.v:96$360' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u4.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u4.$procmux$393_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u4.$eq$ac97_dma_req.v:98$364' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u4.$eq$ac97_dma_req.v:96$360' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u3.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u3.$procmux$393_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u3.$eq$ac97_dma_req.v:98$364' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u3.$eq$ac97_dma_req.v:96$360' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u2.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u2.$procmux$393_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u2.$eq$ac97_dma_req.v:98$364' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u2.$eq$ac97_dma_req.v:96$360' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u1.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u1.$procmux$393_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u1.$eq$ac97_dma_req.v:98$364' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u1.$eq$ac97_dma_req.v:96$360' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u0.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u0.$procmux$393_CMP0' in module `ac97_top' with $logic_not.
Replacing $eq cell `$techmap\u16.u0.$eq$ac97_dma_req.v:98$364' in module `ac97_top' with inverter.
Replacing $eq cell `$techmap\u16.u0.$eq$ac97_dma_req.v:96$360' in module `ac97_top' with $logic_not.
Optimizing away select inverter for $mux cell `$techmap\u15.$techmap$procdff$933.$procmux$965' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u15.$techmap$procdff$931.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u15.$techmap$procdff$930.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u15.$techmap$procdff$929.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u15.$techmap$procdff$928.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u15.$techmap$procdff$927.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u17.$techmap$procdff$882.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u17.$techmap$procdff$881.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u17.$techmap$procdff$880.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u18.$techmap$procdff$882.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u18.$techmap$procdff$881.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u18.$techmap$procdff$880.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u19.$techmap$procdff$882.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u19.$techmap$procdff$881.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u19.$techmap$procdff$880.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u20.$techmap$procdff$882.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u20.$techmap$procdff$881.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u20.$techmap$procdff$880.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u21.$techmap$procdff$882.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u21.$techmap$procdff$881.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u21.$techmap$procdff$880.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u22.$techmap$procdff$882.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u22.$techmap$procdff$881.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u22.$techmap$procdff$880.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u23.$techmap$procdff$882.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u23.$techmap$procdff$881.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u23.$techmap$procdff$880.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u24.$techmap$procdff$882.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u24.$techmap$procdff$881.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u24.$techmap$procdff$880.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u25.$techmap$procdff$882.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u25.$techmap$procdff$881.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u25.$techmap$procdff$880.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u13.$techmap$procdff$860.$procmux$979' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u13.$techmap$procdff$857.$procmux$979' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u13.$techmap$procdff$856.$procmux$965' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u13.$techmap$procdff$855.$procmux$986' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u13.$techmap$procdff$854.$procmux$979' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u13.$techmap$procdff$852.$procmux$972' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u13.$techmap$procdff$851.$procmux$972' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u26.$techmap$procdff$936.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u26.$techmap$procdff$935.$procmux$951' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u26.$techmap$procdff$934.$procmux$944' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u2.$techmap$procdff$849.$procmux$993' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u2.$techmap$procdff$832.$procmux$944' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u2.$techmap$procdff$831.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u16.u7.$techmap$procdff$828.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u16.u8.$techmap$procdff$828.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u16.u6.$techmap$procdff$828.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u16.u5.$techmap$procdff$828.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u16.u4.$techmap$procdff$828.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u16.u3.$techmap$procdff$828.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u16.u2.$techmap$procdff$828.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u16.u1.$techmap$procdff$828.$procmux$958' in module `ac97_top'.
Optimizing away select inverter for $mux cell `$techmap\u16.u0.$techmap$procdff$828.$procmux$958' in module `ac97_top'.

5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..
  removing unused `$logic_not' cell `$techmap\u3.$logic_not$ac97_out_fifo.v:145$110'.
  removing unused `$logic_not' cell `$techmap\u3.$logic_not$ac97_out_fifo.v:122$90'.
  removing unused `$logic_not' cell `$techmap\u3.$logic_not$ac97_out_fifo.v:115$87'.
  removing unused `$logic_not' cell `$techmap\u4.$logic_not$ac97_out_fifo.v:145$110'.
  removing unused `$logic_not' cell `$techmap\u4.$logic_not$ac97_out_fifo.v:122$90'.
  removing unused `$logic_not' cell `$techmap\u4.$logic_not$ac97_out_fifo.v:115$87'.
  removing unused `$logic_not' cell `$techmap\u5.$logic_not$ac97_out_fifo.v:145$110'.
  removing unused `$logic_not' cell `$techmap\u5.$logic_not$ac97_out_fifo.v:122$90'.
  removing unused `$logic_not' cell `$techmap\u5.$logic_not$ac97_out_fifo.v:115$87'.
  removing unused `$logic_not' cell `$techmap\u6.$logic_not$ac97_out_fifo.v:145$110'.
  removing unused `$logic_not' cell `$techmap\u6.$logic_not$ac97_out_fifo.v:122$90'.
  removing unused `$logic_not' cell `$techmap\u6.$logic_not$ac97_out_fifo.v:115$87'.
  removing unused `$logic_not' cell `$techmap\u7.$logic_not$ac97_out_fifo.v:145$110'.
  removing unused `$logic_not' cell `$techmap\u7.$logic_not$ac97_out_fifo.v:122$90'.
  removing unused `$logic_not' cell `$techmap\u7.$logic_not$ac97_out_fifo.v:115$87'.
  removing unused `$logic_not' cell `$techmap\u8.$logic_not$ac97_out_fifo.v:145$110'.
  removing unused `$logic_not' cell `$techmap\u8.$logic_not$ac97_out_fifo.v:122$90'.
  removing unused `$logic_not' cell `$techmap\u8.$logic_not$ac97_out_fifo.v:115$87'.
  removing unused `$logic_not' cell `$techmap\u10.$logic_not$ac97_in_fifo.v:131$55'.
  removing unused `$logic_not' cell `$techmap\u10.$logic_not$ac97_in_fifo.v:124$50'.
  removing unused `$logic_not' cell `$techmap\u11.$logic_not$ac97_in_fifo.v:131$55'.
  removing unused `$logic_not' cell `$techmap\u11.$logic_not$ac97_in_fifo.v:124$50'.
  removing unused `$not' cell `$techmap\u15.$techmap$procdff$933.$eq$/usr/bin/../share/yosys/adff2dff.v:16$962'.
  removing unused `$not' cell `$techmap\u15.$techmap$procdff$931.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u15.$techmap$procdff$930.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u15.$techmap$procdff$929.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u15.$techmap$procdff$928.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u15.$techmap$procdff$927.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u15.$logic_not$ac97_cra.v:176$38'.
  removing unused `$logic_not' cell `$techmap\u15.$logic_not$ac97_cra.v:169$32'.
  removing unused `$logic_not' cell `$techmap\u15.$logic_not$ac97_cra.v:166$30'.
  removing unused `$logic_not' cell `$techmap\u15.$logic_not$ac97_cra.v:162$28'.
  removing unused `$logic_not' cell `$techmap\u15.$logic_not$ac97_cra.v:155$24'.
  removing unused `$logic_not' cell `$techmap\u15.$logic_not$ac97_cra.v:146$19'.
  removing unused `$logic_not' cell `$techmap\u15.$logic_not$ac97_cra.v:130$15'.
  removing unused `$logic_not' cell `$techmap\u9.$logic_not$ac97_in_fifo.v:131$55'.
  removing unused `$logic_not' cell `$techmap\u9.$logic_not$ac97_in_fifo.v:124$50'.
  removing unused `$not' cell `$techmap\u17.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u17.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u17.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u17.$logic_not$ac97_int.v:119$179'.
  removing unused `$logic_not' cell `$techmap\u17.$logic_not$ac97_int.v:113$176'.
  removing unused `$logic_not' cell `$techmap\u17.$logic_not$ac97_int.v:100$164'.
  removing unused `$not' cell `$techmap\u18.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u18.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u18.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u18.$logic_not$ac97_int.v:119$179'.
  removing unused `$logic_not' cell `$techmap\u18.$logic_not$ac97_int.v:113$176'.
  removing unused `$logic_not' cell `$techmap\u18.$logic_not$ac97_int.v:100$164'.
  removing unused `$not' cell `$techmap\u19.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u19.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u19.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u19.$logic_not$ac97_int.v:119$179'.
  removing unused `$logic_not' cell `$techmap\u19.$logic_not$ac97_int.v:113$176'.
  removing unused `$logic_not' cell `$techmap\u19.$logic_not$ac97_int.v:100$164'.
  removing unused `$not' cell `$techmap\u20.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u20.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u20.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u20.$logic_not$ac97_int.v:119$179'.
  removing unused `$logic_not' cell `$techmap\u20.$logic_not$ac97_int.v:113$176'.
  removing unused `$logic_not' cell `$techmap\u20.$logic_not$ac97_int.v:100$164'.
  removing unused `$not' cell `$techmap\u21.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u21.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u21.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u21.$logic_not$ac97_int.v:119$179'.
  removing unused `$logic_not' cell `$techmap\u21.$logic_not$ac97_int.v:113$176'.
  removing unused `$logic_not' cell `$techmap\u21.$logic_not$ac97_int.v:100$164'.
  removing unused `$not' cell `$techmap\u22.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u22.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u22.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u22.$logic_not$ac97_int.v:119$179'.
  removing unused `$logic_not' cell `$techmap\u22.$logic_not$ac97_int.v:113$176'.
  removing unused `$logic_not' cell `$techmap\u22.$logic_not$ac97_int.v:100$164'.
  removing unused `$not' cell `$techmap\u23.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u23.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u23.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u23.$logic_not$ac97_int.v:119$179'.
  removing unused `$logic_not' cell `$techmap\u23.$logic_not$ac97_int.v:113$176'.
  removing unused `$logic_not' cell `$techmap\u23.$logic_not$ac97_int.v:100$164'.
  removing unused `$not' cell `$techmap\u24.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u24.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u24.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u24.$logic_not$ac97_int.v:119$179'.
  removing unused `$logic_not' cell `$techmap\u24.$logic_not$ac97_int.v:113$176'.
  removing unused `$logic_not' cell `$techmap\u24.$logic_not$ac97_int.v:100$164'.
  removing unused `$not' cell `$techmap\u25.$techmap$procdff$882.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u25.$techmap$procdff$881.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u25.$techmap$procdff$880.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u25.$logic_not$ac97_int.v:119$179'.
  removing unused `$logic_not' cell `$techmap\u25.$logic_not$ac97_int.v:113$176'.
  removing unused `$logic_not' cell `$techmap\u25.$logic_not$ac97_int.v:100$164'.
  removing unused `$not' cell `$techmap\u13.$techmap$procdff$860.$eq$/usr/bin/../share/yosys/adff2dff.v:16$976'.
  removing unused `$dff' cell `$techmap\u13.$techmap$procdff$860.$procdff$981'.
  removing unused `$not' cell `$techmap\u13.$techmap$procdff$857.$eq$/usr/bin/../share/yosys/adff2dff.v:16$976'.
  removing unused `$not' cell `$techmap\u13.$techmap$procdff$856.$eq$/usr/bin/../share/yosys/adff2dff.v:16$962'.
  removing unused `$not' cell `$techmap\u13.$techmap$procdff$855.$eq$/usr/bin/../share/yosys/adff2dff.v:16$983'.
  removing unused `$not' cell `$techmap\u13.$techmap$procdff$854.$eq$/usr/bin/../share/yosys/adff2dff.v:16$976'.
  removing unused `$not' cell `$techmap\u13.$techmap$procdff$852.$eq$/usr/bin/../share/yosys/adff2dff.v:16$969'.
  removing unused `$not' cell `$techmap\u13.$techmap$procdff$851.$eq$/usr/bin/../share/yosys/adff2dff.v:16$969'.
  removing unused `$mux' cell `$techmap\u13.$techmap$procdff$860.$procmux$979'.
  removing unused `$mux' cell `$techmap\u13.$procmux$616'.
  removing unused `$logic_not' cell `$techmap\u13.$logic_not$ac97_rf.v:226$299'.
  removing unused `$logic_not' cell `$techmap\u13.$logic_not$ac97_rf.v:220$295'.
  removing unused `$logic_not' cell `$techmap\u13.$logic_not$ac97_rf.v:212$292'.
  removing unused `$logic_not' cell `$techmap\u13.$logic_not$ac97_rf.v:205$286'.
  removing unused `$logic_not' cell `$techmap\u13.$logic_not$ac97_rf.v:200$282'.
  removing unused `$logic_not' cell `$techmap\u13.$logic_not$ac97_rf.v:195$278'.
  removing unused `$and' cell `$techmap\u13.$and$ac97_rf.v:184$270'.
  removing unused `$logic_not' cell `$techmap\u13.$eq$ac97_rf.v:184$269'.
  removing unused `$logic_not' cell `$techmap\u13.$logic_not$ac97_rf.v:182$268'.
  removing unused `$not' cell `$techmap\u26.$techmap$procdff$936.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$not' cell `$techmap\u26.$techmap$procdff$935.$eq$/usr/bin/../share/yosys/adff2dff.v:16$948'.
  removing unused `$not' cell `$techmap\u26.$techmap$procdff$934.$eq$/usr/bin/../share/yosys/adff2dff.v:16$941'.
  removing unused `$logic_not' cell `$techmap\u26.$logic_not$ac97_rst.v:91$10'.
  removing unused `$logic_not' cell `$techmap\u26.$logic_not$ac97_rst.v:82$5'.
  removing unused `$logic_not' cell `$techmap\u26.$logic_not$ac97_rst.v:73$2'.
  removing unused `$not' cell `$techmap\u2.$techmap$procdff$849.$eq$/usr/bin/../share/yosys/adff2dff.v:16$990'.
  removing unused `$not' cell `$techmap\u2.$techmap$procdff$832.$eq$/usr/bin/../share/yosys/adff2dff.v:16$941'.
  removing unused `$not' cell `$techmap\u2.$techmap$procdff$831.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u2.$logic_not$ac97_soc.v:197$356'.
  removing unused `$logic_not' cell `$techmap\u2.$logic_not$ac97_soc.v:188$352'.
  removing unused `$logic_not' cell `$techmap\u2.$logic_not$ac97_soc.v:180$349'.
  removing unused `$logic_not' cell `$techmap\u2.$logic_not$ac97_soc.v:176$348'.
  removing unused `$logic_not' cell `$techmap\u2.$logic_not$ac97_soc.v:115$307'.
  removing unused `$logic_not' cell `$techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:99$125'.
  removing unused `$logic_not' cell `$techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:99$125'.
  removing unused `$logic_not' cell `$techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:99$125'.
  removing unused `$logic_not' cell `$techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:99$125'.
  removing unused `$logic_not' cell `$techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:99$125'.
  removing unused `$logic_not' cell `$techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:99$125'.
  removing unused `$logic_not' cell `$techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:99$125'.
  removing unused `$logic_not' cell `$techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:99$125'.
  removing unused `$logic_not' cell `$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:99$125'.
  removing unused `$not' cell `$techmap\u16.u7.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u16.u7.$logic_not$ac97_dma_req.v:108$377'.
  removing unused `$not' cell `$techmap\u16.u8.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u16.u8.$logic_not$ac97_dma_req.v:108$377'.
  removing unused `$not' cell `$techmap\u16.u6.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u16.u6.$logic_not$ac97_dma_req.v:108$377'.
  removing unused `$not' cell `$techmap\u16.u5.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u16.u5.$logic_not$ac97_dma_req.v:108$377'.
  removing unused `$not' cell `$techmap\u16.u4.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u16.u4.$logic_not$ac97_dma_req.v:108$377'.
  removing unused `$not' cell `$techmap\u16.u3.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u16.u3.$logic_not$ac97_dma_req.v:108$377'.
  removing unused `$not' cell `$techmap\u16.u2.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u16.u2.$logic_not$ac97_dma_req.v:108$377'.
  removing unused `$not' cell `$techmap\u16.u1.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u16.u1.$logic_not$ac97_dma_req.v:108$377'.
  removing unused `$not' cell `$techmap\u16.u0.$techmap$procdff$828.$eq$/usr/bin/../share/yosys/adff2dff.v:16$955'.
  removing unused `$logic_not' cell `$techmap\u16.u0.$logic_not$ac97_dma_req.v:108$377'.
  removing unused non-port wire \u13.csr_r.
  removing unused non-port wire \u12.wb_err_o.
  removing unused non-port wire \rf_din.
  removed 3 unused temporary wires.

5.6. Executing CHECK pass (checking for obvious problems).
checking module ac97_top..
found and reported 0 problems.

5.7. Executing OPT pass (performing simple optimizations).

5.7.1. Executing OPT_EXPR pass (perform const folding).

5.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
  Cell `$techmap\u10.$logic_not$ac97_in_fifo.v:150$72' is identical to cell `$techmap\u10.$logic_not$ac97_in_fifo.v:139$62'.
    Redirecting output \Y: $techmap\u10.$logic_not$ac97_in_fifo.v:150$72_Y = $techmap\u10.$logic_not$ac97_in_fifo.v:139$62_Y
    Removing $logic_not cell `$techmap\u10.$logic_not$ac97_in_fifo.v:150$72' from module `\ac97_top'.
  Cell `$techmap\u10.$procmux$760_CMP0' is identical to cell `$techmap\u10.$eq$ac97_in_fifo.v:121$48'.
    Redirecting output \Y: $techmap\u10.$procmux$760_CMP = \u10.m16b
    Removing $logic_not cell `$techmap\u10.$procmux$760_CMP0' from module `\ac97_top'.
  Cell `$techmap\u11.$logic_not$ac97_in_fifo.v:150$72' is identical to cell `$techmap\u11.$logic_not$ac97_in_fifo.v:139$62'.
    Redirecting output \Y: $techmap\u11.$logic_not$ac97_in_fifo.v:150$72_Y = $techmap\u11.$logic_not$ac97_in_fifo.v:139$62_Y
    Removing $logic_not cell `$techmap\u11.$logic_not$ac97_in_fifo.v:150$72' from module `\ac97_top'.
  Cell `$techmap\u11.$procmux$760_CMP0' is identical to cell `$techmap\u11.$eq$ac97_in_fifo.v:121$48'.
    Redirecting output \Y: $techmap\u11.$procmux$760_CMP = \u11.m16b
    Removing $logic_not cell `$techmap\u11.$procmux$760_CMP0' from module `\ac97_top'.
  Cell `$techmap\u12.$eq$ac97_wb_if.v:160$209' is identical to cell `$techmap\u12.$eq$ac97_wb_if.v:150$189'.
    Redirecting output \Y: $techmap\u12.$eq$ac97_wb_if.v:160$209_Y = $techmap\u12.$eq$ac97_wb_if.v:150$189_Y
    Removing $logic_not cell `$techmap\u12.$eq$ac97_wb_if.v:160$209' from module `\ac97_top'.
  Cell `$techmap\u12.$logic_not$ac97_wb_if.v:153$194' is identical to cell `$techmap\u12.$logic_not$ac97_wb_if.v:150$187'.
    Redirecting output \Y: $techmap\u12.$logic_not$ac97_wb_if.v:153$194_Y = $techmap\u12.$logic_not$ac97_wb_if.v:150$187_Y
    Removing $logic_not cell `$techmap\u12.$logic_not$ac97_wb_if.v:153$194' from module `\ac97_top'.
  Cell `$techmap\u12.$logic_not$ac97_wb_if.v:155$196' is identical to cell `$techmap\u12.$logic_not$ac97_wb_if.v:150$184'.
    Redirecting output \Y: $techmap\u12.$logic_not$ac97_wb_if.v:155$196_Y = $techmap\u12.$logic_not$ac97_wb_if.v:150$184_Y
    Removing $logic_not cell `$techmap\u12.$logic_not$ac97_wb_if.v:155$196' from module `\ac97_top'.
  Cell `$techmap\u12.$logic_not$ac97_wb_if.v:155$200' is identical to cell `$techmap\u12.$logic_not$ac97_wb_if.v:150$187'.
    Redirecting output \Y: $techmap\u12.$logic_not$ac97_wb_if.v:155$200_Y = $techmap\u12.$logic_not$ac97_wb_if.v:150$187_Y
    Removing $logic_not cell `$techmap\u12.$logic_not$ac97_wb_if.v:155$200' from module `\ac97_top'.
  Cell `$techmap\u12.$lt$ac97_wb_if.v:171$227' is identical to cell `$techmap\u12.$lt$ac97_wb_if.v:157$202'.
    Redirecting output \Y: $techmap\u12.$lt$ac97_wb_if.v:171$227_Y = $techmap\u12.$lt$ac97_wb_if.v:157$202_Y
    Removing $lt cell `$techmap\u12.$lt$ac97_wb_if.v:171$227' from module `\ac97_top'.
  Cell `$techmap\u12.$procmux$634_CMP0' is identical to cell `$techmap\u12.$eq$ac97_wb_if.v:198$254'.
    Redirecting output \Y: $techmap\u12.$procmux$634_CMP = $techmap\u12.$eq$ac97_wb_if.v:198$254_Y
    Removing $eq cell `$techmap\u12.$procmux$634_CMP0' from module `\ac97_top'.
  Cell `$techmap\u12.$procmux$635_CMP0' is identical to cell `$techmap\u12.$eq$ac97_wb_if.v:195$251'.
    Redirecting output \Y: $techmap\u12.$procmux$635_CMP = $techmap\u12.$eq$ac97_wb_if.v:195$251_Y
    Removing $eq cell `$techmap\u12.$procmux$635_CMP0' from module `\ac97_top'.
  Cell `$techmap\u12.$procmux$636_CMP0' is identical to cell `$techmap\u12.$eq$ac97_wb_if.v:192$248'.
    Redirecting output \Y: $techmap\u12.$procmux$636_CMP = $techmap\u12.$eq$ac97_wb_if.v:192$248_Y
    Removing $eq cell `$techmap\u12.$procmux$636_CMP0' from module `\ac97_top'.
  Cell `$techmap\u13.$eq$ac97_rf.v:191$275' is identical to cell `$techmap\u13.$eq$ac97_rf.v:187$272'.
    Redirecting output \Y: $techmap\u13.$eq$ac97_rf.v:191$275_Y = $techmap\u13.$eq$ac97_rf.v:187$272_Y
    Removing $logic_not cell `$techmap\u13.$eq$ac97_rf.v:191$275' from module `\ac97_top'.
  Cell `$techmap\u13.$procmux$620_CMP0' is identical to cell `$techmap\u13.$eq$ac97_rf.v:222$296'.
    Redirecting output \Y: $techmap\u13.$procmux$620_CMP = $techmap\u13.$eq$ac97_rf.v:222$296_Y
    Removing $eq cell `$techmap\u13.$procmux$620_CMP0' from module `\ac97_top'.
  Cell `$techmap\u13.$procmux$621_CMP0' is identical to cell `$techmap\u13.$eq$ac97_rf.v:209$289'.
    Redirecting output \Y: $techmap\u13.$procmux$621_CMP = $techmap\u13.$eq$ac97_rf.v:209$289_Y
    Removing $eq cell `$techmap\u13.$procmux$621_CMP0' from module `\ac97_top'.
  Cell `$techmap\u13.$procmux$622_CMP0' is identical to cell `$techmap\u13.$eq$ac97_rf.v:207$287'.
    Redirecting output \Y: $techmap\u13.$procmux$622_CMP = $techmap\u13.$eq$ac97_rf.v:207$287_Y
    Removing $eq cell `$techmap\u13.$procmux$622_CMP0' from module `\ac97_top'.
  Cell `$techmap\u13.$procmux$623_CMP0' is identical to cell `$techmap\u13.$eq$ac97_rf.v:202$283'.
    Redirecting output \Y: $techmap\u13.$procmux$623_CMP = $techmap\u13.$eq$ac97_rf.v:202$283_Y
    Removing $eq cell `$techmap\u13.$procmux$623_CMP0' from module `\ac97_top'.
  Cell `$techmap\u13.$procmux$624_CMP0' is identical to cell `$techmap\u13.$eq$ac97_rf.v:197$279'.
    Redirecting output \Y: $techmap\u13.$procmux$624_CMP = $techmap\u13.$eq$ac97_rf.v:197$279_Y
    Removing $eq cell `$techmap\u13.$procmux$624_CMP0' from module `\ac97_top'.
  Cell `$techmap\u13.$procmux$625_CMP0' is identical to cell `$techmap\u13.$eq$ac97_rf.v:187$272'.
    Redirecting output \Y: $techmap\u13.$procmux$625_CMP = $techmap\u13.$eq$ac97_rf.v:187$272_Y
    Removing $logic_not cell `$techmap\u13.$procmux$625_CMP0' from module `\ac97_top'.
  Cell `$techmap\u14.u0.$and$ac97_fifo_ctrl.v:105$140' is identical to cell `$techmap\u14.u0.$and$ac97_fifo_ctrl.v:102$132'.
    Redirecting output \Y: $techmap\u14.u0.$and$ac97_fifo_ctrl.v:105$140_Y = $techmap\u14.u0.$and$ac97_fifo_ctrl.v:102$132_Y
    Removing $and cell `$techmap\u14.u0.$and$ac97_fifo_ctrl.v:105$140' from module `\ac97_top'.
  Cell `$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$136' is identical to cell `$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:102$128'.
    Redirecting output \Y: $techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$136_Y = $techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:102$128_Y
    Removing $logic_not cell `$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$136' from module `\ac97_top'.
  Cell `$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$139' is identical to cell `$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:102$131'.
    Redirecting output \Y: $techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$139_Y = $techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:102$131_Y
    Removing $logic_not cell `$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$139' from module `\ac97_top'.
  Cell `$techmap\u14.u0.$or$ac97_fifo_ctrl.v:105$141' is identical to cell `$techmap\u14.u0.$or$ac97_fifo_ctrl.v:102$133'.
    Redirecting output \Y: $techmap\u14.u0.$or$ac97_fifo_ctrl.v:105$141_Y = $techmap\u14.u0.$or$ac97_fifo_ctrl.v:102$133_Y
    Removing $or cell `$techmap\u14.u0.$or$ac97_fifo_ctrl.v:105$141' from module `\ac97_top'.
  Cell `$techmap\u14.u1.$and$ac97_fifo_ctrl.v:105$140' is identical to cell `$techmap\u14.u1.$and$ac97_fifo_ctrl.v:102$132'.
    Redirecting output \Y: $techmap\u14.u1.$and$ac97_fifo_ctrl.v:105$140_Y = $techmap\u14.u1.$and$ac97_fifo_ctrl.v:102$132_Y
    Removing $and cell `$techmap\u14.u1.$and$ac97_fifo_ctrl.v:105$140' from module `\ac97_top'.
  Cell `$techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:105$135' is identical to cell `$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$135'.
    Redirecting output \Y: $techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:105$135_Y = $techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$135_Y
    Removing $logic_not cell `$techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:105$135' from module `\ac97_top'.
  Cell `$techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:105$136' is identical to cell `$techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:102$128'.
    Redirecting output \Y: $techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:105$136_Y = $techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:102$128_Y
    Removing $logic_not cell `$techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:105$136' from module `\ac97_top'.
  Cell `$techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:105$139' is identical to cell `$techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:102$131'.
    Redirecting output \Y: $techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:105$139_Y = $techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:102$131_Y
    Removing $logic_not cell `$techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:105$139' from module `\ac97_top'.
  Cell `$techmap\u14.u1.$or$ac97_fifo_ctrl.v:105$141' is identical to cell `$techmap\u14.u1.$or$ac97_fifo_ctrl.v:102$133'.
    Redirecting output \Y: $techmap\u14.u1.$or$ac97_fifo_ctrl.v:105$141_Y = $techmap\u14.u1.$or$ac97_fifo_ctrl.v:102$133_Y
    Removing $or cell `$techmap\u14.u1.$or$ac97_fifo_ctrl.v:105$141' from module `\ac97_top'.
  Cell `$techmap\u14.u2.$and$ac97_fifo_ctrl.v:105$140' is identical to cell `$techmap\u14.u2.$and$ac97_fifo_ctrl.v:102$132'.
    Redirecting output \Y: $techmap\u14.u2.$and$ac97_fifo_ctrl.v:105$140_Y = $techmap\u14.u2.$and$ac97_fifo_ctrl.v:102$132_Y
    Removing $and cell `$techmap\u14.u2.$and$ac97_fifo_ctrl.v:105$140' from module `\ac97_top'.
  Cell `$techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:105$135' is identical to cell `$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$135'.
    Redirecting output \Y: $techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:105$135_Y = $techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$135_Y
    Removing $logic_not cell `$techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:105$135' from module `\ac97_top'.
  Cell `$techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:105$136' is identical to cell `$techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:102$128'.
    Redirecting output \Y: $techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:105$136_Y = $techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:102$128_Y
    Removing $logic_not cell `$techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:105$136' from module `\ac97_top'.
  Cell `$techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:105$139' is identical to cell `$techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:102$131'.
    Redirecting output \Y: $techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:105$139_Y = $techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:102$131_Y
    Removing $logic_not cell `$techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:105$139' from module `\ac97_top'.
  Cell `$techmap\u14.u2.$or$ac97_fifo_ctrl.v:105$141' is identical to cell `$techmap\u14.u2.$or$ac97_fifo_ctrl.v:102$133'.
    Redirecting output \Y: $techmap\u14.u2.$or$ac97_fifo_ctrl.v:105$141_Y = $techmap\u14.u2.$or$ac97_fifo_ctrl.v:102$133_Y
    Removing $or cell `$techmap\u14.u2.$or$ac97_fifo_ctrl.v:105$141' from module `\ac97_top'.
  Cell `$techmap\u14.u3.$and$ac97_fifo_ctrl.v:105$140' is identical to cell `$techmap\u14.u3.$and$ac97_fifo_ctrl.v:102$132'.
    Redirecting output \Y: $techmap\u14.u3.$and$ac97_fifo_ctrl.v:105$140_Y = $techmap\u14.u3.$and$ac97_fifo_ctrl.v:102$132_Y
    Removing $and cell `$techmap\u14.u3.$and$ac97_fifo_ctrl.v:105$140' from module `\ac97_top'.
  Cell `$techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:105$135' is identical to cell `$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$135'.
    Redirecting output \Y: $techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:105$135_Y = $techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$135_Y
    Removing $logic_not cell `$techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:105$135' from module `\ac97_top'.
  Cell `$techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:105$136' is identical to cell `$techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:102$128'.
    Redirecting output \Y: $techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:105$136_Y = $techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:102$128_Y
    Removing $logic_not cell `$techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:105$136' from module `\ac97_top'.
  Cell `$techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:105$139' is identical to cell `$techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:102$131'.
    Redirecting output \Y: $techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:105$139_Y = $techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:102$131_Y
    Removing $logic_not cell `$techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:105$139' from module `\ac97_top'.
  Cell `$techmap\u14.u3.$or$ac97_fifo_ctrl.v:105$141' is identical to cell `$techmap\u14.u3.$or$ac97_fifo_ctrl.v:102$133'.
    Redirecting output \Y: $techmap\u14.u3.$or$ac97_fifo_ctrl.v:105$141_Y = $techmap\u14.u3.$or$ac97_fifo_ctrl.v:102$133_Y
    Removing $or cell `$techmap\u14.u3.$or$ac97_fifo_ctrl.v:105$141' from module `\ac97_top'.
  Cell `$techmap\u14.u4.$and$ac97_fifo_ctrl.v:105$140' is identical to cell `$techmap\u14.u4.$and$ac97_fifo_ctrl.v:102$132'.
    Redirecting output \Y: $techmap\u14.u4.$and$ac97_fifo_ctrl.v:105$140_Y = $techmap\u14.u4.$and$ac97_fifo_ctrl.v:102$132_Y
    Removing $and cell `$techmap\u14.u4.$and$ac97_fifo_ctrl.v:105$140' from module `\ac97_top'.
  Cell `$techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:105$135' is identical to cell `$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$135'.
    Redirecting output \Y: $techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:105$135_Y = $techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$135_Y
    Removing $logic_not cell `$techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:105$135' from module `\ac97_top'.
  Cell `$techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:105$136' is identical to cell `$techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:102$128'.
    Redirecting output \Y: $techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:105$136_Y = $techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:102$128_Y
    Removing $logic_not cell `$techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:105$136' from module `\ac97_top'.
  Cell `$techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:105$139' is identical to cell `$techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:102$131'.
    Redirecting output \Y: $techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:105$139_Y = $techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:102$131_Y
    Removing $logic_not cell `$techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:105$139' from module `\ac97_top'.
  Cell `$techmap\u14.u4.$or$ac97_fifo_ctrl.v:105$141' is identical to cell `$techmap\u14.u4.$or$ac97_fifo_ctrl.v:102$133'.
    Redirecting output \Y: $techmap\u14.u4.$or$ac97_fifo_ctrl.v:105$141_Y = $techmap\u14.u4.$or$ac97_fifo_ctrl.v:102$133_Y
    Removing $or cell `$techmap\u14.u4.$or$ac97_fifo_ctrl.v:105$141' from module `\ac97_top'.
  Cell `$techmap\u14.u5.$and$ac97_fifo_ctrl.v:105$140' is identical to cell `$techmap\u14.u5.$and$ac97_fifo_ctrl.v:102$132'.
    Redirecting output \Y: $techmap\u14.u5.$and$ac97_fifo_ctrl.v:105$140_Y = $techmap\u14.u5.$and$ac97_fifo_ctrl.v:102$132_Y
    Removing $and cell `$techmap\u14.u5.$and$ac97_fifo_ctrl.v:105$140' from module `\ac97_top'.
  Cell `$techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:105$135' is identical to cell `$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$135'.
    Redirecting output \Y: $techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:105$135_Y = $techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$135_Y
    Removing $logic_not cell `$techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:105$135' from module `\ac97_top'.
  Cell `$techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:105$136' is identical to cell `$techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:102$128'.
    Redirecting output \Y: $techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:105$136_Y = $techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:102$128_Y
    Removing $logic_not cell `$techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:105$136' from module `\ac97_top'.
  Cell `$techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:105$139' is identical to cell `$techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:102$131'.
    Redirecting output \Y: $techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:105$139_Y = $techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:102$131_Y
    Removing $logic_not cell `$techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:105$139' from module `\ac97_top'.
  Cell `$techmap\u14.u5.$or$ac97_fifo_ctrl.v:105$141' is identical to cell `$techmap\u14.u5.$or$ac97_fifo_ctrl.v:102$133'.
    Redirecting output \Y: $techmap\u14.u5.$or$ac97_fifo_ctrl.v:105$141_Y = $techmap\u14.u5.$or$ac97_fifo_ctrl.v:102$133_Y
    Removing $or cell `$techmap\u14.u5.$or$ac97_fifo_ctrl.v:105$141' from module `\ac97_top'.
  Cell `$techmap\u14.u6.$and$ac97_fifo_ctrl.v:105$140' is identical to cell `$techmap\u14.u6.$and$ac97_fifo_ctrl.v:102$132'.
    Redirecting output \Y: $techmap\u14.u6.$and$ac97_fifo_ctrl.v:105$140_Y = $techmap\u14.u6.$and$ac97_fifo_ctrl.v:102$132_Y
    Removing $and cell `$techmap\u14.u6.$and$ac97_fifo_ctrl.v:105$140' from module `\ac97_top'.
  Cell `$techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:105$136' is identical to cell `$techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:102$128'.
    Redirecting output \Y: $techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:105$136_Y = $techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:102$128_Y
    Removing $logic_not cell `$techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:105$136' from module `\ac97_top'.
  Cell `$techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:105$139' is identical to cell `$techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:102$131'.
    Redirecting output \Y: $techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:105$139_Y = $techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:102$131_Y
    Removing $logic_not cell `$techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:105$139' from module `\ac97_top'.
  Cell `$techmap\u14.u6.$or$ac97_fifo_ctrl.v:105$141' is identical to cell `$techmap\u14.u6.$or$ac97_fifo_ctrl.v:102$133'.
    Redirecting output \Y: $techmap\u14.u6.$or$ac97_fifo_ctrl.v:105$141_Y = $techmap\u14.u6.$or$ac97_fifo_ctrl.v:102$133_Y
    Removing $or cell `$techmap\u14.u6.$or$ac97_fifo_ctrl.v:105$141' from module `\ac97_top'.
  Cell `$techmap\u14.u7.$and$ac97_fifo_ctrl.v:105$140' is identical to cell `$techmap\u14.u7.$and$ac97_fifo_ctrl.v:102$132'.
    Redirecting output \Y: $techmap\u14.u7.$and$ac97_fifo_ctrl.v:105$140_Y = $techmap\u14.u7.$and$ac97_fifo_ctrl.v:102$132_Y
    Removing $and cell `$techmap\u14.u7.$and$ac97_fifo_ctrl.v:105$140' from module `\ac97_top'.
  Cell `$techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:105$136' is identical to cell `$techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:102$128'.
    Redirecting output \Y: $techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:105$136_Y = $techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:102$128_Y
    Removing $logic_not cell `$techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:105$136' from module `\ac97_top'.
  Cell `$techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:105$139' is identical to cell `$techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:102$131'.
    Redirecting output \Y: $techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:105$139_Y = $techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:102$131_Y
    Removing $logic_not cell `$techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:105$139' from module `\ac97_top'.
  Cell `$techmap\u14.u7.$or$ac97_fifo_ctrl.v:105$141' is identical to cell `$techmap\u14.u7.$or$ac97_fifo_ctrl.v:102$133'.
    Redirecting output \Y: $techmap\u14.u7.$or$ac97_fifo_ctrl.v:105$141_Y = $techmap\u14.u7.$or$ac97_fifo_ctrl.v:102$133_Y
    Removing $or cell `$techmap\u14.u7.$or$ac97_fifo_ctrl.v:105$141' from module `\ac97_top'.
  Cell `$techmap\u14.u8.$and$ac97_fifo_ctrl.v:105$140' is identical to cell `$techmap\u14.u8.$and$ac97_fifo_ctrl.v:102$132'.
    Redirecting output \Y: $techmap\u14.u8.$and$ac97_fifo_ctrl.v:105$140_Y = $techmap\u14.u8.$and$ac97_fifo_ctrl.v:102$132_Y
    Removing $and cell `$techmap\u14.u8.$and$ac97_fifo_ctrl.v:105$140' from module `\ac97_top'.
  Cell `$techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:105$136' is identical to cell `$techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:102$128'.
    Redirecting output \Y: $techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:105$136_Y = $techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:102$128_Y
    Removing $logic_not cell `$techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:105$136' from module `\ac97_top'.
  Cell `$techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:105$139' is identical to cell `$techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:102$131'.
    Redirecting output \Y: $techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:105$139_Y = $techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:102$131_Y
    Removing $logic_not cell `$techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:105$139' from module `\ac97_top'.
  Cell `$techmap\u14.u8.$or$ac97_fifo_ctrl.v:105$141' is identical to cell `$techmap\u14.u8.$or$ac97_fifo_ctrl.v:102$133'.
    Redirecting output \Y: $techmap\u14.u8.$or$ac97_fifo_ctrl.v:105$141_Y = $techmap\u14.u8.$or$ac97_fifo_ctrl.v:102$133_Y
    Removing $or cell `$techmap\u14.u8.$or$ac97_fifo_ctrl.v:105$141' from module `\ac97_top'.
  Cell `$techmap\u15.$and$ac97_cra.v:171$33' is identical to cell `$techmap\u15.$and$ac97_cra.v:164$29'.
    Redirecting output \Y: $techmap\u15.$and$ac97_cra.v:171$33_Y = $techmap\u15.$and$ac97_cra.v:164$29_Y
    Removing $and cell `$techmap\u15.$and$ac97_cra.v:171$33' from module `\ac97_top'.
  Cell `$techmap\u15.$logic_not$ac97_cra.v:188$43' is identical to cell `$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$135'.
    Redirecting output \Y: $techmap\u15.$logic_not$ac97_cra.v:188$43_Y = $techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$135_Y
    Removing $logic_not cell `$techmap\u15.$logic_not$ac97_cra.v:188$43' from module `\ac97_top'.
  Cell `$techmap\u16.u0.$and$ac97_dma_req.v:101$371' is identical to cell `$techmap\u16.u0.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u0.$and$ac97_dma_req.v:101$371_Y = $techmap\u16.u0.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u0.$and$ac97_dma_req.v:101$371' from module `\ac97_top'.
  Cell `$techmap\u16.u0.$and$ac97_dma_req.v:96$359' is identical to cell `$techmap\u16.u0.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u0.$and$ac97_dma_req.v:96$359_Y = $techmap\u16.u0.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u0.$and$ac97_dma_req.v:96$359' from module `\ac97_top'.
  Cell `$techmap\u16.u0.$and$ac97_dma_req.v:98$363' is identical to cell `$techmap\u16.u0.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u0.$and$ac97_dma_req.v:98$363_Y = $techmap\u16.u0.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u0.$and$ac97_dma_req.v:98$363' from module `\ac97_top'.
  Cell `$techmap\u16.u0.$logic_not$ac97_dma_req.v:110$379' is identical to cell `$techmap\u16.u0.$logic_not$ac97_dma_req.v:105$374'.
    Redirecting output \Y: $techmap\u16.u0.$logic_not$ac97_dma_req.v:110$379_Y = $techmap\u16.u0.$logic_not$ac97_dma_req.v:105$374_Y
    Removing $logic_not cell `$techmap\u16.u0.$logic_not$ac97_dma_req.v:110$379' from module `\ac97_top'.
  Cell `$techmap\u16.u1.$and$ac97_dma_req.v:101$371' is identical to cell `$techmap\u16.u1.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u1.$and$ac97_dma_req.v:101$371_Y = $techmap\u16.u1.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u1.$and$ac97_dma_req.v:101$371' from module `\ac97_top'.
  Cell `$techmap\u16.u1.$and$ac97_dma_req.v:96$359' is identical to cell `$techmap\u16.u1.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u1.$and$ac97_dma_req.v:96$359_Y = $techmap\u16.u1.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u1.$and$ac97_dma_req.v:96$359' from module `\ac97_top'.
  Cell `$techmap\u16.u1.$and$ac97_dma_req.v:98$363' is identical to cell `$techmap\u16.u1.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u1.$and$ac97_dma_req.v:98$363_Y = $techmap\u16.u1.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u1.$and$ac97_dma_req.v:98$363' from module `\ac97_top'.
  Cell `$techmap\u16.u1.$logic_not$ac97_dma_req.v:110$379' is identical to cell `$techmap\u16.u1.$logic_not$ac97_dma_req.v:105$374'.
    Redirecting output \Y: $techmap\u16.u1.$logic_not$ac97_dma_req.v:110$379_Y = $techmap\u16.u1.$logic_not$ac97_dma_req.v:105$374_Y
    Removing $logic_not cell `$techmap\u16.u1.$logic_not$ac97_dma_req.v:110$379' from module `\ac97_top'.
  Cell `$techmap\u16.u2.$and$ac97_dma_req.v:101$371' is identical to cell `$techmap\u16.u2.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u2.$and$ac97_dma_req.v:101$371_Y = $techmap\u16.u2.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u2.$and$ac97_dma_req.v:101$371' from module `\ac97_top'.
  Cell `$techmap\u16.u2.$and$ac97_dma_req.v:96$359' is identical to cell `$techmap\u16.u2.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u2.$and$ac97_dma_req.v:96$359_Y = $techmap\u16.u2.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u2.$and$ac97_dma_req.v:96$359' from module `\ac97_top'.
  Cell `$techmap\u16.u2.$and$ac97_dma_req.v:98$363' is identical to cell `$techmap\u16.u2.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u2.$and$ac97_dma_req.v:98$363_Y = $techmap\u16.u2.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u2.$and$ac97_dma_req.v:98$363' from module `\ac97_top'.
  Cell `$techmap\u16.u2.$logic_not$ac97_dma_req.v:110$379' is identical to cell `$techmap\u16.u2.$logic_not$ac97_dma_req.v:105$374'.
    Redirecting output \Y: $techmap\u16.u2.$logic_not$ac97_dma_req.v:110$379_Y = $techmap\u16.u2.$logic_not$ac97_dma_req.v:105$374_Y
    Removing $logic_not cell `$techmap\u16.u2.$logic_not$ac97_dma_req.v:110$379' from module `\ac97_top'.
  Cell `$techmap\u16.u3.$and$ac97_dma_req.v:101$371' is identical to cell `$techmap\u16.u3.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u3.$and$ac97_dma_req.v:101$371_Y = $techmap\u16.u3.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u3.$and$ac97_dma_req.v:101$371' from module `\ac97_top'.
  Cell `$techmap\u16.u3.$and$ac97_dma_req.v:96$359' is identical to cell `$techmap\u16.u3.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u3.$and$ac97_dma_req.v:96$359_Y = $techmap\u16.u3.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u3.$and$ac97_dma_req.v:96$359' from module `\ac97_top'.
  Cell `$techmap\u16.u3.$and$ac97_dma_req.v:98$363' is identical to cell `$techmap\u16.u3.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u3.$and$ac97_dma_req.v:98$363_Y = $techmap\u16.u3.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u3.$and$ac97_dma_req.v:98$363' from module `\ac97_top'.
  Cell `$techmap\u16.u3.$logic_not$ac97_dma_req.v:110$379' is identical to cell `$techmap\u16.u3.$logic_not$ac97_dma_req.v:105$374'.
    Redirecting output \Y: $techmap\u16.u3.$logic_not$ac97_dma_req.v:110$379_Y = $techmap\u16.u3.$logic_not$ac97_dma_req.v:105$374_Y
    Removing $logic_not cell `$techmap\u16.u3.$logic_not$ac97_dma_req.v:110$379' from module `\ac97_top'.
  Cell `$techmap\u16.u4.$and$ac97_dma_req.v:101$371' is identical to cell `$techmap\u16.u4.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u4.$and$ac97_dma_req.v:101$371_Y = $techmap\u16.u4.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u4.$and$ac97_dma_req.v:101$371' from module `\ac97_top'.
  Cell `$techmap\u16.u4.$and$ac97_dma_req.v:96$359' is identical to cell `$techmap\u16.u4.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u4.$and$ac97_dma_req.v:96$359_Y = $techmap\u16.u4.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u4.$and$ac97_dma_req.v:96$359' from module `\ac97_top'.
  Cell `$techmap\u16.u4.$and$ac97_dma_req.v:98$363' is identical to cell `$techmap\u16.u4.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u4.$and$ac97_dma_req.v:98$363_Y = $techmap\u16.u4.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u4.$and$ac97_dma_req.v:98$363' from module `\ac97_top'.
  Cell `$techmap\u16.u4.$logic_not$ac97_dma_req.v:110$379' is identical to cell `$techmap\u16.u4.$logic_not$ac97_dma_req.v:105$374'.
    Redirecting output \Y: $techmap\u16.u4.$logic_not$ac97_dma_req.v:110$379_Y = $techmap\u16.u4.$logic_not$ac97_dma_req.v:105$374_Y
    Removing $logic_not cell `$techmap\u16.u4.$logic_not$ac97_dma_req.v:110$379' from module `\ac97_top'.
  Cell `$techmap\u16.u5.$and$ac97_dma_req.v:101$371' is identical to cell `$techmap\u16.u5.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u5.$and$ac97_dma_req.v:101$371_Y = $techmap\u16.u5.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u5.$and$ac97_dma_req.v:101$371' from module `\ac97_top'.
  Cell `$techmap\u16.u5.$and$ac97_dma_req.v:96$359' is identical to cell `$techmap\u16.u5.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u5.$and$ac97_dma_req.v:96$359_Y = $techmap\u16.u5.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u5.$and$ac97_dma_req.v:96$359' from module `\ac97_top'.
  Cell `$techmap\u16.u5.$and$ac97_dma_req.v:98$363' is identical to cell `$techmap\u16.u5.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u5.$and$ac97_dma_req.v:98$363_Y = $techmap\u16.u5.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u5.$and$ac97_dma_req.v:98$363' from module `\ac97_top'.
  Cell `$techmap\u16.u5.$logic_not$ac97_dma_req.v:110$379' is identical to cell `$techmap\u16.u5.$logic_not$ac97_dma_req.v:105$374'.
    Redirecting output \Y: $techmap\u16.u5.$logic_not$ac97_dma_req.v:110$379_Y = $techmap\u16.u5.$logic_not$ac97_dma_req.v:105$374_Y
    Removing $logic_not cell `$techmap\u16.u5.$logic_not$ac97_dma_req.v:110$379' from module `\ac97_top'.
  Cell `$techmap\u16.u6.$and$ac97_dma_req.v:101$371' is identical to cell `$techmap\u16.u6.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u6.$and$ac97_dma_req.v:101$371_Y = $techmap\u16.u6.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u6.$and$ac97_dma_req.v:101$371' from module `\ac97_top'.
  Cell `$techmap\u16.u6.$and$ac97_dma_req.v:96$359' is identical to cell `$techmap\u16.u6.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u6.$and$ac97_dma_req.v:96$359_Y = $techmap\u16.u6.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u6.$and$ac97_dma_req.v:96$359' from module `\ac97_top'.
  Cell `$techmap\u16.u6.$and$ac97_dma_req.v:98$363' is identical to cell `$techmap\u16.u6.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u6.$and$ac97_dma_req.v:98$363_Y = $techmap\u16.u6.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u6.$and$ac97_dma_req.v:98$363' from module `\ac97_top'.
  Cell `$techmap\u16.u6.$logic_not$ac97_dma_req.v:110$379' is identical to cell `$techmap\u16.u6.$logic_not$ac97_dma_req.v:105$374'.
    Redirecting output \Y: $techmap\u16.u6.$logic_not$ac97_dma_req.v:110$379_Y = $techmap\u16.u6.$logic_not$ac97_dma_req.v:105$374_Y
    Removing $logic_not cell `$techmap\u16.u6.$logic_not$ac97_dma_req.v:110$379' from module `\ac97_top'.
  Cell `$techmap\u16.u7.$and$ac97_dma_req.v:101$371' is identical to cell `$techmap\u16.u7.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u7.$and$ac97_dma_req.v:101$371_Y = $techmap\u16.u7.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u7.$and$ac97_dma_req.v:101$371' from module `\ac97_top'.
  Cell `$techmap\u16.u7.$and$ac97_dma_req.v:96$359' is identical to cell `$techmap\u16.u7.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u7.$and$ac97_dma_req.v:96$359_Y = $techmap\u16.u7.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u7.$and$ac97_dma_req.v:96$359' from module `\ac97_top'.
  Cell `$techmap\u16.u7.$and$ac97_dma_req.v:98$363' is identical to cell `$techmap\u16.u7.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u7.$and$ac97_dma_req.v:98$363_Y = $techmap\u16.u7.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u7.$and$ac97_dma_req.v:98$363' from module `\ac97_top'.
  Cell `$techmap\u16.u7.$logic_not$ac97_dma_req.v:110$379' is identical to cell `$techmap\u16.u7.$logic_not$ac97_dma_req.v:105$374'.
    Redirecting output \Y: $techmap\u16.u7.$logic_not$ac97_dma_req.v:110$379_Y = $techmap\u16.u7.$logic_not$ac97_dma_req.v:105$374_Y
    Removing $logic_not cell `$techmap\u16.u7.$logic_not$ac97_dma_req.v:110$379' from module `\ac97_top'.
  Cell `$techmap\u16.u8.$and$ac97_dma_req.v:101$371' is identical to cell `$techmap\u16.u8.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u8.$and$ac97_dma_req.v:101$371_Y = $techmap\u16.u8.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u8.$and$ac97_dma_req.v:101$371' from module `\ac97_top'.
  Cell `$techmap\u16.u8.$and$ac97_dma_req.v:96$359' is identical to cell `$techmap\u16.u8.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u8.$and$ac97_dma_req.v:96$359_Y = $techmap\u16.u8.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u8.$and$ac97_dma_req.v:96$359' from module `\ac97_top'.
  Cell `$techmap\u16.u8.$and$ac97_dma_req.v:98$363' is identical to cell `$techmap\u16.u8.$and$ac97_dma_req.v:100$367'.
    Redirecting output \Y: $techmap\u16.u8.$and$ac97_dma_req.v:98$363_Y = $techmap\u16.u8.$and$ac97_dma_req.v:100$367_Y
    Removing $and cell `$techmap\u16.u8.$and$ac97_dma_req.v:98$363' from module `\ac97_top'.
  Cell `$techmap\u16.u8.$logic_not$ac97_dma_req.v:110$379' is identical to cell `$techmap\u16.u8.$logic_not$ac97_dma_req.v:105$374'.
    Redirecting output \Y: $techmap\u16.u8.$logic_not$ac97_dma_req.v:110$379_Y = $techmap\u16.u8.$logic_not$ac97_dma_req.v:105$374_Y
    Removing $logic_not cell `$techmap\u16.u8.$logic_not$ac97_dma_req.v:110$379' from module `\ac97_top'.
  Cell `$techmap\u17.$eq$ac97_int.v:104$165' is identical to cell `$techmap\u16.u0.$eq$ac97_dma_req.v:96$360'.
    Redirecting output \Y: $techmap\u17.$eq$ac97_int.v:104$165_Y = $techmap\u16.u0.$eq$ac97_dma_req.v:96$360_Y
    Removing $logic_not cell `$techmap\u17.$eq$ac97_int.v:104$165' from module `\ac97_top'.
  Cell `$techmap\u17.$eq$ac97_int.v:106$168' is identical to cell `$techmap\u16.u0.$eq$ac97_dma_req.v:98$364'.
    Redirecting output \Y: $techmap\u17.$eq$ac97_int.v:106$168_Y = $techmap\u16.u0.$eq$ac97_dma_req.v:98$364_Y
    Removing $not cell `$techmap\u17.$eq$ac97_int.v:106$168' from module `\ac97_top'.
  Cell `$techmap\u17.$lt$ac97_int.v:108$171' is identical to cell `$techmap\u16.u0.$lt$ac97_dma_req.v:100$368'.
    Redirecting output \Y: $techmap\u17.$lt$ac97_int.v:108$171_Y = $techmap\u16.u0.$lt$ac97_dma_req.v:100$368_Y
    Removing $lt cell `$techmap\u17.$lt$ac97_int.v:108$171' from module `\ac97_top'.
  Cell `$techmap\u17.$or$ac97_int.v:104$166' is identical to cell `$techmap\u16.u0.$or$ac97_dma_req.v:96$361'.
    Redirecting output \Y: $techmap\u17.$or$ac97_int.v:104$166_Y = $techmap\u16.u0.$or$ac97_dma_req.v:96$361_Y
    Removing $or cell `$techmap\u17.$or$ac97_int.v:104$166' from module `\ac97_top'.
  Cell `$techmap\u17.$or$ac97_int.v:106$169' is identical to cell `$techmap\u16.u0.$or$ac97_dma_req.v:98$365'.
    Redirecting output \Y: $techmap\u17.$or$ac97_int.v:106$169_Y = $techmap\u16.u0.$or$ac97_dma_req.v:98$365_Y
    Removing $or cell `$techmap\u17.$or$ac97_int.v:106$169' from module `\ac97_top'.
  Cell `$techmap\u17.$or$ac97_int.v:108$172' is identical to cell `$techmap\u16.u0.$or$ac97_dma_req.v:100$369'.
    Redirecting output \Y: $techmap\u17.$or$ac97_int.v:108$172_Y = $techmap\u16.u0.$or$ac97_dma_req.v:100$369_Y
    Removing $or cell `$techmap\u17.$or$ac97_int.v:108$172' from module `\ac97_top'.
  Cell `$techmap\u17.$procmux$645_CMP0' is identical to cell `$techmap\u16.u0.$procmux$393_CMP0'.
    Redirecting output \Y: $techmap\u17.$procmux$645_CMP = $techmap\u16.u0.$procmux$393_CMP
    Removing $logic_not cell `$techmap\u17.$procmux$645_CMP0' from module `\ac97_top'.
  Cell `$techmap\u17.$procmux$646_CMP0' is identical to cell `$techmap\u16.u0.$procmux$394_CMP0'.
    Redirecting output \Y: $techmap\u17.$procmux$646_CMP = $techmap\u16.u0.$procmux$394_CMP
    Removing $eq cell `$techmap\u17.$procmux$646_CMP0' from module `\ac97_top'.
  Cell `$techmap\u17.$procmux$647_CMP0' is identical to cell `$techmap\u16.u0.$procmux$395_CMP0'.
    Redirecting output \Y: $techmap\u17.$procmux$647_CMP = $techmap\u16.u0.$procmux$395_CMP
    Removing $eq cell `$techmap\u17.$procmux$647_CMP0' from module `\ac97_top'.
  Cell `$techmap\u18.$eq$ac97_int.v:104$165' is identical to cell `$techmap\u16.u1.$eq$ac97_dma_req.v:96$360'.
    Redirecting output \Y: $techmap\u18.$eq$ac97_int.v:104$165_Y = $techmap\u16.u1.$eq$ac97_dma_req.v:96$360_Y
    Removing $logic_not cell `$techmap\u18.$eq$ac97_int.v:104$165' from module `\ac97_top'.
  Cell `$techmap\u18.$eq$ac97_int.v:106$168' is identical to cell `$techmap\u16.u1.$eq$ac97_dma_req.v:98$364'.
    Redirecting output \Y: $techmap\u18.$eq$ac97_int.v:106$168_Y = $techmap\u16.u1.$eq$ac97_dma_req.v:98$364_Y
    Removing $not cell `$techmap\u18.$eq$ac97_int.v:106$168' from module `\ac97_top'.
  Cell `$techmap\u18.$lt$ac97_int.v:108$171' is identical to cell `$techmap\u16.u1.$lt$ac97_dma_req.v:100$368'.
    Redirecting output \Y: $techmap\u18.$lt$ac97_int.v:108$171_Y = $techmap\u16.u1.$lt$ac97_dma_req.v:100$368_Y
    Removing $lt cell `$techmap\u18.$lt$ac97_int.v:108$171' from module `\ac97_top'.
  Cell `$techmap\u18.$or$ac97_int.v:104$166' is identical to cell `$techmap\u16.u1.$or$ac97_dma_req.v:96$361'.
    Redirecting output \Y: $techmap\u18.$or$ac97_int.v:104$166_Y = $techmap\u16.u1.$or$ac97_dma_req.v:96$361_Y
    Removing $or cell `$techmap\u18.$or$ac97_int.v:104$166' from module `\ac97_top'.
  Cell `$techmap\u18.$or$ac97_int.v:106$169' is identical to cell `$techmap\u16.u1.$or$ac97_dma_req.v:98$365'.
    Redirecting output \Y: $techmap\u18.$or$ac97_int.v:106$169_Y = $techmap\u16.u1.$or$ac97_dma_req.v:98$365_Y
    Removing $or cell `$techmap\u18.$or$ac97_int.v:106$169' from module `\ac97_top'.
  Cell `$techmap\u18.$or$ac97_int.v:108$172' is identical to cell `$techmap\u16.u1.$or$ac97_dma_req.v:100$369'.
    Redirecting output \Y: $techmap\u18.$or$ac97_int.v:108$172_Y = $techmap\u16.u1.$or$ac97_dma_req.v:100$369_Y
    Removing $or cell `$techmap\u18.$or$ac97_int.v:108$172' from module `\ac97_top'.
  Cell `$techmap\u18.$procmux$645_CMP0' is identical to cell `$techmap\u16.u1.$procmux$393_CMP0'.
    Redirecting output \Y: $techmap\u18.$procmux$645_CMP = $techmap\u16.u1.$procmux$393_CMP
    Removing $logic_not cell `$techmap\u18.$procmux$645_CMP0' from module `\ac97_top'.
  Cell `$techmap\u18.$procmux$646_CMP0' is identical to cell `$techmap\u16.u1.$procmux$394_CMP0'.
    Redirecting output \Y: $techmap\u18.$procmux$646_CMP = $techmap\u16.u1.$procmux$394_CMP
    Removing $eq cell `$techmap\u18.$procmux$646_CMP0' from module `\ac97_top'.
  Cell `$techmap\u18.$procmux$647_CMP0' is identical to cell `$techmap\u16.u1.$procmux$395_CMP0'.
    Redirecting output \Y: $techmap\u18.$procmux$647_CMP = $techmap\u16.u1.$procmux$395_CMP
    Removing $eq cell `$techmap\u18.$procmux$647_CMP0' from module `\ac97_top'.
  Cell `$techmap\u19.$eq$ac97_int.v:104$165' is identical to cell `$techmap\u16.u2.$eq$ac97_dma_req.v:96$360'.
    Redirecting output \Y: $techmap\u19.$eq$ac97_int.v:104$165_Y = $techmap\u16.u2.$eq$ac97_dma_req.v:96$360_Y
    Removing $logic_not cell `$techmap\u19.$eq$ac97_int.v:104$165' from module `\ac97_top'.
  Cell `$techmap\u19.$eq$ac97_int.v:106$168' is identical to cell `$techmap\u16.u2.$eq$ac97_dma_req.v:98$364'.
    Redirecting output \Y: $techmap\u19.$eq$ac97_int.v:106$168_Y = $techmap\u16.u2.$eq$ac97_dma_req.v:98$364_Y
    Removing $not cell `$techmap\u19.$eq$ac97_int.v:106$168' from module `\ac97_top'.
  Cell `$techmap\u19.$lt$ac97_int.v:108$171' is identical to cell `$techmap\u16.u2.$lt$ac97_dma_req.v:100$368'.
    Redirecting output \Y: $techmap\u19.$lt$ac97_int.v:108$171_Y = $techmap\u16.u2.$lt$ac97_dma_req.v:100$368_Y
    Removing $lt cell `$techmap\u19.$lt$ac97_int.v:108$171' from module `\ac97_top'.
  Cell `$techmap\u19.$or$ac97_int.v:104$166' is identical to cell `$techmap\u16.u2.$or$ac97_dma_req.v:96$361'.
    Redirecting output \Y: $techmap\u19.$or$ac97_int.v:104$166_Y = $techmap\u16.u2.$or$ac97_dma_req.v:96$361_Y
    Removing $or cell `$techmap\u19.$or$ac97_int.v:104$166' from module `\ac97_top'.
  Cell `$techmap\u19.$or$ac97_int.v:106$169' is identical to cell `$techmap\u16.u2.$or$ac97_dma_req.v:98$365'.
    Redirecting output \Y: $techmap\u19.$or$ac97_int.v:106$169_Y = $techmap\u16.u2.$or$ac97_dma_req.v:98$365_Y
    Removing $or cell `$techmap\u19.$or$ac97_int.v:106$169' from module `\ac97_top'.
  Cell `$techmap\u19.$or$ac97_int.v:108$172' is identical to cell `$techmap\u16.u2.$or$ac97_dma_req.v:100$369'.
    Redirecting output \Y: $techmap\u19.$or$ac97_int.v:108$172_Y = $techmap\u16.u2.$or$ac97_dma_req.v:100$369_Y
    Removing $or cell `$techmap\u19.$or$ac97_int.v:108$172' from module `\ac97_top'.
  Cell `$techmap\u19.$procmux$645_CMP0' is identical to cell `$techmap\u16.u2.$procmux$393_CMP0'.
    Redirecting output \Y: $techmap\u19.$procmux$645_CMP = $techmap\u16.u2.$procmux$393_CMP
    Removing $logic_not cell `$techmap\u19.$procmux$645_CMP0' from module `\ac97_top'.
  Cell `$techmap\u19.$procmux$646_CMP0' is identical to cell `$techmap\u16.u2.$procmux$394_CMP0'.
    Redirecting output \Y: $techmap\u19.$procmux$646_CMP = $techmap\u16.u2.$procmux$394_CMP
    Removing $eq cell `$techmap\u19.$procmux$646_CMP0' from module `\ac97_top'.
  Cell `$techmap\u19.$procmux$647_CMP0' is identical to cell `$techmap\u16.u2.$procmux$395_CMP0'.
    Redirecting output \Y: $techmap\u19.$procmux$647_CMP = $techmap\u16.u2.$procmux$395_CMP
    Removing $eq cell `$techmap\u19.$procmux$647_CMP0' from module `\ac97_top'.
  Cell `$techmap\u2.$eq$ac97_soc.v:124$312' is identical to cell `$techmap\u2.$eq$ac97_soc.v:121$310'.
    Redirecting output \Y: $techmap\u2.$eq$ac97_soc.v:124$312_Y = $techmap\u2.$0\ld[0:0]
    Removing $logic_not cell `$techmap\u2.$eq$ac97_soc.v:124$312' from module `\ac97_top'.
  Cell `$techmap\u20.$eq$ac97_int.v:104$165' is identical to cell `$techmap\u16.u3.$eq$ac97_dma_req.v:96$360'.
    Redirecting output \Y: $techmap\u20.$eq$ac97_int.v:104$165_Y = $techmap\u16.u3.$eq$ac97_dma_req.v:96$360_Y
    Removing $logic_not cell `$techmap\u20.$eq$ac97_int.v:104$165' from module `\ac97_top'.
  Cell `$techmap\u20.$eq$ac97_int.v:106$168' is identical to cell `$techmap\u16.u3.$eq$ac97_dma_req.v:98$364'.
    Redirecting output \Y: $techmap\u20.$eq$ac97_int.v:106$168_Y = $techmap\u16.u3.$eq$ac97_dma_req.v:98$364_Y
    Removing $not cell `$techmap\u20.$eq$ac97_int.v:106$168' from module `\ac97_top'.
  Cell `$techmap\u20.$lt$ac97_int.v:108$171' is identical to cell `$techmap\u16.u3.$lt$ac97_dma_req.v:100$368'.
    Redirecting output \Y: $techmap\u20.$lt$ac97_int.v:108$171_Y = $techmap\u16.u3.$lt$ac97_dma_req.v:100$368_Y
    Removing $lt cell `$techmap\u20.$lt$ac97_int.v:108$171' from module `\ac97_top'.
  Cell `$techmap\u20.$or$ac97_int.v:104$166' is identical to cell `$techmap\u16.u3.$or$ac97_dma_req.v:96$361'.
    Redirecting output \Y: $techmap\u20.$or$ac97_int.v:104$166_Y = $techmap\u16.u3.$or$ac97_dma_req.v:96$361_Y
    Removing $or cell `$techmap\u20.$or$ac97_int.v:104$166' from module `\ac97_top'.
  Cell `$techmap\u20.$or$ac97_int.v:106$169' is identical to cell `$techmap\u16.u3.$or$ac97_dma_req.v:98$365'.
    Redirecting output \Y: $techmap\u20.$or$ac97_int.v:106$169_Y = $techmap\u16.u3.$or$ac97_dma_req.v:98$365_Y
    Removing $or cell `$techmap\u20.$or$ac97_int.v:106$169' from module `\ac97_top'.
  Cell `$techmap\u20.$or$ac97_int.v:108$172' is identical to cell `$techmap\u16.u3.$or$ac97_dma_req.v:100$369'.
    Redirecting output \Y: $techmap\u20.$or$ac97_int.v:108$172_Y = $techmap\u16.u3.$or$ac97_dma_req.v:100$369_Y
    Removing $or cell `$techmap\u20.$or$ac97_int.v:108$172' from module `\ac97_top'.
  Cell `$techmap\u20.$procmux$645_CMP0' is identical to cell `$techmap\u16.u3.$procmux$393_CMP0'.
    Redirecting output \Y: $techmap\u20.$procmux$645_CMP = $techmap\u16.u3.$procmux$393_CMP
    Removing $logic_not cell `$techmap\u20.$procmux$645_CMP0' from module `\ac97_top'.
  Cell `$techmap\u20.$procmux$646_CMP0' is identical to cell `$techmap\u16.u3.$procmux$394_CMP0'.
    Redirecting output \Y: $techmap\u20.$procmux$646_CMP = $techmap\u16.u3.$procmux$394_CMP
    Removing $eq cell `$techmap\u20.$procmux$646_CMP0' from module `\ac97_top'.
  Cell `$techmap\u20.$procmux$647_CMP0' is identical to cell `$techmap\u16.u3.$procmux$395_CMP0'.
    Redirecting output \Y: $techmap\u20.$procmux$647_CMP = $techmap\u16.u3.$procmux$395_CMP
    Removing $eq cell `$techmap\u20.$procmux$647_CMP0' from module `\ac97_top'.
  Cell `$techmap\u21.$eq$ac97_int.v:104$165' is identical to cell `$techmap\u16.u4.$eq$ac97_dma_req.v:96$360'.
    Redirecting output \Y: $techmap\u21.$eq$ac97_int.v:104$165_Y = $techmap\u16.u4.$eq$ac97_dma_req.v:96$360_Y
    Removing $logic_not cell `$techmap\u21.$eq$ac97_int.v:104$165' from module `\ac97_top'.
  Cell `$techmap\u21.$eq$ac97_int.v:106$168' is identical to cell `$techmap\u16.u4.$eq$ac97_dma_req.v:98$364'.
    Redirecting output \Y: $techmap\u21.$eq$ac97_int.v:106$168_Y = $techmap\u16.u4.$eq$ac97_dma_req.v:98$364_Y
    Removing $not cell `$techmap\u21.$eq$ac97_int.v:106$168' from module `\ac97_top'.
  Cell `$techmap\u21.$lt$ac97_int.v:108$171' is identical to cell `$techmap\u16.u4.$lt$ac97_dma_req.v:100$368'.
    Redirecting output \Y: $techmap\u21.$lt$ac97_int.v:108$171_Y = $techmap\u16.u4.$lt$ac97_dma_req.v:100$368_Y
    Removing $lt cell `$techmap\u21.$lt$ac97_int.v:108$171' from module `\ac97_top'.
  Cell `$techmap\u21.$or$ac97_int.v:104$166' is identical to cell `$techmap\u16.u4.$or$ac97_dma_req.v:96$361'.
    Redirecting output \Y: $techmap\u21.$or$ac97_int.v:104$166_Y = $techmap\u16.u4.$or$ac97_dma_req.v:96$361_Y
    Removing $or cell `$techmap\u21.$or$ac97_int.v:104$166' from module `\ac97_top'.
  Cell `$techmap\u21.$or$ac97_int.v:106$169' is identical to cell `$techmap\u16.u4.$or$ac97_dma_req.v:98$365'.
    Redirecting output \Y: $techmap\u21.$or$ac97_int.v:106$169_Y = $techmap\u16.u4.$or$ac97_dma_req.v:98$365_Y
    Removing $or cell `$techmap\u21.$or$ac97_int.v:106$169' from module `\ac97_top'.
  Cell `$techmap\u21.$or$ac97_int.v:108$172' is identical to cell `$techmap\u16.u4.$or$ac97_dma_req.v:100$369'.
    Redirecting output \Y: $techmap\u21.$or$ac97_int.v:108$172_Y = $techmap\u16.u4.$or$ac97_dma_req.v:100$369_Y
    Removing $or cell `$techmap\u21.$or$ac97_int.v:108$172' from module `\ac97_top'.
  Cell `$techmap\u21.$procmux$645_CMP0' is identical to cell `$techmap\u16.u4.$procmux$393_CMP0'.
    Redirecting output \Y: $techmap\u21.$procmux$645_CMP = $techmap\u16.u4.$procmux$393_CMP
    Removing $logic_not cell `$techmap\u21.$procmux$645_CMP0' from module `\ac97_top'.
  Cell `$techmap\u21.$procmux$646_CMP0' is identical to cell `$techmap\u16.u4.$procmux$394_CMP0'.
    Redirecting output \Y: $techmap\u21.$procmux$646_CMP = $techmap\u16.u4.$procmux$394_CMP
    Removing $eq cell `$techmap\u21.$procmux$646_CMP0' from module `\ac97_top'.
  Cell `$techmap\u21.$procmux$647_CMP0' is identical to cell `$techmap\u16.u4.$procmux$395_CMP0'.
    Redirecting output \Y: $techmap\u21.$procmux$647_CMP = $techmap\u16.u4.$procmux$395_CMP
    Removing $eq cell `$techmap\u21.$procmux$647_CMP0' from module `\ac97_top'.
  Cell `$techmap\u22.$eq$ac97_int.v:104$165' is identical to cell `$techmap\u16.u5.$eq$ac97_dma_req.v:96$360'.
    Redirecting output \Y: $techmap\u22.$eq$ac97_int.v:104$165_Y = $techmap\u16.u5.$eq$ac97_dma_req.v:96$360_Y
    Removing $logic_not cell `$techmap\u22.$eq$ac97_int.v:104$165' from module `\ac97_top'.
  Cell `$techmap\u22.$eq$ac97_int.v:106$168' is identical to cell `$techmap\u16.u5.$eq$ac97_dma_req.v:98$364'.
    Redirecting output \Y: $techmap\u22.$eq$ac97_int.v:106$168_Y = $techmap\u16.u5.$eq$ac97_dma_req.v:98$364_Y
    Removing $not cell `$techmap\u22.$eq$ac97_int.v:106$168' from module `\ac97_top'.
  Cell `$techmap\u22.$lt$ac97_int.v:108$171' is identical to cell `$techmap\u16.u5.$lt$ac97_dma_req.v:100$368'.
    Redirecting output \Y: $techmap\u22.$lt$ac97_int.v:108$171_Y = $techmap\u16.u5.$lt$ac97_dma_req.v:100$368_Y
    Removing $lt cell `$techmap\u22.$lt$ac97_int.v:108$171' from module `\ac97_top'.
  Cell `$techmap\u22.$or$ac97_int.v:104$166' is identical to cell `$techmap\u16.u5.$or$ac97_dma_req.v:96$361'.
    Redirecting output \Y: $techmap\u22.$or$ac97_int.v:104$166_Y = $techmap\u16.u5.$or$ac97_dma_req.v:96$361_Y
    Removing $or cell `$techmap\u22.$or$ac97_int.v:104$166' from module `\ac97_top'.
  Cell `$techmap\u22.$or$ac97_int.v:106$169' is identical to cell `$techmap\u16.u5.$or$ac97_dma_req.v:98$365'.
    Redirecting output \Y: $techmap\u22.$or$ac97_int.v:106$169_Y = $techmap\u16.u5.$or$ac97_dma_req.v:98$365_Y
    Removing $or cell `$techmap\u22.$or$ac97_int.v:106$169' from module `\ac97_top'.
  Cell `$techmap\u22.$or$ac97_int.v:108$172' is identical to cell `$techmap\u16.u5.$or$ac97_dma_req.v:100$369'.
    Redirecting output \Y: $techmap\u22.$or$ac97_int.v:108$172_Y = $techmap\u16.u5.$or$ac97_dma_req.v:100$369_Y
    Removing $or cell `$techmap\u22.$or$ac97_int.v:108$172' from module `\ac97_top'.
  Cell `$techmap\u22.$procmux$645_CMP0' is identical to cell `$techmap\u16.u5.$procmux$393_CMP0'.
    Redirecting output \Y: $techmap\u22.$procmux$645_CMP = $techmap\u16.u5.$procmux$393_CMP
    Removing $logic_not cell `$techmap\u22.$procmux$645_CMP0' from module `\ac97_top'.
  Cell `$techmap\u22.$procmux$646_CMP0' is identical to cell `$techmap\u16.u5.$procmux$394_CMP0'.
    Redirecting output \Y: $techmap\u22.$procmux$646_CMP = $techmap\u16.u5.$procmux$394_CMP
    Removing $eq cell `$techmap\u22.$procmux$646_CMP0' from module `\ac97_top'.
  Cell `$techmap\u22.$procmux$647_CMP0' is identical to cell `$techmap\u16.u5.$procmux$395_CMP0'.
    Redirecting output \Y: $techmap\u22.$procmux$647_CMP = $techmap\u16.u5.$procmux$395_CMP
    Removing $eq cell `$techmap\u22.$procmux$647_CMP0' from module `\ac97_top'.
  Cell `$techmap\u23.$eq$ac97_int.v:104$165' is identical to cell `$techmap\u16.u6.$eq$ac97_dma_req.v:96$360'.
    Redirecting output \Y: $techmap\u23.$eq$ac97_int.v:104$165_Y = $techmap\u16.u6.$eq$ac97_dma_req.v:96$360_Y
    Removing $logic_not cell `$techmap\u23.$eq$ac97_int.v:104$165' from module `\ac97_top'.
  Cell `$techmap\u23.$eq$ac97_int.v:106$168' is identical to cell `$techmap\u16.u6.$eq$ac97_dma_req.v:98$364'.
    Redirecting output \Y: $techmap\u23.$eq$ac97_int.v:106$168_Y = $techmap\u16.u6.$eq$ac97_dma_req.v:98$364_Y
    Removing $not cell `$techmap\u23.$eq$ac97_int.v:106$168' from module `\ac97_top'.
  Cell `$techmap\u23.$lt$ac97_int.v:108$171' is identical to cell `$techmap\u16.u6.$lt$ac97_dma_req.v:100$368'.
    Redirecting output \Y: $techmap\u23.$lt$ac97_int.v:108$171_Y = $techmap\u16.u6.$lt$ac97_dma_req.v:100$368_Y
    Removing $lt cell `$techmap\u23.$lt$ac97_int.v:108$171' from module `\ac97_top'.
  Cell `$techmap\u23.$or$ac97_int.v:104$166' is identical to cell `$techmap\u16.u6.$or$ac97_dma_req.v:96$361'.
    Redirecting output \Y: $techmap\u23.$or$ac97_int.v:104$166_Y = $techmap\u16.u6.$or$ac97_dma_req.v:96$361_Y
    Removing $or cell `$techmap\u23.$or$ac97_int.v:104$166' from module `\ac97_top'.
  Cell `$techmap\u23.$or$ac97_int.v:106$169' is identical to cell `$techmap\u16.u6.$or$ac97_dma_req.v:98$365'.
    Redirecting output \Y: $techmap\u23.$or$ac97_int.v:106$169_Y = $techmap\u16.u6.$or$ac97_dma_req.v:98$365_Y
    Removing $or cell `$techmap\u23.$or$ac97_int.v:106$169' from module `\ac97_top'.
  Cell `$techmap\u23.$or$ac97_int.v:108$172' is identical to cell `$techmap\u16.u6.$or$ac97_dma_req.v:100$369'.
    Redirecting output \Y: $techmap\u23.$or$ac97_int.v:108$172_Y = $techmap\u16.u6.$or$ac97_dma_req.v:100$369_Y
    Removing $or cell `$techmap\u23.$or$ac97_int.v:108$172' from module `\ac97_top'.
  Cell `$techmap\u23.$procmux$645_CMP0' is identical to cell `$techmap\u16.u6.$procmux$393_CMP0'.
    Redirecting output \Y: $techmap\u23.$procmux$645_CMP = $techmap\u16.u6.$procmux$393_CMP
    Removing $logic_not cell `$techmap\u23.$procmux$645_CMP0' from module `\ac97_top'.
  Cell `$techmap\u23.$procmux$646_CMP0' is identical to cell `$techmap\u16.u6.$procmux$394_CMP0'.
    Redirecting output \Y: $techmap\u23.$procmux$646_CMP = $techmap\u16.u6.$procmux$394_CMP
    Removing $eq cell `$techmap\u23.$procmux$646_CMP0' from module `\ac97_top'.
  Cell `$techmap\u23.$procmux$647_CMP0' is identical to cell `$techmap\u16.u6.$procmux$395_CMP0'.
    Redirecting output \Y: $techmap\u23.$procmux$647_CMP = $techmap\u16.u6.$procmux$395_CMP
    Removing $eq cell `$techmap\u23.$procmux$647_CMP0' from module `\ac97_top'.
  Cell `$techmap\u24.$eq$ac97_int.v:104$165' is identical to cell `$techmap\u16.u7.$eq$ac97_dma_req.v:96$360'.
    Redirecting output \Y: $techmap\u24.$eq$ac97_int.v:104$165_Y = $techmap\u16.u7.$eq$ac97_dma_req.v:96$360_Y
    Removing $logic_not cell `$techmap\u24.$eq$ac97_int.v:104$165' from module `\ac97_top'.
  Cell `$techmap\u24.$eq$ac97_int.v:106$168' is identical to cell `$techmap\u16.u7.$eq$ac97_dma_req.v:98$364'.
    Redirecting output \Y: $techmap\u24.$eq$ac97_int.v:106$168_Y = $techmap\u16.u7.$eq$ac97_dma_req.v:98$364_Y
    Removing $not cell `$techmap\u24.$eq$ac97_int.v:106$168' from module `\ac97_top'.
  Cell `$techmap\u24.$lt$ac97_int.v:108$171' is identical to cell `$techmap\u16.u7.$lt$ac97_dma_req.v:100$368'.
    Redirecting output \Y: $techmap\u24.$lt$ac97_int.v:108$171_Y = $techmap\u16.u7.$lt$ac97_dma_req.v:100$368_Y
    Removing $lt cell `$techmap\u24.$lt$ac97_int.v:108$171' from module `\ac97_top'.
  Cell `$techmap\u24.$or$ac97_int.v:104$166' is identical to cell `$techmap\u16.u7.$or$ac97_dma_req.v:96$361'.
    Redirecting output \Y: $techmap\u24.$or$ac97_int.v:104$166_Y = $techmap\u16.u7.$or$ac97_dma_req.v:96$361_Y
    Removing $or cell `$techmap\u24.$or$ac97_int.v:104$166' from module `\ac97_top'.
  Cell `$techmap\u24.$or$ac97_int.v:106$169' is identical to cell `$techmap\u16.u7.$or$ac97_dma_req.v:98$365'.
    Redirecting output \Y: $techmap\u24.$or$ac97_int.v:106$169_Y = $techmap\u16.u7.$or$ac97_dma_req.v:98$365_Y
    Removing $or cell `$techmap\u24.$or$ac97_int.v:106$169' from module `\ac97_top'.
  Cell `$techmap\u24.$or$ac97_int.v:108$172' is identical to cell `$techmap\u16.u7.$or$ac97_dma_req.v:100$369'.
    Redirecting output \Y: $techmap\u24.$or$ac97_int.v:108$172_Y = $techmap\u16.u7.$or$ac97_dma_req.v:100$369_Y
    Removing $or cell `$techmap\u24.$or$ac97_int.v:108$172' from module `\ac97_top'.
  Cell `$techmap\u24.$procmux$645_CMP0' is identical to cell `$techmap\u16.u7.$procmux$393_CMP0'.
    Redirecting output \Y: $techmap\u24.$procmux$645_CMP = $techmap\u16.u7.$procmux$393_CMP
    Removing $logic_not cell `$techmap\u24.$procmux$645_CMP0' from module `\ac97_top'.
  Cell `$techmap\u24.$procmux$646_CMP0' is identical to cell `$techmap\u16.u7.$procmux$394_CMP0'.
    Redirecting output \Y: $techmap\u24.$procmux$646_CMP = $techmap\u16.u7.$procmux$394_CMP
    Removing $eq cell `$techmap\u24.$procmux$646_CMP0' from module `\ac97_top'.
  Cell `$techmap\u24.$procmux$647_CMP0' is identical to cell `$techmap\u16.u7.$procmux$395_CMP0'.
    Redirecting output \Y: $techmap\u24.$procmux$647_CMP = $techmap\u16.u7.$procmux$395_CMP
    Removing $eq cell `$techmap\u24.$procmux$647_CMP0' from module `\ac97_top'.
  Cell `$techmap\u25.$eq$ac97_int.v:104$165' is identical to cell `$techmap\u16.u8.$eq$ac97_dma_req.v:96$360'.
    Redirecting output \Y: $techmap\u25.$eq$ac97_int.v:104$165_Y = $techmap\u16.u8.$eq$ac97_dma_req.v:96$360_Y
    Removing $logic_not cell `$techmap\u25.$eq$ac97_int.v:104$165' from module `\ac97_top'.
  Cell `$techmap\u25.$eq$ac97_int.v:106$168' is identical to cell `$techmap\u16.u8.$eq$ac97_dma_req.v:98$364'.
    Redirecting output \Y: $techmap\u25.$eq$ac97_int.v:106$168_Y = $techmap\u16.u8.$eq$ac97_dma_req.v:98$364_Y
    Removing $not cell `$techmap\u25.$eq$ac97_int.v:106$168' from module `\ac97_top'.
  Cell `$techmap\u25.$lt$ac97_int.v:108$171' is identical to cell `$techmap\u16.u8.$lt$ac97_dma_req.v:100$368'.
    Redirecting output \Y: $techmap\u25.$lt$ac97_int.v:108$171_Y = $techmap\u16.u8.$lt$ac97_dma_req.v:100$368_Y
    Removing $lt cell `$techmap\u25.$lt$ac97_int.v:108$171' from module `\ac97_top'.
  Cell `$techmap\u25.$or$ac97_int.v:104$166' is identical to cell `$techmap\u16.u8.$or$ac97_dma_req.v:96$361'.
    Redirecting output \Y: $techmap\u25.$or$ac97_int.v:104$166_Y = $techmap\u16.u8.$or$ac97_dma_req.v:96$361_Y
    Removing $or cell `$techmap\u25.$or$ac97_int.v:104$166' from module `\ac97_top'.
  Cell `$techmap\u25.$or$ac97_int.v:106$169' is identical to cell `$techmap\u16.u8.$or$ac97_dma_req.v:98$365'.
    Redirecting output \Y: $techmap\u25.$or$ac97_int.v:106$169_Y = $techmap\u16.u8.$or$ac97_dma_req.v:98$365_Y
    Removing $or cell `$techmap\u25.$or$ac97_int.v:106$169' from module `\ac97_top'.
  Cell `$techmap\u25.$or$ac97_int.v:108$172' is identical to cell `$techmap\u16.u8.$or$ac97_dma_req.v:100$369'.
    Redirecting output \Y: $techmap\u25.$or$ac97_int.v:108$172_Y = $techmap\u16.u8.$or$ac97_dma_req.v:100$369_Y
    Removing $or cell `$techmap\u25.$or$ac97_int.v:108$172' from module `\ac97_top'.
  Cell `$techmap\u25.$procmux$645_CMP0' is identical to cell `$techmap\u16.u8.$procmux$393_CMP0'.
    Redirecting output \Y: $techmap\u25.$procmux$645_CMP = $techmap\u16.u8.$procmux$393_CMP
    Removing $logic_not cell `$techmap\u25.$procmux$645_CMP0' from module `\ac97_top'.
  Cell `$techmap\u25.$procmux$646_CMP0' is identical to cell `$techmap\u16.u8.$procmux$394_CMP0'.
    Redirecting output \Y: $techmap\u25.$procmux$646_CMP = $techmap\u16.u8.$procmux$394_CMP
    Removing $eq cell `$techmap\u25.$procmux$646_CMP0' from module `\ac97_top'.
  Cell `$techmap\u25.$procmux$647_CMP0' is identical to cell `$techmap\u16.u8.$procmux$395_CMP0'.
    Redirecting output \Y: $techmap\u25.$procmux$647_CMP = $techmap\u16.u8.$procmux$395_CMP
    Removing $eq cell `$techmap\u25.$procmux$647_CMP0' from module `\ac97_top'.
  Cell `$techmap\u3.$add$ac97_out_fifo.v:131$99' is identical to cell `$techmap\u3.$add$ac97_out_fifo.v:124$92'.
    Redirecting output \Y: \u3.rp_p1 = $techmap\u3.$add$ac97_out_fifo.v:124$92_Y
    Removing $add cell `$techmap\u3.$add$ac97_out_fifo.v:131$99' from module `\ac97_top'.
  Cell `$techmap\u3.$procmux$727_CMP0' is identical to cell `$techmap\u3.$eq$ac97_out_fifo.v:112$85'.
    Redirecting output \Y: $techmap\u3.$procmux$727_CMP = \u3.m16b
    Removing $logic_not cell `$techmap\u3.$procmux$727_CMP0' from module `\ac97_top'.
  Cell `$techmap\u4.$add$ac97_out_fifo.v:131$99' is identical to cell `$techmap\u4.$add$ac97_out_fifo.v:124$92'.
    Redirecting output \Y: \u4.rp_p1 = $techmap\u4.$add$ac97_out_fifo.v:124$92_Y
    Removing $add cell `$techmap\u4.$add$ac97_out_fifo.v:131$99' from module `\ac97_top'.
  Cell `$techmap\u4.$procmux$727_CMP0' is identical to cell `$techmap\u4.$eq$ac97_out_fifo.v:112$85'.
    Redirecting output \Y: $techmap\u4.$procmux$727_CMP = \u4.m16b
    Removing $logic_not cell `$techmap\u4.$procmux$727_CMP0' from module `\ac97_top'.
  Cell `$techmap\u5.$add$ac97_out_fifo.v:131$99' is identical to cell `$techmap\u5.$add$ac97_out_fifo.v:124$92'.
    Redirecting output \Y: \u5.rp_p1 = $techmap\u5.$add$ac97_out_fifo.v:124$92_Y
    Removing $add cell `$techmap\u5.$add$ac97_out_fifo.v:131$99' from module `\ac97_top'.
  Cell `$techmap\u5.$procmux$727_CMP0' is identical to cell `$techmap\u5.$eq$ac97_out_fifo.v:112$85'.
    Redirecting output \Y: $techmap\u5.$procmux$727_CMP = \u5.m16b
    Removing $logic_not cell `$techmap\u5.$procmux$727_CMP0' from module `\ac97_top'.
  Cell `$techmap\u6.$add$ac97_out_fifo.v:131$99' is identical to cell `$techmap\u6.$add$ac97_out_fifo.v:124$92'.
    Redirecting output \Y: \u6.rp_p1 = $techmap\u6.$add$ac97_out_fifo.v:124$92_Y
    Removing $add cell `$techmap\u6.$add$ac97_out_fifo.v:131$99' from module `\ac97_top'.
  Cell `$techmap\u6.$procmux$727_CMP0' is identical to cell `$techmap\u6.$eq$ac97_out_fifo.v:112$85'.
    Redirecting output \Y: $techmap\u6.$procmux$727_CMP = \u6.m16b
    Removing $logic_not cell `$techmap\u6.$procmux$727_CMP0' from module `\ac97_top'.
  Cell `$techmap\u7.$add$ac97_out_fifo.v:131$99' is identical to cell `$techmap\u7.$add$ac97_out_fifo.v:124$92'.
    Redirecting output \Y: \u7.rp_p1 = $techmap\u7.$add$ac97_out_fifo.v:124$92_Y
    Removing $add cell `$techmap\u7.$add$ac97_out_fifo.v:131$99' from module `\ac97_top'.
  Cell `$techmap\u7.$procmux$727_CMP0' is identical to cell `$techmap\u7.$eq$ac97_out_fifo.v:112$85'.
    Redirecting output \Y: $techmap\u7.$procmux$727_CMP = \u7.m16b
    Removing $logic_not cell `$techmap\u7.$procmux$727_CMP0' from module `\ac97_top'.
  Cell `$techmap\u8.$add$ac97_out_fifo.v:131$99' is identical to cell `$techmap\u8.$add$ac97_out_fifo.v:124$92'.
    Redirecting output \Y: \u8.rp_p1 = $techmap\u8.$add$ac97_out_fifo.v:124$92_Y
    Removing $add cell `$techmap\u8.$add$ac97_out_fifo.v:131$99' from module `\ac97_top'.
  Cell `$techmap\u8.$procmux$727_CMP0' is identical to cell `$techmap\u8.$eq$ac97_out_fifo.v:112$85'.
    Redirecting output \Y: $techmap\u8.$procmux$727_CMP = \u8.m16b
    Removing $logic_not cell `$techmap\u8.$procmux$727_CMP0' from module `\ac97_top'.
  Cell `$techmap\u9.$logic_not$ac97_in_fifo.v:150$72' is identical to cell `$techmap\u9.$logic_not$ac97_in_fifo.v:139$62'.
    Redirecting output \Y: $techmap\u9.$logic_not$ac97_in_fifo.v:150$72_Y = $techmap\u9.$logic_not$ac97_in_fifo.v:139$62_Y
    Removing $logic_not cell `$techmap\u9.$logic_not$ac97_in_fifo.v:150$72' from module `\ac97_top'.
  Cell `$techmap\u9.$procmux$760_CMP0' is identical to cell `$techmap\u9.$eq$ac97_in_fifo.v:121$48'.
    Redirecting output \Y: $techmap\u9.$procmux$760_CMP = \u9.m16b
    Removing $logic_not cell `$techmap\u9.$procmux$760_CMP0' from module `\ac97_top'.
  Cell `$techmap\u13.$and$ac97_rf.v:191$276' is identical to cell `$techmap\u13.$and$ac97_rf.v:187$273'.
    Redirecting output \Y: $techmap\u13.$and$ac97_rf.v:191$276_Y = $techmap\u13.$and$ac97_rf.v:187$273_Y
    Removing $and cell `$techmap\u13.$and$ac97_rf.v:191$276' from module `\ac97_top'.
Removed a total of 195 cells.

5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ac97_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\u12.$procmux$633 (pure)
    Root of a mux tree: $techmap\u13.$procmux$595 (pure)
    Root of a mux tree: $techmap\u13.$procmux$610 (pure)
    Root of a mux tree: $techmap\u13.$procmux$613 (pure)
    Root of a mux tree: $techmap\u0.$procmux$649 (pure)
    Root of a mux tree: $techmap\u0.$procmux$652 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$851.$procmux$972 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$852.$procmux$972 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$854.$procmux$979 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$855.$procmux$986 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$856.$procmux$965 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$857.$procmux$979 (pure)
    Root of a mux tree: $techmap\u14.$procmux$627 (pure)
    Root of a mux tree: $techmap\u14.$procmux$630 (pure)
    Root of a mux tree: $techmap\u0.$procmux$655 (pure)
    Root of a mux tree: $techmap\u0.$procmux$658 (pure)
    Root of a mux tree: $techmap\u0.$procmux$661 (pure)
    Root of a mux tree: $techmap\u0.$procmux$664 (pure)
    Root of a mux tree: $techmap\u14.u0.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u0.$procmux$694 (pure)
    Root of a mux tree: $techmap\u0.$procmux$667 (pure)
    Root of a mux tree: $techmap\u0.$procmux$670 (pure)
    Root of a mux tree: $techmap\u0.$procmux$673 (pure)
    Root of a mux tree: $techmap\u0.$procmux$676 (pure)
    Root of a mux tree: $techmap\u0.$procmux$679 (pure)
    Root of a mux tree: $techmap\u14.u1.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u1.$procmux$694 (pure)
    Root of a mux tree: $techmap\u0.$procmux$682 (pure)
    Root of a mux tree: $techmap\u0.$procmux$685 (pure)
    Root of a mux tree: $techmap\u14.u2.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u2.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u3.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u3.$procmux$694 (pure)
    Root of a mux tree: $techmap\u1.$procmux$697 (pure)
    Root of a mux tree: $techmap\u1.$procmux$700 (pure)
    Root of a mux tree: $techmap\u1.$procmux$703 (pure)
    Root of a mux tree: $techmap\u1.$procmux$706 (pure)
    Root of a mux tree: $techmap\u1.$procmux$709 (pure)
    Root of a mux tree: $techmap\u14.u4.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u4.$procmux$694 (pure)
    Root of a mux tree: $techmap\u1.$procmux$712 (pure)
    Root of a mux tree: $techmap\u14.u5.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u5.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u6.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u6.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u7.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u7.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u8.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u8.$procmux$694 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$927.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$928.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$929.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$930.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$931.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$933.$procmux$965 (pure)
    Root of a mux tree: $techmap\u16.u0.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u0.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u1.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u1.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u10.$procmux$749 (pure)
    Root of a mux tree: $techmap\u10.$procmux$752 (pure)
    Root of a mux tree: $techmap\u16.u2.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u2.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u10.$procmux$755 (pure)
    Root of a mux tree: $techmap\u16.u3.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u3.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u10.$procmux$762 (pure)
    Root of a mux tree: $techmap\u10.$procmux$768 (pure)
    Root of a mux tree: $techmap\u16.u4.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u4.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u10.$procmux$774 (pure)
    Root of a mux tree: $techmap\u16.u5.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u5.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u10.$ternary$ac97_in_fifo.v:139$63 (pure)
    Root of a mux tree: $techmap\u16.u6.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u6.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u7.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u7.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u8.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u8.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u17.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u17.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u17.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u11.$procmux$749 (pure)
    Root of a mux tree: $techmap\u18.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u18.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u18.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u11.$procmux$752 (pure)
    Root of a mux tree: $techmap\u11.$procmux$755 (pure)
    Root of a mux tree: $techmap\u11.$procmux$762 (pure)
    Root of a mux tree: $techmap\u11.$procmux$768 (pure)
    Root of a mux tree: $techmap\u19.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u19.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u19.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u11.$procmux$774 (pure)
    Root of a mux tree: $techmap\u2.$procmux$400 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$831.$procmux$958 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$832.$procmux$944 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$849.$procmux$993 (pure)
    Root of a mux tree: $techmap\u11.$ternary$ac97_in_fifo.v:139$63 (pure)
    Root of a mux tree: $techmap\u20.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u20.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u20.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u21.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u21.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u21.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u22.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u22.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u22.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u23.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u23.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u23.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u24.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u24.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u24.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u25.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u25.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u25.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$934.$procmux$944 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$935.$procmux$951 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$936.$procmux$958 (pure)
    Root of a mux tree: $techmap\u3.$procmux$715 (pure)
    Root of a mux tree: $techmap\u3.$procmux$718 (pure)
    Root of a mux tree: $techmap\u3.$procmux$721 (pure)
    Root of a mux tree: $techmap\u3.$procmux$731 (pure)
    Root of a mux tree: $techmap\u3.$procmux$740 (pure)
    Root of a mux tree: $techmap\u3.$procmux$746 (pure)
    Root of a mux tree: $techmap\u3.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u4.$procmux$715 (pure)
    Root of a mux tree: $techmap\u4.$procmux$718 (pure)
    Root of a mux tree: $techmap\u4.$procmux$721 (pure)
    Root of a mux tree: $techmap\u4.$procmux$731 (pure)
    Root of a mux tree: $techmap\u4.$procmux$740 (pure)
    Root of a mux tree: $techmap\u4.$procmux$746 (pure)
    Root of a mux tree: $techmap\u4.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u5.$procmux$715 (pure)
    Root of a mux tree: $techmap\u5.$procmux$718 (pure)
    Root of a mux tree: $techmap\u5.$procmux$721 (pure)
    Root of a mux tree: $techmap\u5.$procmux$731 (pure)
    Root of a mux tree: $techmap\u5.$procmux$740 (pure)
    Root of a mux tree: $techmap\u5.$procmux$746 (pure)
    Root of a mux tree: $techmap\u5.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u6.$procmux$715 (pure)
    Root of a mux tree: $techmap\u6.$procmux$718 (pure)
    Root of a mux tree: $techmap\u6.$procmux$721 (pure)
    Root of a mux tree: $techmap\u6.$procmux$731 (pure)
    Root of a mux tree: $techmap\u6.$procmux$740 (pure)
    Root of a mux tree: $techmap\u6.$procmux$746 (pure)
    Root of a mux tree: $techmap\u6.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u7.$procmux$715 (pure)
    Root of a mux tree: $techmap\u7.$procmux$718 (pure)
    Root of a mux tree: $techmap\u7.$procmux$721 (pure)
    Root of a mux tree: $techmap\u7.$procmux$731 (pure)
    Root of a mux tree: $techmap\u7.$procmux$740 (pure)
    Root of a mux tree: $techmap\u7.$procmux$746 (pure)
    Root of a mux tree: $techmap\u7.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u8.$procmux$715 (pure)
    Root of a mux tree: $techmap\u8.$procmux$718 (pure)
    Root of a mux tree: $techmap\u8.$procmux$721 (pure)
    Root of a mux tree: $techmap\u8.$procmux$731 (pure)
    Root of a mux tree: $techmap\u8.$procmux$740 (pure)
    Root of a mux tree: $techmap\u8.$procmux$746 (pure)
    Root of a mux tree: $techmap\u8.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u9.$procmux$749 (pure)
    Root of a mux tree: $techmap\u9.$procmux$752 (pure)
    Root of a mux tree: $techmap\u9.$procmux$755 (pure)
    Root of a mux tree: $techmap\u9.$procmux$762 (pure)
    Root of a mux tree: $techmap\u9.$procmux$768 (pure)
    Root of a mux tree: $techmap\u9.$procmux$774 (pure)
    Root of a mux tree: $techmap\u9.$ternary$ac97_in_fifo.v:139$63 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ac97_top.
    New input vector for $reduce_or cell $techmap\u14.$reduce_or$ac97_prc.v:162$256: { \u14.crac_wr_r \u14.crac_valid_r \u14.u5.en_out_l \u14.u4.en_out_l \u14.u3.en_out_l \u14.u2.en_out_l \u14.u1.en_out_l \u14.u0.en_out_l }
    New input vector for $reduce_or cell $techmap\u13.$reduce_or$ac97_rf.v:300$304: { \u13.int_all [0] \u13.int_all [1] \u13.int_all [2] \u13.int_all [3] \u13.int_all [4] \u13.int_all [5] \u13.int_all [6] \u13.int_all [7] \u13.int_all [8] \u13.int_all [9] \u13.int_all [10] \u13.int_all [11] \u13.int_all [12] \u13.int_all [13] \u13.int_all [14] \u13.int_all [15] \u13.int_all [16] \u13.int_all [17] \u13.int_all [18] \u13.int_all [19] \u13.int_all [20] \u13.int_all [21] \u13.int_all [22] \u13.int_all [23] \u13.int_all [24] \u13.int_all [25] \u13.int_all [26] \u13.int_all [27] \u13.int_all [28] }
    Consolidated identical input bits for $mux cell $techmap\u10.$procmux$749:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78
      New ports: A=1'0, B=1'1, Y=$techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0]
      New connections: $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [31:1] = { $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] }
    Consolidated identical input bits for $mux cell $techmap\u11.$procmux$749:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78
      New ports: A=1'0, B=1'1, Y=$techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0]
      New connections: $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [31:1] = { $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] }
    Consolidated identical input bits for $mux cell $techmap\u3.$procmux$715:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114
      New ports: A=1'0, B=1'1, Y=$techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0]
      New connections: $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [31:1] = { $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] }
    Consolidated identical input bits for $mux cell $techmap\u4.$procmux$715:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114
      New ports: A=1'0, B=1'1, Y=$techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0]
      New connections: $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [31:1] = { $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] }
    Consolidated identical input bits for $mux cell $techmap\u5.$procmux$715:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114
      New ports: A=1'0, B=1'1, Y=$techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0]
      New connections: $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [31:1] = { $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] }
    Consolidated identical input bits for $mux cell $techmap\u6.$procmux$715:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114
      New ports: A=1'0, B=1'1, Y=$techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0]
      New connections: $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [31:1] = { $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] }
    Consolidated identical input bits for $mux cell $techmap\u7.$procmux$715:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114
      New ports: A=1'0, B=1'1, Y=$techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0]
      New connections: $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [31:1] = { $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] }
    Consolidated identical input bits for $mux cell $techmap\u8.$procmux$715:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114
      New ports: A=1'0, B=1'1, Y=$techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0]
      New connections: $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [31:1] = { $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] $techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [0] }
    Consolidated identical input bits for $mux cell $techmap\u9.$procmux$749:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78
      New ports: A=1'0, B=1'1, Y=$techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0]
      New connections: $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [31:1] = { $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] $techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [0] }
  Optimizing cells in module \ac97_top.
Performed a total of 11 changes.

5.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.7.8. Executing OPT_EXPR pass (perform const folding).

5.7.9. Rerunning OPT passes. (Maybe there is more to do..)

5.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ac97_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\u0.$procmux$649 (pure)
    Root of a mux tree: $techmap\u0.$procmux$652 (pure)
    Root of a mux tree: $techmap\u0.$procmux$655 (pure)
    Root of a mux tree: $techmap\u0.$procmux$658 (pure)
    Root of a mux tree: $techmap\u0.$procmux$661 (pure)
    Root of a mux tree: $techmap\u0.$procmux$664 (pure)
    Root of a mux tree: $techmap\u0.$procmux$667 (pure)
    Root of a mux tree: $techmap\u0.$procmux$670 (pure)
    Root of a mux tree: $techmap\u0.$procmux$673 (pure)
    Root of a mux tree: $techmap\u0.$procmux$676 (pure)
    Root of a mux tree: $techmap\u0.$procmux$679 (pure)
    Root of a mux tree: $techmap\u0.$procmux$682 (pure)
    Root of a mux tree: $techmap\u0.$procmux$685 (pure)
    Root of a mux tree: $techmap\u1.$procmux$697 (pure)
    Root of a mux tree: $techmap\u1.$procmux$700 (pure)
    Root of a mux tree: $techmap\u1.$procmux$703 (pure)
    Root of a mux tree: $techmap\u1.$procmux$706 (pure)
    Root of a mux tree: $techmap\u1.$procmux$709 (pure)
    Root of a mux tree: $techmap\u1.$procmux$712 (pure)
    Root of a mux tree: $techmap\u10.$procmux$749 (pure)
    Root of a mux tree: $techmap\u10.$procmux$752 (pure)
    Root of a mux tree: $techmap\u10.$procmux$755 (pure)
    Root of a mux tree: $techmap\u10.$procmux$762 (pure)
    Root of a mux tree: $techmap\u10.$procmux$768 (pure)
    Root of a mux tree: $techmap\u10.$procmux$774 (pure)
    Root of a mux tree: $techmap\u10.$ternary$ac97_in_fifo.v:139$63 (pure)
    Root of a mux tree: $techmap\u11.$procmux$749 (pure)
    Root of a mux tree: $techmap\u11.$procmux$752 (pure)
    Root of a mux tree: $techmap\u11.$procmux$755 (pure)
    Root of a mux tree: $techmap\u11.$procmux$762 (pure)
    Root of a mux tree: $techmap\u11.$procmux$768 (pure)
    Root of a mux tree: $techmap\u11.$procmux$774 (pure)
    Root of a mux tree: $techmap\u11.$ternary$ac97_in_fifo.v:139$63 (pure)
    Root of a mux tree: $techmap\u12.$procmux$633 (pure)
    Root of a mux tree: $techmap\u13.$procmux$595 (pure)
    Root of a mux tree: $techmap\u13.$procmux$610 (pure)
    Root of a mux tree: $techmap\u13.$procmux$613 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$851.$procmux$972 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$852.$procmux$972 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$854.$procmux$979 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$855.$procmux$986 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$856.$procmux$965 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$857.$procmux$979 (pure)
    Root of a mux tree: $techmap\u14.$procmux$627 (pure)
    Root of a mux tree: $techmap\u14.$procmux$630 (pure)
    Root of a mux tree: $techmap\u14.u0.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u0.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u1.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u1.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u2.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u2.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u3.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u3.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u4.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u4.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u5.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u5.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u6.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u6.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u7.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u7.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u8.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u8.$procmux$694 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$927.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$928.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$929.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$930.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$931.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$933.$procmux$965 (pure)
    Root of a mux tree: $techmap\u16.u0.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u0.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u1.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u1.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u2.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u2.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u3.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u3.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u4.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u4.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u5.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u5.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u6.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u6.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u7.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u7.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u8.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u8.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u17.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u17.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u17.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u18.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u18.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u18.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u19.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u19.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u19.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u2.$procmux$400 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$831.$procmux$958 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$832.$procmux$944 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$849.$procmux$993 (pure)
    Root of a mux tree: $techmap\u20.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u20.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u20.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u21.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u21.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u21.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u22.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u22.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u22.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u23.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u23.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u23.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u24.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u24.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u24.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u25.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u25.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u25.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$934.$procmux$944 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$935.$procmux$951 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$936.$procmux$958 (pure)
    Root of a mux tree: $techmap\u3.$procmux$715 (pure)
    Root of a mux tree: $techmap\u3.$procmux$718 (pure)
    Root of a mux tree: $techmap\u3.$procmux$721 (pure)
    Root of a mux tree: $techmap\u3.$procmux$731 (pure)
    Root of a mux tree: $techmap\u3.$procmux$740 (pure)
    Root of a mux tree: $techmap\u3.$procmux$746 (pure)
    Root of a mux tree: $techmap\u3.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u4.$procmux$715 (pure)
    Root of a mux tree: $techmap\u4.$procmux$718 (pure)
    Root of a mux tree: $techmap\u4.$procmux$721 (pure)
    Root of a mux tree: $techmap\u4.$procmux$731 (pure)
    Root of a mux tree: $techmap\u4.$procmux$740 (pure)
    Root of a mux tree: $techmap\u4.$procmux$746 (pure)
    Root of a mux tree: $techmap\u4.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u5.$procmux$715 (pure)
    Root of a mux tree: $techmap\u5.$procmux$718 (pure)
    Root of a mux tree: $techmap\u5.$procmux$721 (pure)
    Root of a mux tree: $techmap\u5.$procmux$731 (pure)
    Root of a mux tree: $techmap\u5.$procmux$740 (pure)
    Root of a mux tree: $techmap\u5.$procmux$746 (pure)
    Root of a mux tree: $techmap\u5.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u6.$procmux$715 (pure)
    Root of a mux tree: $techmap\u6.$procmux$718 (pure)
    Root of a mux tree: $techmap\u6.$procmux$721 (pure)
    Root of a mux tree: $techmap\u6.$procmux$731 (pure)
    Root of a mux tree: $techmap\u6.$procmux$740 (pure)
    Root of a mux tree: $techmap\u6.$procmux$746 (pure)
    Root of a mux tree: $techmap\u6.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u7.$procmux$715 (pure)
    Root of a mux tree: $techmap\u7.$procmux$718 (pure)
    Root of a mux tree: $techmap\u7.$procmux$721 (pure)
    Root of a mux tree: $techmap\u7.$procmux$731 (pure)
    Root of a mux tree: $techmap\u7.$procmux$740 (pure)
    Root of a mux tree: $techmap\u7.$procmux$746 (pure)
    Root of a mux tree: $techmap\u7.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u8.$procmux$715 (pure)
    Root of a mux tree: $techmap\u8.$procmux$718 (pure)
    Root of a mux tree: $techmap\u8.$procmux$721 (pure)
    Root of a mux tree: $techmap\u8.$procmux$731 (pure)
    Root of a mux tree: $techmap\u8.$procmux$740 (pure)
    Root of a mux tree: $techmap\u8.$procmux$746 (pure)
    Root of a mux tree: $techmap\u8.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u9.$procmux$749 (pure)
    Root of a mux tree: $techmap\u9.$procmux$752 (pure)
    Root of a mux tree: $techmap\u9.$procmux$755 (pure)
    Root of a mux tree: $techmap\u9.$procmux$762 (pure)
    Root of a mux tree: $techmap\u9.$procmux$768 (pure)
    Root of a mux tree: $techmap\u9.$procmux$774 (pure)
    Root of a mux tree: $techmap\u9.$ternary$ac97_in_fifo.v:139$63 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ac97_top.
Performed a total of 0 changes.

5.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

5.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.7.15. Executing OPT_EXPR pass (perform const folding).

5.7.16. Finished OPT passes. (There is nothing left to do.)

5.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u3.$procmux$726_CMP0 ($eq).
Removed cell ac97_top.$techmap\u3.$procmux$721 ($mux).
Removed cell ac97_top.$techmap\u3.$procmux$718 ($mux).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u3.$sub$ac97_out_fifo.v:129$98 ($sub).
Removed top 2 bits (of 4) from port B of cell ac97_top.$techmap\u3.$add$ac97_out_fifo.v:126$95 ($add).
Removed top 3 bits (of 4) from port B of cell ac97_top.$techmap\u3.$add$ac97_out_fifo.v:124$92 ($add).
Removed top 2 bits (of 3) from port B of cell ac97_top.$techmap\u3.$add$ac97_out_fifo.v:119$88 ($add).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u4.$procmux$726_CMP0 ($eq).
Removed cell ac97_top.$techmap\u4.$procmux$721 ($mux).
Removed cell ac97_top.$techmap\u4.$procmux$718 ($mux).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u4.$sub$ac97_out_fifo.v:129$98 ($sub).
Removed top 2 bits (of 4) from port B of cell ac97_top.$techmap\u4.$add$ac97_out_fifo.v:126$95 ($add).
Removed top 3 bits (of 4) from port B of cell ac97_top.$techmap\u4.$add$ac97_out_fifo.v:124$92 ($add).
Removed top 2 bits (of 3) from port B of cell ac97_top.$techmap\u4.$add$ac97_out_fifo.v:119$88 ($add).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u5.$procmux$726_CMP0 ($eq).
Removed cell ac97_top.$techmap\u5.$procmux$721 ($mux).
Removed cell ac97_top.$techmap\u5.$procmux$718 ($mux).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u5.$sub$ac97_out_fifo.v:129$98 ($sub).
Removed top 2 bits (of 4) from port B of cell ac97_top.$techmap\u5.$add$ac97_out_fifo.v:126$95 ($add).
Removed top 3 bits (of 4) from port B of cell ac97_top.$techmap\u5.$add$ac97_out_fifo.v:124$92 ($add).
Removed top 2 bits (of 3) from port B of cell ac97_top.$techmap\u5.$add$ac97_out_fifo.v:119$88 ($add).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u6.$procmux$726_CMP0 ($eq).
Removed cell ac97_top.$techmap\u6.$procmux$721 ($mux).
Removed cell ac97_top.$techmap\u6.$procmux$718 ($mux).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u6.$sub$ac97_out_fifo.v:129$98 ($sub).
Removed top 2 bits (of 4) from port B of cell ac97_top.$techmap\u6.$add$ac97_out_fifo.v:126$95 ($add).
Removed top 3 bits (of 4) from port B of cell ac97_top.$techmap\u6.$add$ac97_out_fifo.v:124$92 ($add).
Removed top 2 bits (of 3) from port B of cell ac97_top.$techmap\u6.$add$ac97_out_fifo.v:119$88 ($add).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u7.$procmux$726_CMP0 ($eq).
Removed cell ac97_top.$techmap\u7.$procmux$721 ($mux).
Removed cell ac97_top.$techmap\u7.$procmux$718 ($mux).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u7.$sub$ac97_out_fifo.v:129$98 ($sub).
Removed top 2 bits (of 4) from port B of cell ac97_top.$techmap\u7.$add$ac97_out_fifo.v:126$95 ($add).
Removed top 3 bits (of 4) from port B of cell ac97_top.$techmap\u7.$add$ac97_out_fifo.v:124$92 ($add).
Removed top 2 bits (of 3) from port B of cell ac97_top.$techmap\u7.$add$ac97_out_fifo.v:119$88 ($add).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u8.$procmux$726_CMP0 ($eq).
Removed cell ac97_top.$techmap\u8.$procmux$721 ($mux).
Removed cell ac97_top.$techmap\u8.$procmux$718 ($mux).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u8.$sub$ac97_out_fifo.v:129$98 ($sub).
Removed top 2 bits (of 4) from port B of cell ac97_top.$techmap\u8.$add$ac97_out_fifo.v:126$95 ($add).
Removed top 3 bits (of 4) from port B of cell ac97_top.$techmap\u8.$add$ac97_out_fifo.v:124$92 ($add).
Removed top 2 bits (of 3) from port B of cell ac97_top.$techmap\u8.$add$ac97_out_fifo.v:119$88 ($add).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u10.$procmux$759_CMP0 ($eq).
Removed cell ac97_top.$techmap\u10.$procmux$755 ($mux).
Removed cell ac97_top.$techmap\u10.$procmux$752 ($mux).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u10.$sub$ac97_in_fifo.v:136$59 ($sub).
Removed top 2 bits (of 3) from port B of cell ac97_top.$techmap\u10.$add$ac97_in_fifo.v:133$56 ($add).
Removed top 2 bits (of 4) from port B of cell ac97_top.$techmap\u10.$add$ac97_in_fifo.v:128$52 ($add).
Removed top 3 bits (of 4) from port B of cell ac97_top.$techmap\u10.$add$ac97_in_fifo.v:128$51 ($add).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u11.$procmux$759_CMP0 ($eq).
Removed cell ac97_top.$techmap\u11.$procmux$755 ($mux).
Removed cell ac97_top.$techmap\u11.$procmux$752 ($mux).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u11.$sub$ac97_in_fifo.v:136$59 ($sub).
Removed top 2 bits (of 3) from port B of cell ac97_top.$techmap\u11.$add$ac97_in_fifo.v:133$56 ($add).
Removed top 2 bits (of 4) from port B of cell ac97_top.$techmap\u11.$add$ac97_in_fifo.v:128$52 ($add).
Removed top 3 bits (of 4) from port B of cell ac97_top.$techmap\u11.$add$ac97_in_fifo.v:128$51 ($add).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u9.$procmux$759_CMP0 ($eq).
Removed cell ac97_top.$techmap\u9.$procmux$755 ($mux).
Removed cell ac97_top.$techmap\u9.$procmux$752 ($mux).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u9.$sub$ac97_in_fifo.v:136$59 ($sub).
Removed top 2 bits (of 3) from port B of cell ac97_top.$techmap\u9.$add$ac97_in_fifo.v:133$56 ($add).
Removed top 2 bits (of 4) from port B of cell ac97_top.$techmap\u9.$add$ac97_in_fifo.v:128$52 ($add).
Removed top 3 bits (of 4) from port B of cell ac97_top.$techmap\u9.$add$ac97_in_fifo.v:128$51 ($add).
Removed top 1 bits (of 5) from port B of cell ac97_top.$techmap\u12.$eq$ac97_wb_if.v:195$251 ($eq).
Removed top 1 bits (of 5) from port B of cell ac97_top.$techmap\u12.$eq$ac97_wb_if.v:192$248 ($eq).
Removed top 1 bits (of 5) from port B of cell ac97_top.$techmap\u12.$eq$ac97_wb_if.v:189$245 ($eq).
Removed top 1 bits (of 5) from port B of cell ac97_top.$techmap\u12.$eq$ac97_wb_if.v:186$242 ($eq).
Removed top 1 bits (of 5) from port B of cell ac97_top.$techmap\u12.$eq$ac97_wb_if.v:183$239 ($eq).
Removed top 1 bits (of 5) from port B of cell ac97_top.$techmap\u12.$eq$ac97_wb_if.v:180$236 ($eq).
Removed top 1 bits (of 5) from port B of cell ac97_top.$techmap\u12.$eq$ac97_wb_if.v:177$233 ($eq).
Removed top 1 bits (of 5) from port B of cell ac97_top.$techmap\u12.$eq$ac97_wb_if.v:174$230 ($eq).
Removed top 1 bits (of 5) from port B of cell ac97_top.$techmap\u12.$lt$ac97_wb_if.v:157$202 ($lt).
Removed top 1 bits (of 3) from port B of cell ac97_top.$techmap\u13.$eq$ac97_rf.v:207$287 ($eq).
Removed top 1 bits (of 3) from port B of cell ac97_top.$techmap\u13.$eq$ac97_rf.v:202$283 ($eq).
Removed top 2 bits (of 3) from port B of cell ac97_top.$techmap\u13.$eq$ac97_rf.v:197$279 ($eq).
Removed top 31 bits (of 32) from port B of cell ac97_top.$techmap\u26.$add$ac97_rst.v:94$12 ($add).
Removed top 26 bits (of 32) from port Y of cell ac97_top.$techmap\u26.$add$ac97_rst.v:94$12 ($add).
Removed top 31 bits (of 32) from port B of cell ac97_top.$techmap\u26.$add$ac97_rst.v:86$6 ($add).
Removed top 29 bits (of 32) from port Y of cell ac97_top.$techmap\u26.$add$ac97_rst.v:86$6 ($add).
Removed top 3 bits (of 4) from port B of cell ac97_top.$techmap\u2.$add$ac97_soc.v:199$357 ($add).
Removed top 5 bits (of 6) from port B of cell ac97_top.$techmap\u2.$add$ac97_soc.v:180$350 ($add).
Removed top 1 bits (of 8) from port B of cell ac97_top.$techmap\u2.$gt$ac97_soc.v:151$334 ($gt).
Removed top 1 bits (of 8) from port B of cell ac97_top.$techmap\u2.$gt$ac97_soc.v:148$332 ($gt).
Removed top 1 bits (of 8) from port B of cell ac97_top.$techmap\u2.$eq$ac97_soc.v:142$328 ($eq).
Removed top 1 bits (of 8) from port B of cell ac97_top.$techmap\u2.$eq$ac97_soc.v:139$326 ($eq).
Removed top 2 bits (of 8) from port B of cell ac97_top.$techmap\u2.$eq$ac97_soc.v:136$324 ($eq).
Removed top 2 bits (of 8) from port B of cell ac97_top.$techmap\u2.$eq$ac97_soc.v:133$322 ($eq).
Removed top 3 bits (of 8) from port B of cell ac97_top.$techmap\u2.$eq$ac97_soc.v:130$320 ($eq).
Removed top 2 bits (of 8) from port B of cell ac97_top.$techmap\u2.$gt$ac97_soc.v:127$318 ($gt).
Removed top 3 bits (of 8) from port B of cell ac97_top.$techmap\u2.$lt$ac97_soc.v:124$314 ($lt).
Removed top 7 bits (of 8) from port B of cell ac97_top.$techmap\u2.$gt$ac97_soc.v:124$313 ($gt).
Removed top 7 bits (of 8) from port B of cell ac97_top.$techmap\u2.$add$ac97_soc.v:118$308 ($add).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u16.u7.$procmux$394_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u16.u8.$procmux$394_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u16.u6.$procmux$394_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u16.u5.$procmux$394_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u16.u4.$procmux$394_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u16.u3.$procmux$394_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u16.u2.$procmux$394_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u16.u1.$procmux$394_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ac97_top.$techmap\u16.u0.$procmux$394_CMP0 ($eq).
Removed top 29 bits (of 32) from wire ac97_top.$techmap\u26.$add$ac97_rst.v:86$6_Y.
Removed top 27 bits (of 32) from wire ac97_top.$techmap\u26.$add$ac97_rst.v:94$12_Y.
Removed top 30 bits (of 32) from wire ac97_top.u13.csr.

5.9. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ac97_top:
  creating $macc model for $techmap\u10.$add$ac97_in_fifo.v:128$51 ($add).
  creating $macc model for $techmap\u10.$add$ac97_in_fifo.v:128$52 ($add).
  creating $macc model for $techmap\u10.$add$ac97_in_fifo.v:133$56 ($add).
  creating $macc model for $techmap\u10.$sub$ac97_in_fifo.v:136$58 ($sub).
  creating $macc model for $techmap\u10.$sub$ac97_in_fifo.v:136$59 ($sub).
  creating $macc model for $techmap\u11.$add$ac97_in_fifo.v:128$51 ($add).
  creating $macc model for $techmap\u11.$add$ac97_in_fifo.v:128$52 ($add).
  creating $macc model for $techmap\u11.$add$ac97_in_fifo.v:133$56 ($add).
  creating $macc model for $techmap\u11.$sub$ac97_in_fifo.v:136$58 ($sub).
  creating $macc model for $techmap\u11.$sub$ac97_in_fifo.v:136$59 ($sub).
  creating $macc model for $techmap\u2.$add$ac97_soc.v:118$308 ($add).
  creating $macc model for $techmap\u2.$add$ac97_soc.v:180$350 ($add).
  creating $macc model for $techmap\u2.$add$ac97_soc.v:199$357 ($add).
  creating $macc model for $techmap\u26.$add$ac97_rst.v:86$6 ($add).
  creating $macc model for $techmap\u26.$add$ac97_rst.v:94$12 ($add).
  creating $macc model for $techmap\u3.$add$ac97_out_fifo.v:119$88 ($add).
  creating $macc model for $techmap\u3.$add$ac97_out_fifo.v:124$92 ($add).
  creating $macc model for $techmap\u3.$add$ac97_out_fifo.v:126$95 ($add).
  creating $macc model for $techmap\u3.$sub$ac97_out_fifo.v:129$97 ($sub).
  creating $macc model for $techmap\u3.$sub$ac97_out_fifo.v:129$98 ($sub).
  creating $macc model for $techmap\u4.$add$ac97_out_fifo.v:119$88 ($add).
  creating $macc model for $techmap\u4.$add$ac97_out_fifo.v:124$92 ($add).
  creating $macc model for $techmap\u4.$add$ac97_out_fifo.v:126$95 ($add).
  creating $macc model for $techmap\u4.$sub$ac97_out_fifo.v:129$97 ($sub).
  creating $macc model for $techmap\u4.$sub$ac97_out_fifo.v:129$98 ($sub).
  creating $macc model for $techmap\u5.$add$ac97_out_fifo.v:119$88 ($add).
  creating $macc model for $techmap\u5.$add$ac97_out_fifo.v:124$92 ($add).
  creating $macc model for $techmap\u5.$add$ac97_out_fifo.v:126$95 ($add).
  creating $macc model for $techmap\u5.$sub$ac97_out_fifo.v:129$97 ($sub).
  creating $macc model for $techmap\u5.$sub$ac97_out_fifo.v:129$98 ($sub).
  creating $macc model for $techmap\u6.$add$ac97_out_fifo.v:119$88 ($add).
  creating $macc model for $techmap\u6.$add$ac97_out_fifo.v:124$92 ($add).
  creating $macc model for $techmap\u6.$add$ac97_out_fifo.v:126$95 ($add).
  creating $macc model for $techmap\u6.$sub$ac97_out_fifo.v:129$97 ($sub).
  creating $macc model for $techmap\u6.$sub$ac97_out_fifo.v:129$98 ($sub).
  creating $macc model for $techmap\u7.$add$ac97_out_fifo.v:119$88 ($add).
  creating $macc model for $techmap\u7.$add$ac97_out_fifo.v:124$92 ($add).
  creating $macc model for $techmap\u7.$add$ac97_out_fifo.v:126$95 ($add).
  creating $macc model for $techmap\u7.$sub$ac97_out_fifo.v:129$97 ($sub).
  creating $macc model for $techmap\u7.$sub$ac97_out_fifo.v:129$98 ($sub).
  creating $macc model for $techmap\u8.$add$ac97_out_fifo.v:119$88 ($add).
  creating $macc model for $techmap\u8.$add$ac97_out_fifo.v:124$92 ($add).
  creating $macc model for $techmap\u8.$add$ac97_out_fifo.v:126$95 ($add).
  creating $macc model for $techmap\u8.$sub$ac97_out_fifo.v:129$97 ($sub).
  creating $macc model for $techmap\u8.$sub$ac97_out_fifo.v:129$98 ($sub).
  creating $macc model for $techmap\u9.$add$ac97_in_fifo.v:128$51 ($add).
  creating $macc model for $techmap\u9.$add$ac97_in_fifo.v:128$52 ($add).
  creating $macc model for $techmap\u9.$add$ac97_in_fifo.v:133$56 ($add).
  creating $macc model for $techmap\u9.$sub$ac97_in_fifo.v:136$58 ($sub).
  creating $macc model for $techmap\u9.$sub$ac97_in_fifo.v:136$59 ($sub).
  merging $macc model for $techmap\u9.$sub$ac97_in_fifo.v:136$58 into $techmap\u9.$sub$ac97_in_fifo.v:136$59.
  merging $macc model for $techmap\u8.$sub$ac97_out_fifo.v:129$97 into $techmap\u8.$sub$ac97_out_fifo.v:129$98.
  merging $macc model for $techmap\u7.$sub$ac97_out_fifo.v:129$97 into $techmap\u7.$sub$ac97_out_fifo.v:129$98.
  merging $macc model for $techmap\u6.$sub$ac97_out_fifo.v:129$97 into $techmap\u6.$sub$ac97_out_fifo.v:129$98.
  merging $macc model for $techmap\u5.$sub$ac97_out_fifo.v:129$97 into $techmap\u5.$sub$ac97_out_fifo.v:129$98.
  merging $macc model for $techmap\u4.$sub$ac97_out_fifo.v:129$97 into $techmap\u4.$sub$ac97_out_fifo.v:129$98.
  merging $macc model for $techmap\u3.$sub$ac97_out_fifo.v:129$97 into $techmap\u3.$sub$ac97_out_fifo.v:129$98.
  merging $macc model for $techmap\u11.$sub$ac97_in_fifo.v:136$58 into $techmap\u11.$sub$ac97_in_fifo.v:136$59.
  merging $macc model for $techmap\u10.$sub$ac97_in_fifo.v:136$58 into $techmap\u10.$sub$ac97_in_fifo.v:136$59.
  creating $alu model for $macc $techmap\u8.$add$ac97_out_fifo.v:119$88.
  creating $alu model for $macc $techmap\u8.$add$ac97_out_fifo.v:126$95.
  creating $alu model for $macc $techmap\u7.$add$ac97_out_fifo.v:126$95.
  creating $alu model for $macc $techmap\u7.$add$ac97_out_fifo.v:124$92.
  creating $alu model for $macc $techmap\u7.$add$ac97_out_fifo.v:119$88.
  creating $alu model for $macc $techmap\u6.$add$ac97_out_fifo.v:126$95.
  creating $alu model for $macc $techmap\u6.$add$ac97_out_fifo.v:124$92.
  creating $alu model for $macc $techmap\u6.$add$ac97_out_fifo.v:119$88.
  creating $alu model for $macc $techmap\u9.$add$ac97_in_fifo.v:128$51.
  creating $alu model for $macc $techmap\u5.$add$ac97_out_fifo.v:126$95.
  creating $alu model for $macc $techmap\u5.$add$ac97_out_fifo.v:124$92.
  creating $alu model for $macc $techmap\u5.$add$ac97_out_fifo.v:119$88.
  creating $alu model for $macc $techmap\u9.$add$ac97_in_fifo.v:128$52.
  creating $alu model for $macc $techmap\u4.$add$ac97_out_fifo.v:126$95.
  creating $alu model for $macc $techmap\u4.$add$ac97_out_fifo.v:124$92.
  creating $alu model for $macc $techmap\u4.$add$ac97_out_fifo.v:119$88.
  creating $alu model for $macc $techmap\u9.$add$ac97_in_fifo.v:133$56.
  creating $alu model for $macc $techmap\u3.$add$ac97_out_fifo.v:126$95.
  creating $alu model for $macc $techmap\u3.$add$ac97_out_fifo.v:124$92.
  creating $alu model for $macc $techmap\u3.$add$ac97_out_fifo.v:119$88.
  creating $alu model for $macc $techmap\u26.$add$ac97_rst.v:94$12.
  creating $alu model for $macc $techmap\u26.$add$ac97_rst.v:86$6.
  creating $alu model for $macc $techmap\u2.$add$ac97_soc.v:199$357.
  creating $alu model for $macc $techmap\u2.$add$ac97_soc.v:180$350.
  creating $alu model for $macc $techmap\u2.$add$ac97_soc.v:118$308.
  creating $alu model for $macc $techmap\u8.$add$ac97_out_fifo.v:124$92.
  creating $alu model for $macc $techmap\u11.$add$ac97_in_fifo.v:133$56.
  creating $alu model for $macc $techmap\u11.$add$ac97_in_fifo.v:128$52.
  creating $alu model for $macc $techmap\u11.$add$ac97_in_fifo.v:128$51.
  creating $alu model for $macc $techmap\u10.$add$ac97_in_fifo.v:133$56.
  creating $alu model for $macc $techmap\u10.$add$ac97_in_fifo.v:128$52.
  creating $alu model for $macc $techmap\u10.$add$ac97_in_fifo.v:128$51.
  creating $macc cell for $techmap\u6.$sub$ac97_out_fifo.v:129$98: $auto$alumacc.cc:354:replace_macc$999
  creating $macc cell for $techmap\u4.$sub$ac97_out_fifo.v:129$98: $auto$alumacc.cc:354:replace_macc$1000
  creating $macc cell for $techmap\u3.$sub$ac97_out_fifo.v:129$98: $auto$alumacc.cc:354:replace_macc$1001
  creating $macc cell for $techmap\u5.$sub$ac97_out_fifo.v:129$98: $auto$alumacc.cc:354:replace_macc$1002
  creating $macc cell for $techmap\u10.$sub$ac97_in_fifo.v:136$59: $auto$alumacc.cc:354:replace_macc$1003
  creating $macc cell for $techmap\u9.$sub$ac97_in_fifo.v:136$59: $auto$alumacc.cc:354:replace_macc$1004
  creating $macc cell for $techmap\u8.$sub$ac97_out_fifo.v:129$98: $auto$alumacc.cc:354:replace_macc$1005
  creating $macc cell for $techmap\u7.$sub$ac97_out_fifo.v:129$98: $auto$alumacc.cc:354:replace_macc$1006
  creating $macc cell for $techmap\u11.$sub$ac97_in_fifo.v:136$59: $auto$alumacc.cc:354:replace_macc$1007
  creating $alu model for $techmap\u12.$lt$ac97_wb_if.v:157$202 ($lt): new $alu
  creating $alu model for $techmap\u16.u0.$lt$ac97_dma_req.v:100$368 ($lt): new $alu
  creating $alu model for $techmap\u16.u1.$lt$ac97_dma_req.v:100$368 ($lt): new $alu
  creating $alu model for $techmap\u16.u2.$lt$ac97_dma_req.v:100$368 ($lt): new $alu
  creating $alu model for $techmap\u16.u3.$lt$ac97_dma_req.v:100$368 ($lt): new $alu
  creating $alu model for $techmap\u16.u4.$lt$ac97_dma_req.v:100$368 ($lt): new $alu
  creating $alu model for $techmap\u16.u5.$lt$ac97_dma_req.v:100$368 ($lt): new $alu
  creating $alu model for $techmap\u16.u6.$lt$ac97_dma_req.v:100$368 ($lt): new $alu
  creating $alu model for $techmap\u16.u7.$lt$ac97_dma_req.v:100$368 ($lt): new $alu
  creating $alu model for $techmap\u16.u8.$lt$ac97_dma_req.v:100$368 ($lt): new $alu
  creating $alu model for $techmap\u2.$gt$ac97_soc.v:124$313 ($gt): new $alu
  creating $alu model for $techmap\u2.$gt$ac97_soc.v:127$318 ($gt): new $alu
  creating $alu model for $techmap\u2.$gt$ac97_soc.v:148$332 ($gt): new $alu
  creating $alu model for $techmap\u2.$gt$ac97_soc.v:151$334 ($gt): new $alu
  creating $alu model for $techmap\u2.$gt$ac97_soc.v:154$336 ($gt): new $alu
  creating $alu model for $techmap\u2.$lt$ac97_soc.v:124$314 ($lt): new $alu
  creating $alu model for $techmap\u12.$eq$ac97_wb_if.v:174$230 ($eq): merged with $techmap\u12.$lt$ac97_wb_if.v:157$202.
  creating $alu model for $techmap\u2.$eq$ac97_soc.v:136$324 ($eq): merged with $techmap\u2.$gt$ac97_soc.v:127$318.
  creating $alu model for $techmap\u2.$eq$ac97_soc.v:139$326 ($eq): merged with $techmap\u2.$gt$ac97_soc.v:148$332.
  creating $alu model for $techmap\u2.$eq$ac97_soc.v:142$328 ($eq): merged with $techmap\u2.$gt$ac97_soc.v:151$334.
  creating $alu model for $techmap\u2.$eq$ac97_soc.v:145$330 ($eq): merged with $techmap\u2.$gt$ac97_soc.v:154$336.
  creating $alu cell for $techmap\u2.$lt$ac97_soc.v:124$314: $auto$alumacc.cc:470:replace_alu$1024
  creating $alu cell for $techmap\u2.$gt$ac97_soc.v:154$336, $techmap\u2.$eq$ac97_soc.v:145$330: $auto$alumacc.cc:470:replace_alu$1035
  creating $alu cell for $techmap\u2.$gt$ac97_soc.v:151$334, $techmap\u2.$eq$ac97_soc.v:142$328: $auto$alumacc.cc:470:replace_alu$1046
  creating $alu cell for $techmap\u2.$gt$ac97_soc.v:148$332, $techmap\u2.$eq$ac97_soc.v:139$326: $auto$alumacc.cc:470:replace_alu$1053
  creating $alu cell for $techmap\u2.$gt$ac97_soc.v:127$318, $techmap\u2.$eq$ac97_soc.v:136$324: $auto$alumacc.cc:470:replace_alu$1060
  creating $alu cell for $techmap\u2.$gt$ac97_soc.v:124$313: $auto$alumacc.cc:470:replace_alu$1067
  creating $alu cell for $techmap\u16.u8.$lt$ac97_dma_req.v:100$368: $auto$alumacc.cc:470:replace_alu$1072
  creating $alu cell for $techmap\u16.u7.$lt$ac97_dma_req.v:100$368: $auto$alumacc.cc:470:replace_alu$1083
  creating $alu cell for $techmap\u16.u6.$lt$ac97_dma_req.v:100$368: $auto$alumacc.cc:470:replace_alu$1094
  creating $alu cell for $techmap\u16.u5.$lt$ac97_dma_req.v:100$368: $auto$alumacc.cc:470:replace_alu$1105
  creating $alu cell for $techmap\u16.u4.$lt$ac97_dma_req.v:100$368: $auto$alumacc.cc:470:replace_alu$1116
  creating $alu cell for $techmap\u16.u3.$lt$ac97_dma_req.v:100$368: $auto$alumacc.cc:470:replace_alu$1127
  creating $alu cell for $techmap\u16.u2.$lt$ac97_dma_req.v:100$368: $auto$alumacc.cc:470:replace_alu$1138
  creating $alu cell for $techmap\u16.u1.$lt$ac97_dma_req.v:100$368: $auto$alumacc.cc:470:replace_alu$1149
  creating $alu cell for $techmap\u16.u0.$lt$ac97_dma_req.v:100$368: $auto$alumacc.cc:470:replace_alu$1160
  creating $alu cell for $techmap\u12.$lt$ac97_wb_if.v:157$202, $techmap\u12.$eq$ac97_wb_if.v:174$230: $auto$alumacc.cc:470:replace_alu$1171
  creating $alu cell for $techmap\u10.$add$ac97_in_fifo.v:128$51: $auto$alumacc.cc:470:replace_alu$1182
  creating $alu cell for $techmap\u10.$add$ac97_in_fifo.v:128$52: $auto$alumacc.cc:470:replace_alu$1185
  creating $alu cell for $techmap\u10.$add$ac97_in_fifo.v:133$56: $auto$alumacc.cc:470:replace_alu$1188
  creating $alu cell for $techmap\u11.$add$ac97_in_fifo.v:128$51: $auto$alumacc.cc:470:replace_alu$1191
  creating $alu cell for $techmap\u11.$add$ac97_in_fifo.v:128$52: $auto$alumacc.cc:470:replace_alu$1194
  creating $alu cell for $techmap\u11.$add$ac97_in_fifo.v:133$56: $auto$alumacc.cc:470:replace_alu$1197
  creating $alu cell for $techmap\u8.$add$ac97_out_fifo.v:124$92: $auto$alumacc.cc:470:replace_alu$1200
  creating $alu cell for $techmap\u2.$add$ac97_soc.v:118$308: $auto$alumacc.cc:470:replace_alu$1203
  creating $alu cell for $techmap\u2.$add$ac97_soc.v:180$350: $auto$alumacc.cc:470:replace_alu$1206
  creating $alu cell for $techmap\u2.$add$ac97_soc.v:199$357: $auto$alumacc.cc:470:replace_alu$1209
  creating $alu cell for $techmap\u26.$add$ac97_rst.v:86$6: $auto$alumacc.cc:470:replace_alu$1212
  creating $alu cell for $techmap\u26.$add$ac97_rst.v:94$12: $auto$alumacc.cc:470:replace_alu$1215
  creating $alu cell for $techmap\u3.$add$ac97_out_fifo.v:119$88: $auto$alumacc.cc:470:replace_alu$1218
  creating $alu cell for $techmap\u3.$add$ac97_out_fifo.v:124$92: $auto$alumacc.cc:470:replace_alu$1221
  creating $alu cell for $techmap\u3.$add$ac97_out_fifo.v:126$95: $auto$alumacc.cc:470:replace_alu$1224
  creating $alu cell for $techmap\u9.$add$ac97_in_fifo.v:133$56: $auto$alumacc.cc:470:replace_alu$1227
  creating $alu cell for $techmap\u4.$add$ac97_out_fifo.v:119$88: $auto$alumacc.cc:470:replace_alu$1230
  creating $alu cell for $techmap\u4.$add$ac97_out_fifo.v:124$92: $auto$alumacc.cc:470:replace_alu$1233
  creating $alu cell for $techmap\u4.$add$ac97_out_fifo.v:126$95: $auto$alumacc.cc:470:replace_alu$1236
  creating $alu cell for $techmap\u9.$add$ac97_in_fifo.v:128$52: $auto$alumacc.cc:470:replace_alu$1239
  creating $alu cell for $techmap\u5.$add$ac97_out_fifo.v:119$88: $auto$alumacc.cc:470:replace_alu$1242
  creating $alu cell for $techmap\u5.$add$ac97_out_fifo.v:124$92: $auto$alumacc.cc:470:replace_alu$1245
  creating $alu cell for $techmap\u5.$add$ac97_out_fifo.v:126$95: $auto$alumacc.cc:470:replace_alu$1248
  creating $alu cell for $techmap\u9.$add$ac97_in_fifo.v:128$51: $auto$alumacc.cc:470:replace_alu$1251
  creating $alu cell for $techmap\u6.$add$ac97_out_fifo.v:119$88: $auto$alumacc.cc:470:replace_alu$1254
  creating $alu cell for $techmap\u6.$add$ac97_out_fifo.v:124$92: $auto$alumacc.cc:470:replace_alu$1257
  creating $alu cell for $techmap\u6.$add$ac97_out_fifo.v:126$95: $auto$alumacc.cc:470:replace_alu$1260
  creating $alu cell for $techmap\u7.$add$ac97_out_fifo.v:119$88: $auto$alumacc.cc:470:replace_alu$1263
  creating $alu cell for $techmap\u7.$add$ac97_out_fifo.v:124$92: $auto$alumacc.cc:470:replace_alu$1266
  creating $alu cell for $techmap\u7.$add$ac97_out_fifo.v:126$95: $auto$alumacc.cc:470:replace_alu$1269
  creating $alu cell for $techmap\u8.$add$ac97_out_fifo.v:126$95: $auto$alumacc.cc:470:replace_alu$1272
  creating $alu cell for $techmap\u8.$add$ac97_out_fifo.v:119$88: $auto$alumacc.cc:470:replace_alu$1275
  created 48 $alu and 9 $macc cells.

5.10. Executing SHARE pass (SAT-based resource sharing).
Found 6 cells in module ac97_top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\u8.$memrd$\mem$ac97_out_fifo.v:139$107 ($memrd):
    Found 3 activation_patterns using ctrl signal { \u13.occ1_r [8] \u22.re \u8.m16b $techmap\u8.$procmux$726_CMP }.
    No candidates found.
  Analyzing resource sharing options for $techmap\u7.$memrd$\mem$ac97_out_fifo.v:139$107 ($memrd):
    Found 3 activation_patterns using ctrl signal { \u13.occ1_r [0] \u21.re \u7.m16b $techmap\u7.$procmux$726_CMP }.
    No candidates found.
  Analyzing resource sharing options for $techmap\u6.$memrd$\mem$ac97_out_fifo.v:139$107 ($memrd):
    Found 3 activation_patterns using ctrl signal { \u13.occ0_r [24] \u20.re \u6.m16b $techmap\u6.$procmux$726_CMP }.
    No candidates found.
  Analyzing resource sharing options for $techmap\u5.$memrd$\mem$ac97_out_fifo.v:139$107 ($memrd):
    Found 3 activation_patterns using ctrl signal { \u13.occ0_r [16] \u19.re \u5.m16b $techmap\u5.$procmux$726_CMP }.
    No candidates found.
  Analyzing resource sharing options for $techmap\u4.$memrd$\mem$ac97_out_fifo.v:139$107 ($memrd):
    Found 3 activation_patterns using ctrl signal { \u13.occ0_r [8] \u18.re \u4.m16b $techmap\u4.$procmux$726_CMP }.
    No candidates found.
  Analyzing resource sharing options for $techmap\u3.$memrd$\mem$ac97_out_fifo.v:139$107 ($memrd):
    Found 3 activation_patterns using ctrl signal { \u13.occ0_r [0] \u17.re \u3.m16b $techmap\u3.$procmux$726_CMP }.
    No candidates found.

5.11. Executing OPT pass (performing simple optimizations).

5.11.1. Executing OPT_EXPR pass (perform const folding).

5.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
  Cell `$techmap\u4.$procdff$908' is identical to cell `$techmap\u3.$procdff$908'.
    Redirecting output \Q: $techmap\u4.$memwr$\mem$ac97_out_fifo.v:155$84_DATA = $techmap\u3.$memwr$\mem$ac97_out_fifo.v:155$84_DATA
    Removing $dff cell `$techmap\u4.$procdff$908' from module `\ac97_top'.
  Cell `$techmap\u5.$procdff$908' is identical to cell `$techmap\u3.$procdff$908'.
    Redirecting output \Q: $techmap\u5.$memwr$\mem$ac97_out_fifo.v:155$84_DATA = $techmap\u3.$memwr$\mem$ac97_out_fifo.v:155$84_DATA
    Removing $dff cell `$techmap\u5.$procdff$908' from module `\ac97_top'.
  Cell `$techmap\u6.$procdff$908' is identical to cell `$techmap\u3.$procdff$908'.
    Redirecting output \Q: $techmap\u6.$memwr$\mem$ac97_out_fifo.v:155$84_DATA = $techmap\u3.$memwr$\mem$ac97_out_fifo.v:155$84_DATA
    Removing $dff cell `$techmap\u6.$procdff$908' from module `\ac97_top'.
  Cell `$techmap\u7.$procdff$908' is identical to cell `$techmap\u3.$procdff$908'.
    Redirecting output \Q: $techmap\u7.$memwr$\mem$ac97_out_fifo.v:155$84_DATA = $techmap\u3.$memwr$\mem$ac97_out_fifo.v:155$84_DATA
    Removing $dff cell `$techmap\u7.$procdff$908' from module `\ac97_top'.
  Cell `$techmap\u8.$procdff$908' is identical to cell `$techmap\u3.$procdff$908'.
    Redirecting output \Q: $techmap\u8.$memwr$\mem$ac97_out_fifo.v:155$84_DATA = $techmap\u3.$memwr$\mem$ac97_out_fifo.v:155$84_DATA
    Removing $dff cell `$techmap\u8.$procdff$908' from module `\ac97_top'.
Removed a total of 5 cells.

5.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ac97_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\u0.$procmux$652 (pure)
    Root of a mux tree: $techmap\u0.$procmux$655 (pure)
    Root of a mux tree: $techmap\u0.$procmux$658 (pure)
    Root of a mux tree: $techmap\u0.$procmux$661 (pure)
    Root of a mux tree: $techmap\u0.$procmux$664 (pure)
    Root of a mux tree: $techmap\u0.$procmux$667 (pure)
    Root of a mux tree: $techmap\u0.$procmux$670 (pure)
    Root of a mux tree: $techmap\u0.$procmux$673 (pure)
    Root of a mux tree: $techmap\u0.$procmux$676 (pure)
    Root of a mux tree: $techmap\u0.$procmux$679 (pure)
    Root of a mux tree: $techmap\u0.$procmux$682 (pure)
    Root of a mux tree: $techmap\u0.$procmux$685 (pure)
    Root of a mux tree: $techmap\u1.$procmux$697 (pure)
    Root of a mux tree: $techmap\u1.$procmux$700 (pure)
    Root of a mux tree: $techmap\u1.$procmux$703 (pure)
    Root of a mux tree: $techmap\u1.$procmux$706 (pure)
    Root of a mux tree: $techmap\u1.$procmux$709 (pure)
    Root of a mux tree: $techmap\u1.$procmux$712 (pure)
    Root of a mux tree: $techmap\u10.$procmux$749 (pure)
    Root of a mux tree: $techmap\u10.$procmux$758 (pure)
    Root of a mux tree: $techmap\u10.$procmux$762 (pure)
    Root of a mux tree: $techmap\u10.$procmux$768 (pure)
    Root of a mux tree: $techmap\u10.$procmux$774 (pure)
    Root of a mux tree: $techmap\u10.$ternary$ac97_in_fifo.v:139$63 (pure)
    Root of a mux tree: $techmap\u11.$procmux$749 (pure)
    Root of a mux tree: $techmap\u11.$procmux$758 (pure)
    Root of a mux tree: $techmap\u11.$procmux$762 (pure)
    Root of a mux tree: $techmap\u11.$procmux$768 (pure)
    Root of a mux tree: $techmap\u11.$procmux$774 (pure)
    Root of a mux tree: $techmap\u11.$ternary$ac97_in_fifo.v:139$63 (pure)
    Root of a mux tree: $techmap\u12.$procmux$633 (pure)
    Root of a mux tree: $techmap\u13.$procmux$595 (pure)
    Root of a mux tree: $techmap\u13.$procmux$610 (pure)
    Root of a mux tree: $techmap\u13.$procmux$613 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$851.$procmux$972 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$852.$procmux$972 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$854.$procmux$979 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$855.$procmux$986 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$856.$procmux$965 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$857.$procmux$979 (pure)
    Root of a mux tree: $techmap\u14.$procmux$627 (pure)
    Root of a mux tree: $techmap\u14.$procmux$630 (pure)
    Root of a mux tree: $techmap\u14.u0.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u0.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u1.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u1.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u2.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u2.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u3.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u3.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u4.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u4.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u5.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u5.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u6.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u6.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u7.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u7.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u8.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u8.$procmux$694 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$927.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$928.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$929.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$930.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$931.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$933.$procmux$965 (pure)
    Root of a mux tree: $techmap\u16.u0.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u0.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u1.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u1.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u2.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u2.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u3.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u3.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u4.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u4.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u5.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u5.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u6.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u6.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u7.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u7.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u8.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u8.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u17.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u17.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u17.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u18.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u18.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u18.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u19.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u19.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u19.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u2.$procmux$400 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$831.$procmux$958 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$832.$procmux$944 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$849.$procmux$993 (pure)
    Root of a mux tree: $techmap\u20.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u20.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u20.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u21.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u21.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u21.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u22.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u22.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u22.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u23.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u23.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u23.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u24.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u24.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u24.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u25.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u25.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u25.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$934.$procmux$944 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$935.$procmux$951 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$936.$procmux$958 (pure)
    Root of a mux tree: $techmap\u3.$procmux$715 (pure)
    Root of a mux tree: $techmap\u3.$procmux$731 (pure)
    Root of a mux tree: $techmap\u3.$procmux$740 (pure)
    Root of a mux tree: $techmap\u3.$procmux$746 (pure)
    Root of a mux tree: $techmap\u3.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u4.$procmux$715 (pure)
    Root of a mux tree: $techmap\u4.$procmux$731 (pure)
    Root of a mux tree: $techmap\u4.$procmux$740 (pure)
    Root of a mux tree: $techmap\u4.$procmux$746 (pure)
    Root of a mux tree: $techmap\u4.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u5.$procmux$715 (pure)
    Root of a mux tree: $techmap\u5.$procmux$731 (pure)
    Root of a mux tree: $techmap\u5.$procmux$740 (pure)
    Root of a mux tree: $techmap\u5.$procmux$746 (pure)
    Root of a mux tree: $techmap\u5.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u6.$procmux$715 (pure)
    Root of a mux tree: $techmap\u6.$procmux$731 (pure)
    Root of a mux tree: $techmap\u6.$procmux$740 (pure)
    Root of a mux tree: $techmap\u6.$procmux$746 (pure)
    Root of a mux tree: $techmap\u6.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u7.$procmux$715 (pure)
    Root of a mux tree: $techmap\u7.$procmux$731 (pure)
    Root of a mux tree: $techmap\u7.$procmux$740 (pure)
    Root of a mux tree: $techmap\u7.$procmux$746 (pure)
    Root of a mux tree: $techmap\u7.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u8.$procmux$715 (pure)
    Root of a mux tree: $techmap\u8.$procmux$731 (pure)
    Root of a mux tree: $techmap\u8.$procmux$740 (pure)
    Root of a mux tree: $techmap\u8.$procmux$746 (pure)
    Root of a mux tree: $techmap\u8.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u9.$procmux$749 (pure)
    Root of a mux tree: $techmap\u0.$procmux$649 (pure)
    Root of a mux tree: $techmap\u9.$procmux$758 (pure)
    Root of a mux tree: $techmap\u9.$procmux$762 (pure)
    Root of a mux tree: $techmap\u9.$procmux$768 (pure)
    Root of a mux tree: $techmap\u9.$procmux$774 (pure)
    Root of a mux tree: $techmap\u9.$ternary$ac97_in_fifo.v:139$63 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ac97_top.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1174: { $auto$alumacc.cc:483:replace_alu$1172 [0] $auto$alumacc.cc:483:replace_alu$1172 [1] $auto$alumacc.cc:483:replace_alu$1172 [2] $auto$alumacc.cc:483:replace_alu$1172 [3] $auto$alumacc.cc:483:replace_alu$1172 [4] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1051: { $auto$alumacc.cc:483:replace_alu$1047 [0] $auto$alumacc.cc:483:replace_alu$1047 [1] $auto$alumacc.cc:483:replace_alu$1047 [2] $auto$alumacc.cc:483:replace_alu$1047 [3] $auto$alumacc.cc:483:replace_alu$1047 [4] $auto$alumacc.cc:483:replace_alu$1047 [5] $auto$alumacc.cc:483:replace_alu$1047 [6] $auto$alumacc.cc:483:replace_alu$1047 [7] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1058: { $auto$alumacc.cc:483:replace_alu$1054 [0] $auto$alumacc.cc:483:replace_alu$1054 [1] $auto$alumacc.cc:483:replace_alu$1054 [2] $auto$alumacc.cc:483:replace_alu$1054 [3] $auto$alumacc.cc:483:replace_alu$1054 [4] $auto$alumacc.cc:483:replace_alu$1054 [5] $auto$alumacc.cc:483:replace_alu$1054 [6] $auto$alumacc.cc:483:replace_alu$1054 [7] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1065: { $auto$alumacc.cc:483:replace_alu$1061 [0] $auto$alumacc.cc:483:replace_alu$1061 [1] $auto$alumacc.cc:483:replace_alu$1061 [2] $auto$alumacc.cc:483:replace_alu$1061 [3] $auto$alumacc.cc:483:replace_alu$1061 [4] $auto$alumacc.cc:483:replace_alu$1061 [5] $auto$alumacc.cc:483:replace_alu$1061 [6] $auto$alumacc.cc:483:replace_alu$1061 [7] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1027: { $auto$alumacc.cc:483:replace_alu$1025 [0] $auto$alumacc.cc:483:replace_alu$1025 [1] $auto$alumacc.cc:483:replace_alu$1025 [2] $auto$alumacc.cc:483:replace_alu$1025 [3] $auto$alumacc.cc:483:replace_alu$1025 [4] $auto$alumacc.cc:483:replace_alu$1025 [5] $auto$alumacc.cc:483:replace_alu$1025 [6] $auto$alumacc.cc:483:replace_alu$1025 [7] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1038: { $auto$alumacc.cc:483:replace_alu$1036 [0] $auto$alumacc.cc:483:replace_alu$1036 [1] $auto$alumacc.cc:483:replace_alu$1036 [2] $auto$alumacc.cc:483:replace_alu$1036 [3] $auto$alumacc.cc:483:replace_alu$1036 [4] $auto$alumacc.cc:483:replace_alu$1036 [5] $auto$alumacc.cc:483:replace_alu$1036 [6] $auto$alumacc.cc:483:replace_alu$1036 [7] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1075: { $auto$alumacc.cc:483:replace_alu$1073 [0] $auto$alumacc.cc:483:replace_alu$1073 [1] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1086: { $auto$alumacc.cc:483:replace_alu$1084 [0] $auto$alumacc.cc:483:replace_alu$1084 [1] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1097: { $auto$alumacc.cc:483:replace_alu$1095 [0] $auto$alumacc.cc:483:replace_alu$1095 [1] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1108: { $auto$alumacc.cc:483:replace_alu$1106 [0] $auto$alumacc.cc:483:replace_alu$1106 [1] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1119: { $auto$alumacc.cc:483:replace_alu$1117 [0] $auto$alumacc.cc:483:replace_alu$1117 [1] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1130: { $auto$alumacc.cc:483:replace_alu$1128 [0] $auto$alumacc.cc:483:replace_alu$1128 [1] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1141: { $auto$alumacc.cc:483:replace_alu$1139 [0] $auto$alumacc.cc:483:replace_alu$1139 [1] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1152: { $auto$alumacc.cc:483:replace_alu$1150 [0] $auto$alumacc.cc:483:replace_alu$1150 [1] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1163: { $auto$alumacc.cc:483:replace_alu$1161 [0] $auto$alumacc.cc:483:replace_alu$1161 [1] }
  Optimizing cells in module \ac97_top.
Performed a total of 15 changes.

5.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.11.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..
  removing unused `$sub' cell `$techmap\u3.$sub$ac97_out_fifo.v:129$97'.
  removing unused `$sub' cell `$techmap\u4.$sub$ac97_out_fifo.v:129$97'.
  removing unused `$sub' cell `$techmap\u5.$sub$ac97_out_fifo.v:129$97'.
  removing unused `$sub' cell `$techmap\u6.$sub$ac97_out_fifo.v:129$97'.
  removing unused `$sub' cell `$techmap\u7.$sub$ac97_out_fifo.v:129$97'.
  removing unused `$sub' cell `$techmap\u8.$sub$ac97_out_fifo.v:129$97'.
  removing unused `$sub' cell `$techmap\u10.$sub$ac97_in_fifo.v:136$58'.
  removing unused `$sub' cell `$techmap\u11.$sub$ac97_in_fifo.v:136$58'.
  removing unused `$sub' cell `$techmap\u9.$sub$ac97_in_fifo.v:136$58'.

5.11.8. Executing OPT_EXPR pass (perform const folding).

5.11.9. Rerunning OPT passes. (Maybe there is more to do..)

5.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ac97_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\u0.$procmux$649 (pure)
    Root of a mux tree: $techmap\u0.$procmux$652 (pure)
    Root of a mux tree: $techmap\u0.$procmux$655 (pure)
    Root of a mux tree: $techmap\u0.$procmux$658 (pure)
    Root of a mux tree: $techmap\u0.$procmux$661 (pure)
    Root of a mux tree: $techmap\u0.$procmux$664 (pure)
    Root of a mux tree: $techmap\u0.$procmux$667 (pure)
    Root of a mux tree: $techmap\u0.$procmux$670 (pure)
    Root of a mux tree: $techmap\u0.$procmux$673 (pure)
    Root of a mux tree: $techmap\u0.$procmux$676 (pure)
    Root of a mux tree: $techmap\u0.$procmux$679 (pure)
    Root of a mux tree: $techmap\u0.$procmux$682 (pure)
    Root of a mux tree: $techmap\u0.$procmux$685 (pure)
    Root of a mux tree: $techmap\u1.$procmux$697 (pure)
    Root of a mux tree: $techmap\u1.$procmux$700 (pure)
    Root of a mux tree: $techmap\u1.$procmux$703 (pure)
    Root of a mux tree: $techmap\u1.$procmux$706 (pure)
    Root of a mux tree: $techmap\u1.$procmux$709 (pure)
    Root of a mux tree: $techmap\u1.$procmux$712 (pure)
    Root of a mux tree: $techmap\u10.$procmux$749 (pure)
    Root of a mux tree: $techmap\u10.$procmux$758 (pure)
    Root of a mux tree: $techmap\u10.$procmux$762 (pure)
    Root of a mux tree: $techmap\u10.$procmux$768 (pure)
    Root of a mux tree: $techmap\u10.$procmux$774 (pure)
    Root of a mux tree: $techmap\u10.$ternary$ac97_in_fifo.v:139$63 (pure)
    Root of a mux tree: $techmap\u11.$procmux$749 (pure)
    Root of a mux tree: $techmap\u11.$procmux$758 (pure)
    Root of a mux tree: $techmap\u11.$procmux$762 (pure)
    Root of a mux tree: $techmap\u11.$procmux$768 (pure)
    Root of a mux tree: $techmap\u11.$procmux$774 (pure)
    Root of a mux tree: $techmap\u11.$ternary$ac97_in_fifo.v:139$63 (pure)
    Root of a mux tree: $techmap\u12.$procmux$633 (pure)
    Root of a mux tree: $techmap\u13.$procmux$595 (pure)
    Root of a mux tree: $techmap\u13.$procmux$610 (pure)
    Root of a mux tree: $techmap\u13.$procmux$613 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$851.$procmux$972 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$852.$procmux$972 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$854.$procmux$979 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$855.$procmux$986 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$856.$procmux$965 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$857.$procmux$979 (pure)
    Root of a mux tree: $techmap\u14.$procmux$627 (pure)
    Root of a mux tree: $techmap\u14.$procmux$630 (pure)
    Root of a mux tree: $techmap\u14.u0.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u0.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u1.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u1.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u2.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u2.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u3.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u3.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u4.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u4.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u5.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u5.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u6.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u6.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u7.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u7.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u8.$procmux$691 (pure)
    Root of a mux tree: $techmap\u14.u8.$procmux$694 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$927.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$928.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$929.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$930.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$931.$procmux$958 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$933.$procmux$965 (pure)
    Root of a mux tree: $techmap\u16.u0.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u0.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u1.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u1.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u2.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u2.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u3.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u3.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u4.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u4.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u5.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u5.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u6.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u6.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u7.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u7.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u16.u8.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u8.$techmap$procdff$828.$procmux$958 (pure)
    Root of a mux tree: $techmap\u17.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u17.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u17.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u18.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u18.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u18.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u19.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u19.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u19.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u2.$procmux$400 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$831.$procmux$958 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$832.$procmux$944 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$849.$procmux$993 (pure)
    Root of a mux tree: $techmap\u20.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u20.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u20.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u21.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u21.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u21.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u22.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u22.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u22.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u23.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u23.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u23.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u24.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u24.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u24.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u25.$techmap$procdff$880.$procmux$958 (pure)
    Root of a mux tree: $techmap\u25.$techmap$procdff$881.$procmux$958 (pure)
    Root of a mux tree: $techmap\u25.$techmap$procdff$882.$procmux$958 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$934.$procmux$944 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$935.$procmux$951 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$936.$procmux$958 (pure)
    Root of a mux tree: $techmap\u3.$procmux$715 (pure)
    Root of a mux tree: $techmap\u3.$procmux$731 (pure)
    Root of a mux tree: $techmap\u3.$procmux$740 (pure)
    Root of a mux tree: $techmap\u3.$procmux$746 (pure)
    Root of a mux tree: $techmap\u3.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u4.$procmux$715 (pure)
    Root of a mux tree: $techmap\u4.$procmux$731 (pure)
    Root of a mux tree: $techmap\u4.$procmux$740 (pure)
    Root of a mux tree: $techmap\u4.$procmux$746 (pure)
    Root of a mux tree: $techmap\u4.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u5.$procmux$715 (pure)
    Root of a mux tree: $techmap\u5.$procmux$731 (pure)
    Root of a mux tree: $techmap\u5.$procmux$740 (pure)
    Root of a mux tree: $techmap\u5.$procmux$746 (pure)
    Root of a mux tree: $techmap\u5.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u6.$procmux$715 (pure)
    Root of a mux tree: $techmap\u6.$procmux$731 (pure)
    Root of a mux tree: $techmap\u6.$procmux$740 (pure)
    Root of a mux tree: $techmap\u6.$procmux$746 (pure)
    Root of a mux tree: $techmap\u6.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u7.$procmux$715 (pure)
    Root of a mux tree: $techmap\u7.$procmux$731 (pure)
    Root of a mux tree: $techmap\u7.$procmux$740 (pure)
    Root of a mux tree: $techmap\u7.$procmux$746 (pure)
    Root of a mux tree: $techmap\u7.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u8.$procmux$715 (pure)
    Root of a mux tree: $techmap\u8.$procmux$731 (pure)
    Root of a mux tree: $techmap\u8.$procmux$740 (pure)
    Root of a mux tree: $techmap\u8.$procmux$746 (pure)
    Root of a mux tree: $techmap\u8.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u9.$procmux$749 (pure)
    Root of a mux tree: $techmap\u9.$procmux$758 (pure)
    Root of a mux tree: $techmap\u9.$procmux$762 (pure)
    Root of a mux tree: $techmap\u9.$procmux$768 (pure)
    Root of a mux tree: $techmap\u9.$procmux$774 (pure)
    Root of a mux tree: $techmap\u9.$ternary$ac97_in_fifo.v:139$63 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ac97_top.
Performed a total of 0 changes.

5.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.11.13. Executing OPT_RMDFF pass (remove dff with constant values).

5.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.11.15. Executing OPT_EXPR pass (perform const folding).

5.11.16. Finished OPT passes. (There is nothing left to do.)

5.12. Executing FSM pass (extract and optimize FSM).

5.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ac97_top.$techmap\u10.$memwr$\mem$ac97_in_fifo.v:160$47_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking ac97_top.$techmap\u11.$memwr$\mem$ac97_in_fifo.v:160$47_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking ac97_top.$techmap\u3.$memwr$\mem$ac97_out_fifo.v:155$84_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking ac97_top.$techmap\u4.$memwr$\mem$ac97_out_fifo.v:155$84_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking ac97_top.$techmap\u5.$memwr$\mem$ac97_out_fifo.v:155$84_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking ac97_top.$techmap\u6.$memwr$\mem$ac97_out_fifo.v:155$84_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking ac97_top.$techmap\u7.$memwr$\mem$ac97_out_fifo.v:155$84_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking ac97_top.$techmap\u8.$memwr$\mem$ac97_out_fifo.v:155$84_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking ac97_top.$techmap\u9.$memwr$\mem$ac97_in_fifo.v:160$47_EN as FSM state register:
    Users of register don't seem to benefit from recoding.

5.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.13. Executing OPT pass (performing simple optimizations).

5.13.1. Executing OPT_EXPR pass (perform const folding).

5.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.13.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.13.5. Finished fast OPT passes.

5.14. Executing MEMORY pass.

5.14.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\u10.$memwr$\mem$ac97_in_fifo.v:160$83' in module `\ac97_top': merged $dff to cell.
Checking cell `$techmap\u11.$memwr$\mem$ac97_in_fifo.v:160$83' in module `\ac97_top': merged $dff to cell.
Checking cell `$techmap\u3.$memwr$\mem$ac97_out_fifo.v:155$115' in module `\ac97_top': merged $dff to cell.
Checking cell `$techmap\u4.$memwr$\mem$ac97_out_fifo.v:155$115' in module `\ac97_top': merged $dff to cell.
Checking cell `$techmap\u5.$memwr$\mem$ac97_out_fifo.v:155$115' in module `\ac97_top': merged $dff to cell.
Checking cell `$techmap\u6.$memwr$\mem$ac97_out_fifo.v:155$115' in module `\ac97_top': merged $dff to cell.
Checking cell `$techmap\u7.$memwr$\mem$ac97_out_fifo.v:155$115' in module `\ac97_top': merged $dff to cell.
Checking cell `$techmap\u8.$memwr$\mem$ac97_out_fifo.v:155$115' in module `\ac97_top': merged $dff to cell.
Checking cell `$techmap\u9.$memwr$\mem$ac97_in_fifo.v:160$83' in module `\ac97_top': merged $dff to cell.
Checking cell `$techmap\u10.$memrd$\mem$ac97_in_fifo.v:146$70' in module `\ac97_top': merged data $dff to cell.
Checking cell `$techmap\u11.$memrd$\mem$ac97_in_fifo.v:146$70' in module `\ac97_top': merged data $dff to cell.
Checking cell `$techmap\u3.$memrd$\mem$ac97_out_fifo.v:139$107' in module `\ac97_top': merged address $dff to cell.
Checking cell `$techmap\u4.$memrd$\mem$ac97_out_fifo.v:139$107' in module `\ac97_top': merged address $dff to cell.
Checking cell `$techmap\u5.$memrd$\mem$ac97_out_fifo.v:139$107' in module `\ac97_top': merged address $dff to cell.
Checking cell `$techmap\u6.$memrd$\mem$ac97_out_fifo.v:139$107' in module `\ac97_top': merged address $dff to cell.
Checking cell `$techmap\u7.$memrd$\mem$ac97_out_fifo.v:139$107' in module `\ac97_top': merged address $dff to cell.
Checking cell `$techmap\u8.$memrd$\mem$ac97_out_fifo.v:139$107' in module `\ac97_top': merged address $dff to cell.
Checking cell `$techmap\u9.$memrd$\mem$ac97_in_fifo.v:146$70' in module `\ac97_top': merged data $dff to cell.

5.14.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..
  removing unused `$dff' cell `$techmap\u3.$procdff$909'.
  removing unused `$dff' cell `$techmap\u3.$procdff$908'.
  removing unused `$dff' cell `$techmap\u3.$procdff$907'.
  removing unused `$dff' cell `$techmap\u4.$procdff$909'.
  removing unused `$dff' cell `$techmap\u4.$procdff$907'.
  removing unused `$dff' cell `$techmap\u5.$procdff$909'.
  removing unused `$dff' cell `$techmap\u5.$procdff$907'.
  removing unused `$dff' cell `$techmap\u6.$procdff$909'.
  removing unused `$dff' cell `$techmap\u6.$procdff$907'.
  removing unused `$dff' cell `$techmap\u7.$procdff$909'.
  removing unused `$dff' cell `$techmap\u7.$procdff$907'.
  removing unused `$dff' cell `$techmap\u8.$procdff$909'.
  removing unused `$dff' cell `$techmap\u8.$procdff$907'.
  removing unused `$dff' cell `$techmap\u10.$procdff$919'.
  removing unused `$dff' cell `$techmap\u10.$procdff$917'.
  removing unused `$dff' cell `$techmap\u10.$procdff$916'.
  removing unused `$dff' cell `$techmap\u10.$procdff$915'.
  removing unused `$dff' cell `$techmap\u11.$procdff$919'.
  removing unused `$dff' cell `$techmap\u11.$procdff$917'.
  removing unused `$dff' cell `$techmap\u11.$procdff$916'.
  removing unused `$dff' cell `$techmap\u11.$procdff$915'.
  removing unused `$dff' cell `$techmap\u9.$procdff$919'.
  removing unused `$dff' cell `$techmap\u9.$procdff$917'.
  removing unused `$dff' cell `$techmap\u9.$procdff$916'.
  removing unused `$dff' cell `$techmap\u9.$procdff$915'.

5.14.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.14.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\u10.mem' in module `\ac97_top':
  $techmap\u10.$memwr$\mem$ac97_in_fifo.v:160$83 ($memwr)
  $techmap\u10.$memrd$\mem$ac97_in_fifo.v:146$70 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u11.mem' in module `\ac97_top':
  $techmap\u11.$memwr$\mem$ac97_in_fifo.v:160$83 ($memwr)
  $techmap\u11.$memrd$\mem$ac97_in_fifo.v:146$70 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u3.mem' in module `\ac97_top':
  $techmap\u3.$memwr$\mem$ac97_out_fifo.v:155$115 ($memwr)
  $techmap\u3.$memrd$\mem$ac97_out_fifo.v:139$107 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u4.mem' in module `\ac97_top':
  $techmap\u4.$memwr$\mem$ac97_out_fifo.v:155$115 ($memwr)
  $techmap\u4.$memrd$\mem$ac97_out_fifo.v:139$107 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u5.mem' in module `\ac97_top':
  $techmap\u5.$memwr$\mem$ac97_out_fifo.v:155$115 ($memwr)
  $techmap\u5.$memrd$\mem$ac97_out_fifo.v:139$107 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u6.mem' in module `\ac97_top':
  $techmap\u6.$memwr$\mem$ac97_out_fifo.v:155$115 ($memwr)
  $techmap\u6.$memrd$\mem$ac97_out_fifo.v:139$107 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u7.mem' in module `\ac97_top':
  $techmap\u7.$memwr$\mem$ac97_out_fifo.v:155$115 ($memwr)
  $techmap\u7.$memrd$\mem$ac97_out_fifo.v:139$107 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u8.mem' in module `\ac97_top':
  $techmap\u8.$memwr$\mem$ac97_out_fifo.v:155$115 ($memwr)
  $techmap\u8.$memrd$\mem$ac97_out_fifo.v:139$107 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u9.mem' in module `\ac97_top':
  $techmap\u9.$memwr$\mem$ac97_in_fifo.v:160$83 ($memwr)
  $techmap\u9.$memrd$\mem$ac97_in_fifo.v:146$70 ($memrd)

5.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.16. Executing OPT pass (performing simple optimizations).

5.16.1. Executing OPT_EXPR pass (perform const folding).
Replacing $mux cell `$techmap\u3.$procmux$715' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u3.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [31] = \u12.o3_we'.
Replacing $mux cell `$techmap\u4.$procmux$715' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u4.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [31] = \u12.o4_we'.
Replacing $mux cell `$techmap\u5.$procmux$715' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u5.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [31] = \u12.o6_we'.
Replacing $mux cell `$techmap\u6.$procmux$715' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u6.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [31] = \u12.o7_we'.
Replacing $mux cell `$techmap\u7.$procmux$715' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u7.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [31] = \u12.o8_we'.
Replacing $mux cell `$techmap\u8.$procmux$715' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u8.$0$memwr$\mem$ac97_out_fifo.v:155$84_EN[31:0]$114 [31] = \u12.o9_we'.
Replacing $mux cell `$techmap\u10.$procmux$749' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u10.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [31] = $techmap\u10.$and$ac97_in_fifo.v:160$82_Y'.
Replacing $mux cell `$techmap\u11.$procmux$749' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u11.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [31] = $techmap\u11.$and$ac97_in_fifo.v:160$82_Y'.
Replacing $mux cell `$techmap\u9.$procmux$749' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u9.$0$memwr$\mem$ac97_in_fifo.v:160$47_EN[31:0]$78 [31] = $techmap\u9.$and$ac97_in_fifo.v:160$82_Y'.
Replacing $mux cell `$techmap\u17.$procmux$641' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u17.$0\int_set[1:1] = $techmap\u17.$and$ac97_int.v:115$177_Y'.
Replacing $mux cell `$techmap\u17.$procmux$638' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u17.$0\int_set[2:2] = $techmap\u17.$and$ac97_int.v:121$180_Y'.
Replacing $mux cell `$techmap\u18.$procmux$641' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u18.$0\int_set[1:1] = $techmap\u18.$and$ac97_int.v:115$177_Y'.
Replacing $mux cell `$techmap\u18.$procmux$638' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u18.$0\int_set[2:2] = $techmap\u18.$and$ac97_int.v:121$180_Y'.
Replacing $mux cell `$techmap\u19.$procmux$641' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u19.$0\int_set[1:1] = $techmap\u19.$and$ac97_int.v:115$177_Y'.
Replacing $mux cell `$techmap\u19.$procmux$638' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u19.$0\int_set[2:2] = $techmap\u19.$and$ac97_int.v:121$180_Y'.
Replacing $mux cell `$techmap\u20.$procmux$641' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u20.$0\int_set[1:1] = $techmap\u20.$and$ac97_int.v:115$177_Y'.
Replacing $mux cell `$techmap\u20.$procmux$638' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u20.$0\int_set[2:2] = $techmap\u20.$and$ac97_int.v:121$180_Y'.
Replacing $mux cell `$techmap\u21.$procmux$641' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u21.$0\int_set[1:1] = $techmap\u21.$and$ac97_int.v:115$177_Y'.
Replacing $mux cell `$techmap\u21.$procmux$638' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u21.$0\int_set[2:2] = $techmap\u21.$and$ac97_int.v:121$180_Y'.
Replacing $mux cell `$techmap\u22.$procmux$641' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u22.$0\int_set[1:1] = $techmap\u22.$and$ac97_int.v:115$177_Y'.
Replacing $mux cell `$techmap\u22.$procmux$638' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u22.$0\int_set[2:2] = $techmap\u22.$and$ac97_int.v:121$180_Y'.
Replacing $mux cell `$techmap\u23.$procmux$641' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u23.$0\int_set[1:1] = $techmap\u23.$and$ac97_int.v:115$177_Y'.
Replacing $mux cell `$techmap\u23.$procmux$638' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u23.$0\int_set[2:2] = $techmap\u23.$and$ac97_int.v:121$180_Y'.
Replacing $mux cell `$techmap\u24.$procmux$641' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u24.$0\int_set[1:1] = $techmap\u24.$and$ac97_int.v:115$177_Y'.
Replacing $mux cell `$techmap\u24.$procmux$638' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u24.$0\int_set[2:2] = $techmap\u24.$and$ac97_int.v:121$180_Y'.
Replacing $mux cell `$techmap\u25.$procmux$641' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u25.$0\int_set[1:1] = $techmap\u25.$and$ac97_int.v:115$177_Y'.
Replacing $mux cell `$techmap\u25.$procmux$638' (mux_bool) in module `\ac97_top' with constant driver `$techmap\u25.$0\int_set[2:2] = $techmap\u25.$and$ac97_int.v:121$180_Y'.
Replacing $mux cell `$techmap\u10.$ternary$ac97_in_fifo.v:139$63' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u11.$ternary$ac97_in_fifo.v:139$63' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u15.$procmux$804' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u15.$techmap$procdff$931.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u15.$procmux$798' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u15.$techmap$procdff$930.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u15.$procmux$789' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u15.$procmux$792' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u15.$techmap$procdff$929.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u15.$procmux$786' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u15.$techmap$procdff$928.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u15.$procmux$780' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u15.$techmap$procdff$927.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u9.$ternary$ac97_in_fifo.v:139$63' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u17.$techmap$procdff$882.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u17.$techmap$procdff$881.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u17.$techmap$procdff$880.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u18.$techmap$procdff$882.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u18.$techmap$procdff$881.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u18.$techmap$procdff$880.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u19.$techmap$procdff$882.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u19.$techmap$procdff$881.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u19.$techmap$procdff$880.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u20.$techmap$procdff$882.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u20.$techmap$procdff$881.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u20.$techmap$procdff$880.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u21.$techmap$procdff$882.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u21.$techmap$procdff$881.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u21.$techmap$procdff$880.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u22.$techmap$procdff$882.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u22.$techmap$procdff$881.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u22.$techmap$procdff$880.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u23.$techmap$procdff$882.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u23.$techmap$procdff$881.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u23.$techmap$procdff$880.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u24.$techmap$procdff$882.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u24.$techmap$procdff$881.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u24.$techmap$procdff$880.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u25.$techmap$procdff$882.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u25.$techmap$procdff$881.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u25.$techmap$procdff$880.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u13.$procmux$586' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$580' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$574' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$568' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$562' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$556' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$550' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$544' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$538' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$532' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$526' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$520' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$514' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$508' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$502' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$496' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$490' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$484' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$478' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$472' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$466' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$460' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$454' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$448' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$442' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$436' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$430' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$424' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$418' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u13.$procmux$613' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u13.$procmux$610' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u26.$procmux$819' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u26.$techmap$procdff$936.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u2.$procmux$403' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u2.$techmap$procdff$831.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u14.u8.$procmux$691' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u14.u7.$procmux$691' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u14.u6.$procmux$691' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u14.u5.$procmux$691' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u14.u4.$procmux$691' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u14.u3.$procmux$691' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u14.u2.$procmux$691' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u14.u1.$procmux$691' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u14.u0.$procmux$691' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u16.u7.$procmux$389' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u16.u7.$techmap$procdff$828.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u16.u8.$procmux$389' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u16.u8.$techmap$procdff$828.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u16.u6.$procmux$389' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u16.u6.$techmap$procdff$828.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u16.u5.$procmux$389' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u16.u5.$techmap$procdff$828.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u16.u4.$procmux$389' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u16.u4.$techmap$procdff$828.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u16.u3.$procmux$389' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u16.u3.$techmap$procdff$828.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u16.u2.$procmux$389' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u16.u2.$techmap$procdff$828.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u16.u1.$procmux$389' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u16.u1.$techmap$procdff$828.$procmux$958' in module `ac97_top' with and-gate.
Replacing $mux cell `$techmap\u16.u0.$procmux$389' in module `ac97_top' with or-gate.
Replacing $mux cell `$techmap\u16.u0.$techmap$procdff$828.$procmux$958' in module `ac97_top' with and-gate.

5.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.16.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.16.5. Finished fast OPT passes.

5.17. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \u10.mem in module \ac97_top:
  created 4 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory cell \u11.mem in module \ac97_top:
  created 4 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory cell \u3.mem in module \ac97_top:
  created 4 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory cell \u4.mem in module \ac97_top:
  created 4 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory cell \u5.mem in module \ac97_top:
  created 4 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory cell \u6.mem in module \ac97_top:
  created 4 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory cell \u7.mem in module \ac97_top:
  created 4 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory cell \u8.mem in module \ac97_top:
  created 4 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory cell \u9.mem in module \ac97_top:
  created 4 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

5.18. Executing OPT pass (performing simple optimizations).

5.18.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1360' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1362' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1421' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1422 = \u3.wp [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1413' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1531' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1532 = \u5.wp [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1523' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1524 = \u5.wp [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1513' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1429' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1430 = \u3.wp [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1411' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1462' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1327' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1328 = \u10.wp [2]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1319' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1320 = \u10.wp [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1515' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1309' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1311' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1370' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1371 = \u11.wp [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1378' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1379 = \u11.wp [2]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1633' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1634 = \u7.wp [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1615' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1582' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1583 = \u6.wp [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1480' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1481 = \u4.wp [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1472' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1473 = \u4.wp [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1625' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1626 = \u7.wp [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1617' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1464' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1564' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1574' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1575 = \u6.wp [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1735' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1736 = \u9.wp [2]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1727' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1728 = \u9.wp [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1717' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1719' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1684' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1685 = \u8.wp [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1676' (1) in module `\ac97_top' with constant driver `$auto$rtlil.cc:1641:Eq$1677 = \u8.wp [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1666' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1668' in module `ac97_top' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1566' in module `ac97_top' with inverter.

5.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.18.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ac97_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $memory\u8.mem$wrmux[2][0][0]$1690 (pure)
    Root of a mux tree: $memory\u8.mem$wrmux[1][0][0]$1682 (pure)
    Root of a mux tree: $memory\u9.mem$rdmux[0][0][0]$1708 (pure)
    Root of a mux tree: $memory\u8.mem$wrmux[0][0][0]$1674 (pure)
    Root of a mux tree: $memory\u8.mem$rdmux[0][0][0]$1657
    Root of a mux tree: $memory\u7.mem$wrmux[2][0][0]$1639 (pure)
    Root of a mux tree: $memory\u7.mem$wrmux[1][0][0]$1631 (pure)
    Root of a mux tree: $memory\u7.mem$wrmux[0][0][0]$1623 (pure)
    Root of a mux tree: $memory\u7.mem$rdmux[0][0][0]$1606
    Root of a mux tree: $memory\u6.mem$wrmux[2][0][0]$1588 (pure)
    Root of a mux tree: $memory\u6.mem$wrmux[1][0][0]$1580 (pure)
    Root of a mux tree: $memory\u6.mem$wrmux[0][0][0]$1572 (pure)
    Root of a mux tree: $memory\u6.mem$rdmux[0][0][0]$1555
    Root of a mux tree: $memory\u5.mem$wrmux[2][0][0]$1537 (pure)
    Root of a mux tree: $memory\u5.mem$wrmux[1][0][0]$1529 (pure)
    Root of a mux tree: $memory\u9.mem$wrmux[2][0][0]$1741 (pure)
    Root of a mux tree: $memory\u5.mem$wrmux[0][0][0]$1521 (pure)
    Root of a mux tree: $memory\u5.mem$rdmux[0][0][0]$1504
    Root of a mux tree: $memory\u4.mem$wrmux[2][0][0]$1486 (pure)
    Root of a mux tree: $memory\u9.mem$wrmux[0][0][0]$1725 (pure)
    Root of a mux tree: $memory\u4.mem$wrmux[1][0][0]$1478 (pure)
    Root of a mux tree: $memory\u4.mem$wrmux[0][0][0]$1470 (pure)
    Root of a mux tree: $memory\u4.mem$rdmux[0][0][0]$1453
    Root of a mux tree: $memory\u3.mem$wrmux[2][0][0]$1435 (pure)
    Root of a mux tree: $memory\u3.mem$wrmux[1][0][0]$1427 (pure)
    Root of a mux tree: $memory\u3.mem$wrmux[0][0][0]$1419 (pure)
    Root of a mux tree: $memory\u3.mem$rdmux[0][0][0]$1402
    Root of a mux tree: $memory\u11.mem$wrmux[2][0][0]$1384 (pure)
    Root of a mux tree: $memory\u11.mem$wrmux[1][0][0]$1376 (pure)
    Root of a mux tree: $memory\u9.mem$wrmux[1][0][0]$1733 (pure)
    Root of a mux tree: $memory\u11.mem$wrmux[0][0][0]$1368 (pure)
    Root of a mux tree: $memory\u11.mem$rdmux[0][0][0]$1351 (pure)
    Root of a mux tree: $memory\u10.mem$wrmux[2][0][0]$1333 (pure)
    Root of a mux tree: $memory\u10.mem$wrmux[1][0][0]$1325 (pure)
    Root of a mux tree: $memory\u10.mem$wrmux[0][0][0]$1317 (pure)
    Root of a mux tree: $memory\u10.mem$rdmux[0][0][0]$1300 (pure)
    Root of a mux tree: $techmap\u0.$procmux$649 (pure)
    Root of a mux tree: $techmap\u0.$procmux$652 (pure)
    Root of a mux tree: $techmap\u0.$procmux$655 (pure)
    Root of a mux tree: $techmap\u0.$procmux$658 (pure)
    Root of a mux tree: $techmap\u0.$procmux$661 (pure)
    Root of a mux tree: $techmap\u0.$procmux$664 (pure)
    Root of a mux tree: $techmap\u0.$procmux$667 (pure)
    Root of a mux tree: $techmap\u0.$procmux$670 (pure)
    Root of a mux tree: $techmap\u0.$procmux$673 (pure)
    Root of a mux tree: $techmap\u0.$procmux$676 (pure)
    Root of a mux tree: $techmap\u0.$procmux$679 (pure)
    Root of a mux tree: $techmap\u0.$procmux$682 (pure)
    Root of a mux tree: $techmap\u0.$procmux$685 (pure)
    Root of a mux tree: $techmap\u1.$procmux$697 (pure)
    Root of a mux tree: $techmap\u1.$procmux$700 (pure)
    Root of a mux tree: $techmap\u1.$procmux$703 (pure)
    Root of a mux tree: $techmap\u1.$procmux$706 (pure)
    Root of a mux tree: $techmap\u1.$procmux$709 (pure)
    Root of a mux tree: $techmap\u1.$procmux$712 (pure)
    Root of a mux tree: $techmap\u10.$procmux$758
    Root of a mux tree: $techmap\u10.$procmux$762 (pure)
    Root of a mux tree: $techmap\u10.$procmux$768 (pure)
    Root of a mux tree: $techmap\u10.$procmux$774 (pure)
    Root of a mux tree: $techmap\u11.$procmux$758
    Root of a mux tree: $techmap\u11.$procmux$762 (pure)
    Root of a mux tree: $techmap\u11.$procmux$768 (pure)
    Root of a mux tree: $techmap\u11.$procmux$774 (pure)
    Root of a mux tree: $techmap\u12.$procmux$633 (pure)
    Root of a mux tree: $techmap\u13.$procmux$595 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$851.$procmux$972 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$852.$procmux$972 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$854.$procmux$979 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$855.$procmux$986 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$856.$procmux$965 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$857.$procmux$979 (pure)
    Root of a mux tree: $techmap\u14.$procmux$627 (pure)
    Root of a mux tree: $techmap\u14.$procmux$630 (pure)
    Root of a mux tree: $techmap\u14.u0.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u0.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u1.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u1.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u2.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u2.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u3.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u3.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u4.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u4.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u5.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u5.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u6.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u6.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u7.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u7.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u8.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u8.$procmux$694 (pure)
    Root of a mux tree: $techmap\u15.$procmux$777 (pure)
    Root of a mux tree: $techmap\u15.$procmux$783 (pure)
    Root of a mux tree: $techmap\u15.$procmux$795 (pure)
    Root of a mux tree: $techmap\u15.$procmux$801 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$933.$procmux$965 (pure)
    Root of a mux tree: $techmap\u16.u0.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u0.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u1.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u1.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u2.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u2.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u3.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u3.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u4.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u4.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u5.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u5.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u6.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u6.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u7.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u7.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u8.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u8.$procmux$392 (pure)
    Root of a mux tree: $techmap\u17.$procmux$644 (pure)
    Root of a mux tree: $techmap\u18.$procmux$644 (pure)
    Root of a mux tree: $techmap\u19.$procmux$644 (pure)
    Root of a mux tree: $techmap\u2.$procmux$400 (pure)
    Root of a mux tree: $techmap\u2.$procmux$406 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$832.$procmux$944 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$849.$procmux$993 (pure)
    Root of a mux tree: $techmap\u20.$procmux$644 (pure)
    Root of a mux tree: $techmap\u21.$procmux$644 (pure)
    Root of a mux tree: $techmap\u22.$procmux$644 (pure)
    Root of a mux tree: $techmap\u23.$procmux$644 (pure)
    Root of a mux tree: $techmap\u24.$procmux$644 (pure)
    Root of a mux tree: $techmap\u25.$procmux$644 (pure)
    Root of a mux tree: $techmap\u26.$procmux$822 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$934.$procmux$944 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$935.$procmux$951 (pure)
    Root of a mux tree: $techmap\u3.$procmux$731 (pure)
    Root of a mux tree: $techmap\u3.$procmux$740 (pure)
    Root of a mux tree: $techmap\u3.$procmux$746 (pure)
    Root of a mux tree: $techmap\u3.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u4.$procmux$731 (pure)
    Root of a mux tree: $techmap\u4.$procmux$740 (pure)
    Root of a mux tree: $techmap\u4.$procmux$746 (pure)
    Root of a mux tree: $techmap\u4.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u5.$procmux$731 (pure)
    Root of a mux tree: $techmap\u5.$procmux$740 (pure)
    Root of a mux tree: $techmap\u5.$procmux$746 (pure)
    Root of a mux tree: $techmap\u5.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u6.$procmux$731 (pure)
    Root of a mux tree: $techmap\u6.$procmux$740 (pure)
    Root of a mux tree: $techmap\u6.$procmux$746 (pure)
    Root of a mux tree: $techmap\u6.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u7.$procmux$731 (pure)
    Root of a mux tree: $techmap\u7.$procmux$740 (pure)
    Root of a mux tree: $techmap\u7.$procmux$746 (pure)
    Root of a mux tree: $techmap\u7.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u8.$procmux$731 (pure)
    Root of a mux tree: $techmap\u8.$procmux$740 (pure)
    Root of a mux tree: $techmap\u8.$procmux$746 (pure)
    Root of a mux tree: $techmap\u8.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u9.$procmux$758
    Root of a mux tree: $techmap\u9.$procmux$762 (pure)
    Root of a mux tree: $techmap\u9.$procmux$768 (pure)
    Root of a mux tree: $techmap\u9.$procmux$774 (pure)
    Root of a mux tree: $memory\u10.mem$wrmux[3][0][0]$1339 (pure)
    Root of a mux tree: $memory\u11.mem$wrmux[3][0][0]$1390 (pure)
    Root of a mux tree: $memory\u3.mem$wrmux[3][0][0]$1441 (pure)
    Root of a mux tree: $memory\u4.mem$wrmux[3][0][0]$1492 (pure)
    Root of a mux tree: $memory\u5.mem$wrmux[3][0][0]$1543 (pure)
    Root of a mux tree: $memory\u6.mem$wrmux[3][0][0]$1594 (pure)
    Root of a mux tree: $memory\u7.mem$wrmux[3][0][0]$1645 (pure)
    Root of a mux tree: $memory\u8.mem$wrmux[3][0][0]$1696 (pure)
    Root of a mux tree: $memory\u9.mem$wrmux[3][0][0]$1747 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.18.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ac97_top.
    Consolidated identical input bits for $mux cell $techmap\u0.$procmux$649:
      Old ports: A={ \u0.slt12_r [18:0] 1'0 }, B=20'00000000000000000000, Y=$techmap\u0.$0\slt12_r[19:0]
      New ports: A=\u0.slt12_r [18:0], B=19'0000000000000000000, Y=$techmap\u0.$0\slt12_r[19:0] [19:1]
      New connections: $techmap\u0.$0\slt12_r[19:0] [0] = 1'0
  Optimizing cells in module \ac97_top.
Performed a total of 1 changes.

5.18.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.18.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.18.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.18.8. Executing OPT_EXPR pass (perform const folding).

5.18.9. Rerunning OPT passes. (Maybe there is more to do..)

5.18.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ac97_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $memory\u10.mem$rdmux[0][0][0]$1300 (pure)
    Root of a mux tree: $memory\u10.mem$wrmux[0][0][0]$1317 (pure)
    Root of a mux tree: $memory\u10.mem$wrmux[1][0][0]$1325 (pure)
    Root of a mux tree: $memory\u10.mem$wrmux[2][0][0]$1333 (pure)
    Root of a mux tree: $memory\u10.mem$wrmux[3][0][0]$1339 (pure)
    Root of a mux tree: $memory\u11.mem$rdmux[0][0][0]$1351 (pure)
    Root of a mux tree: $memory\u11.mem$wrmux[0][0][0]$1368 (pure)
    Root of a mux tree: $memory\u11.mem$wrmux[1][0][0]$1376 (pure)
    Root of a mux tree: $memory\u11.mem$wrmux[2][0][0]$1384 (pure)
    Root of a mux tree: $memory\u11.mem$wrmux[3][0][0]$1390 (pure)
    Root of a mux tree: $memory\u3.mem$rdmux[0][0][0]$1402
    Root of a mux tree: $memory\u3.mem$wrmux[0][0][0]$1419 (pure)
    Root of a mux tree: $memory\u3.mem$wrmux[1][0][0]$1427 (pure)
    Root of a mux tree: $memory\u3.mem$wrmux[2][0][0]$1435 (pure)
    Root of a mux tree: $memory\u3.mem$wrmux[3][0][0]$1441 (pure)
    Root of a mux tree: $memory\u4.mem$rdmux[0][0][0]$1453
    Root of a mux tree: $memory\u4.mem$wrmux[0][0][0]$1470 (pure)
    Root of a mux tree: $memory\u4.mem$wrmux[1][0][0]$1478 (pure)
    Root of a mux tree: $memory\u4.mem$wrmux[2][0][0]$1486 (pure)
    Root of a mux tree: $memory\u4.mem$wrmux[3][0][0]$1492 (pure)
    Root of a mux tree: $memory\u5.mem$rdmux[0][0][0]$1504
    Root of a mux tree: $memory\u5.mem$wrmux[0][0][0]$1521 (pure)
    Root of a mux tree: $memory\u5.mem$wrmux[1][0][0]$1529 (pure)
    Root of a mux tree: $memory\u5.mem$wrmux[2][0][0]$1537 (pure)
    Root of a mux tree: $memory\u5.mem$wrmux[3][0][0]$1543 (pure)
    Root of a mux tree: $memory\u6.mem$rdmux[0][0][0]$1555
    Root of a mux tree: $memory\u6.mem$wrmux[0][0][0]$1572 (pure)
    Root of a mux tree: $memory\u6.mem$wrmux[1][0][0]$1580 (pure)
    Root of a mux tree: $memory\u6.mem$wrmux[2][0][0]$1588 (pure)
    Root of a mux tree: $memory\u6.mem$wrmux[3][0][0]$1594 (pure)
    Root of a mux tree: $memory\u7.mem$rdmux[0][0][0]$1606
    Root of a mux tree: $memory\u7.mem$wrmux[0][0][0]$1623 (pure)
    Root of a mux tree: $memory\u7.mem$wrmux[1][0][0]$1631 (pure)
    Root of a mux tree: $memory\u7.mem$wrmux[2][0][0]$1639 (pure)
    Root of a mux tree: $memory\u7.mem$wrmux[3][0][0]$1645 (pure)
    Root of a mux tree: $memory\u8.mem$rdmux[0][0][0]$1657
    Root of a mux tree: $memory\u8.mem$wrmux[0][0][0]$1674 (pure)
    Root of a mux tree: $memory\u8.mem$wrmux[1][0][0]$1682 (pure)
    Root of a mux tree: $memory\u8.mem$wrmux[2][0][0]$1690 (pure)
    Root of a mux tree: $memory\u8.mem$wrmux[3][0][0]$1696 (pure)
    Root of a mux tree: $memory\u9.mem$rdmux[0][0][0]$1708 (pure)
    Root of a mux tree: $memory\u9.mem$wrmux[0][0][0]$1725 (pure)
    Root of a mux tree: $memory\u9.mem$wrmux[1][0][0]$1733 (pure)
    Root of a mux tree: $memory\u9.mem$wrmux[2][0][0]$1741 (pure)
    Root of a mux tree: $memory\u9.mem$wrmux[3][0][0]$1747 (pure)
    Root of a mux tree: $techmap\u0.$procmux$649 (pure)
    Root of a mux tree: $techmap\u0.$procmux$652 (pure)
    Root of a mux tree: $techmap\u0.$procmux$655 (pure)
    Root of a mux tree: $techmap\u0.$procmux$658 (pure)
    Root of a mux tree: $techmap\u0.$procmux$661 (pure)
    Root of a mux tree: $techmap\u0.$procmux$664 (pure)
    Root of a mux tree: $techmap\u0.$procmux$667 (pure)
    Root of a mux tree: $techmap\u0.$procmux$670 (pure)
    Root of a mux tree: $techmap\u0.$procmux$673 (pure)
    Root of a mux tree: $techmap\u0.$procmux$676 (pure)
    Root of a mux tree: $techmap\u0.$procmux$679 (pure)
    Root of a mux tree: $techmap\u0.$procmux$682 (pure)
    Root of a mux tree: $techmap\u0.$procmux$685 (pure)
    Root of a mux tree: $techmap\u1.$procmux$697 (pure)
    Root of a mux tree: $techmap\u1.$procmux$700 (pure)
    Root of a mux tree: $techmap\u1.$procmux$703 (pure)
    Root of a mux tree: $techmap\u1.$procmux$706 (pure)
    Root of a mux tree: $techmap\u1.$procmux$709 (pure)
    Root of a mux tree: $techmap\u1.$procmux$712 (pure)
    Root of a mux tree: $techmap\u10.$procmux$758
    Root of a mux tree: $techmap\u10.$procmux$762 (pure)
    Root of a mux tree: $techmap\u10.$procmux$768 (pure)
    Root of a mux tree: $techmap\u10.$procmux$774 (pure)
    Root of a mux tree: $techmap\u11.$procmux$758
    Root of a mux tree: $techmap\u11.$procmux$762 (pure)
    Root of a mux tree: $techmap\u11.$procmux$768 (pure)
    Root of a mux tree: $techmap\u11.$procmux$774 (pure)
    Root of a mux tree: $techmap\u12.$procmux$633 (pure)
    Root of a mux tree: $techmap\u13.$procmux$595 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$851.$procmux$972 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$852.$procmux$972 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$854.$procmux$979 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$855.$procmux$986 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$856.$procmux$965 (pure)
    Root of a mux tree: $techmap\u13.$techmap$procdff$857.$procmux$979 (pure)
    Root of a mux tree: $techmap\u14.$procmux$627 (pure)
    Root of a mux tree: $techmap\u14.$procmux$630 (pure)
    Root of a mux tree: $techmap\u14.u0.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u0.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u1.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u1.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u2.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u2.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u3.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u3.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u4.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u4.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u5.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u5.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u6.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u6.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u7.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u7.$procmux$694 (pure)
    Root of a mux tree: $techmap\u14.u8.$procmux$688 (pure)
    Root of a mux tree: $techmap\u14.u8.$procmux$694 (pure)
    Root of a mux tree: $techmap\u15.$procmux$777 (pure)
    Root of a mux tree: $techmap\u15.$procmux$783 (pure)
    Root of a mux tree: $techmap\u15.$procmux$795 (pure)
    Root of a mux tree: $techmap\u15.$procmux$801 (pure)
    Root of a mux tree: $techmap\u15.$techmap$procdff$933.$procmux$965 (pure)
    Root of a mux tree: $techmap\u16.u0.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u0.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u1.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u1.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u2.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u2.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u3.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u3.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u4.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u4.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u5.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u5.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u6.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u6.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u7.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u7.$procmux$392 (pure)
    Root of a mux tree: $techmap\u16.u8.$procmux$386 (pure)
    Root of a mux tree: $techmap\u16.u8.$procmux$392 (pure)
    Root of a mux tree: $techmap\u17.$procmux$644 (pure)
    Root of a mux tree: $techmap\u18.$procmux$644 (pure)
    Root of a mux tree: $techmap\u19.$procmux$644 (pure)
    Root of a mux tree: $techmap\u2.$procmux$400 (pure)
    Root of a mux tree: $techmap\u2.$procmux$406 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$832.$procmux$944 (pure)
    Root of a mux tree: $techmap\u2.$techmap$procdff$849.$procmux$993 (pure)
    Root of a mux tree: $techmap\u20.$procmux$644 (pure)
    Root of a mux tree: $techmap\u21.$procmux$644 (pure)
    Root of a mux tree: $techmap\u22.$procmux$644 (pure)
    Root of a mux tree: $techmap\u23.$procmux$644 (pure)
    Root of a mux tree: $techmap\u24.$procmux$644 (pure)
    Root of a mux tree: $techmap\u25.$procmux$644 (pure)
    Root of a mux tree: $techmap\u26.$procmux$822 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$934.$procmux$944 (pure)
    Root of a mux tree: $techmap\u26.$techmap$procdff$935.$procmux$951 (pure)
    Root of a mux tree: $techmap\u3.$procmux$731 (pure)
    Root of a mux tree: $techmap\u3.$procmux$740 (pure)
    Root of a mux tree: $techmap\u3.$procmux$746 (pure)
    Root of a mux tree: $techmap\u3.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u4.$procmux$731 (pure)
    Root of a mux tree: $techmap\u4.$procmux$740 (pure)
    Root of a mux tree: $techmap\u4.$procmux$746 (pure)
    Root of a mux tree: $techmap\u4.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u5.$procmux$731 (pure)
    Root of a mux tree: $techmap\u5.$procmux$740 (pure)
    Root of a mux tree: $techmap\u5.$procmux$746 (pure)
    Root of a mux tree: $techmap\u5.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u6.$procmux$731 (pure)
    Root of a mux tree: $techmap\u6.$procmux$740 (pure)
    Root of a mux tree: $techmap\u6.$procmux$746 (pure)
    Root of a mux tree: $techmap\u6.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u7.$procmux$731 (pure)
    Root of a mux tree: $techmap\u7.$procmux$740 (pure)
    Root of a mux tree: $techmap\u7.$procmux$746 (pure)
    Root of a mux tree: $techmap\u7.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u8.$procmux$731 (pure)
    Root of a mux tree: $techmap\u8.$procmux$740 (pure)
    Root of a mux tree: $techmap\u8.$procmux$746 (pure)
    Root of a mux tree: $techmap\u8.$ternary$ac97_out_fifo.v:134$102 (pure)
    Root of a mux tree: $techmap\u9.$procmux$758
    Root of a mux tree: $techmap\u9.$procmux$762 (pure)
    Root of a mux tree: $techmap\u9.$procmux$768 (pure)
    Root of a mux tree: $techmap\u9.$procmux$774 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.18.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ac97_top.
Performed a total of 0 changes.

5.18.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.18.13. Executing OPT_RMDFF pass (remove dff with constant values).

5.18.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.18.15. Executing OPT_EXPR pass (perform const folding).

5.18.16. Finished OPT passes. (There is nothing left to do.)

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1364 ($and) with simplemap.
Mapping ac97_top.$memory\u4.mem[0]$1443 ($dff) with simplemap.
Mapping ac97_top.$memory\u11.mem$wren[0][0][0]$1366 ($and) with simplemap.
Mapping ac97_top.$techmap\u1.$procdff$906 ($dff) with simplemap.
Mapping ac97_top.$techmap\u1.$procdff$905 ($dff) with simplemap.
Mapping ac97_top.$procdff$825 ($dff) with simplemap.
Mapping ac97_top.$procdff$824 ($dff) with simplemap.
Mapping ac97_top.$procdff$826 ($dff) with simplemap.
Mapping ac97_top.$procdff$827 ($dff) with simplemap.
Mapping ac97_top.$techmap\u1.$procmux$703 ($mux) with simplemap.
Mapping ac97_top.$techmap\u1.$procmux$706 ($mux) with simplemap.
Mapping ac97_top.$techmap\u1.$procmux$697 ($mux) with simplemap.
Mapping ac97_top.$techmap\u1.$procmux$700 ($mux) with simplemap.
Mapping ac97_top.$techmap\u1.$procdff$899 ($dff) with simplemap.
Mapping ac97_top.$techmap\u1.$procdff$900 ($dff) with simplemap.
Mapping ac97_top.$techmap\u1.$procmux$709 ($mux) with simplemap.
Mapping ac97_top.$techmap\u1.$procmux$712 ($mux) with simplemap.
Mapping ac97_top.$techmap\u1.$procdff$903 ($dff) with simplemap.
Mapping ac97_top.$techmap\u1.$procdff$904 ($dff) with simplemap.
Mapping ac97_top.$techmap\u1.$procdff$901 ($dff) with simplemap.
Mapping ac97_top.$techmap\u1.$procdff$902 ($dff) with simplemap.
Mapping ac97_top.$memory\u3.mem$wren[1][0][0]$1425 ($and) with simplemap.
Mapping ac97_top.$memory\u3.mem$wrmux[1][0][0]$1427 ($mux) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1176 ($not) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1360 ($not) with simplemap.
Mapping ac97_top.$memory\u5.mem[0]$1494 ($dff) with simplemap.
Mapping ac97_top.$techmap\u3.$procdff$913 ($dff) with simplemap.
Mapping ac97_top.$techmap\u3.$procdff$914 ($dff) with simplemap.
Mapping ac97_top.$techmap\u3.$procdff$912 ($dff) with simplemap.
Mapping ac97_top.$techmap\u3.$procdff$911 ($dff) with simplemap.
Mapping ac97_top.$techmap\u3.$procdff$910 ($dff) with simplemap.
Mapping ac97_top.$memory\u3.mem[3]$1398 ($dff) with simplemap.
Mapping ac97_top.$techmap\u3.$procmux$746 ($mux) with simplemap.
Mapping ac97_top.$techmap\u3.$procmux$743 ($mux) with simplemap.
Mapping ac97_top.$techmap\u3.$procmux$740 ($mux) with simplemap.
Mapping ac97_top.$techmap\u3.$procmux$737 ($mux) with simplemap.
Mapping ac97_top.$techmap\u3.$procmux$734 ($mux) with simplemap.
Mapping ac97_top.$techmap\u3.$procmux$731 ($mux) with simplemap.
Mapping ac97_top.$techmap\u3.$procmux$728 ($mux) with simplemap.

5.19.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8'.

5.19.3. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1203 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8.

5.19.4. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 20
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=20\S_WIDTH=2'.

5.19.5. Continuing TECHMAP pass.
Mapping ac97_top.$techmap\u3.$procmux$725 using $paramod\_90_pmux\WIDTH=20\S_WIDTH=2.
Mapping ac97_top.$techmap\u3.$procmux$726_CMP0 ($eq) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1539 ($and) with simplemap.
Mapping ac97_top.$memory\u11.mem$rdmux[0][0][0]$1351 ($mux) with simplemap.
Mapping ac97_top.$techmap\u3.$ternary$ac97_out_fifo.v:142$108 ($mux) with simplemap.
Mapping ac97_top.$techmap\u3.$and$ac97_out_fifo.v:136$106 ($and) with simplemap.
Mapping ac97_top.$techmap\u3.$ne$ac97_out_fifo.v:136$105 ($ne) with simplemap.
Mapping ac97_top.$techmap\u3.$eq$ac97_out_fifo.v:136$104 ($eq) with simplemap.
Mapping ac97_top.$techmap\u3.$and$ac97_out_fifo.v:134$103 ($and) with simplemap.
Mapping ac97_top.$techmap\u3.$ternary$ac97_out_fifo.v:134$102 ($mux) with simplemap.
Mapping ac97_top.$techmap\u3.$eq$ac97_out_fifo.v:134$101 ($eq) with simplemap.
Mapping ac97_top.$memory\u5.mem$wrmux[2][0][0]$1537 ($mux) with simplemap.
Mapping ac97_top.$techmap\u3.$and$ac97_out_fifo.v:126$94 ($and) with simplemap.
Mapping ac97_top.$techmap\u3.$logic_not$ac97_out_fifo.v:126$93 ($logic_not) with simplemap.
Mapping ac97_top.$memory\u5.mem$wren[2][0][0]$1535 ($and) with simplemap.
Mapping ac97_top.$techmap\u3.$and$ac97_out_fifo.v:124$91 ($and) with simplemap.
Mapping ac97_top.$techmap\u3.$eq$ac97_out_fifo.v:112$85 ($logic_not) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1431 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1178 ($or) with simplemap.
Mapping ac97_top.$memory\u11.mem$rdmux[0][1][1]$1357 ($mux) with simplemap.
Mapping ac97_top.$memory\u6.mem[0]$1545 ($dff) with simplemap.
Mapping ac97_top.$techmap\u4.$procdff$913 ($dff) with simplemap.
Mapping ac97_top.$techmap\u4.$procdff$914 ($dff) with simplemap.
Mapping ac97_top.$techmap\u4.$procdff$912 ($dff) with simplemap.
Mapping ac97_top.$techmap\u4.$procdff$911 ($dff) with simplemap.
Mapping ac97_top.$techmap\u4.$procdff$910 ($dff) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1462 ($not) with simplemap.
Mapping ac97_top.$memory\u3.mem[2]$1396 ($dff) with simplemap.
Mapping ac97_top.$techmap\u4.$procmux$746 ($mux) with simplemap.
Mapping ac97_top.$techmap\u4.$procmux$743 ($mux) with simplemap.
Mapping ac97_top.$techmap\u4.$procmux$740 ($mux) with simplemap.
Mapping ac97_top.$techmap\u4.$procmux$737 ($mux) with simplemap.
Mapping ac97_top.$techmap\u4.$procmux$734 ($mux) with simplemap.
Mapping ac97_top.$techmap\u4.$procmux$731 ($mux) with simplemap.
Mapping ac97_top.$techmap\u4.$procmux$728 ($mux) with simplemap.
Mapping ac97_top.$techmap\u4.$procmux$725 using $paramod\_90_pmux\WIDTH=20\S_WIDTH=2.
Mapping ac97_top.$techmap\u4.$procmux$726_CMP0 ($eq) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1533 ($and) with simplemap.
Mapping ac97_top.$memory\u10.mem$wrmux[3][0][0]$1339 ($mux) with simplemap.
Mapping ac97_top.$memory\u11.mem$rdreg[0]$1349 ($dff) with simplemap.
Mapping ac97_top.$techmap\u4.$ternary$ac97_out_fifo.v:142$108 ($mux) with simplemap.
Mapping ac97_top.$techmap\u4.$and$ac97_out_fifo.v:136$106 ($and) with simplemap.
Mapping ac97_top.$techmap\u4.$ne$ac97_out_fifo.v:136$105 ($ne) with simplemap.
Mapping ac97_top.$techmap\u4.$eq$ac97_out_fifo.v:136$104 ($eq) with simplemap.
Mapping ac97_top.$techmap\u4.$and$ac97_out_fifo.v:134$103 ($and) with simplemap.
Mapping ac97_top.$techmap\u4.$ternary$ac97_out_fifo.v:134$102 ($mux) with simplemap.
Mapping ac97_top.$techmap\u4.$eq$ac97_out_fifo.v:134$101 ($eq) with simplemap.
Mapping ac97_top.$memory\u4.mem$rdmux[0][1][0]$1456 ($mux) with simplemap.
Mapping ac97_top.$techmap\u4.$and$ac97_out_fifo.v:126$94 ($and) with simplemap.
Mapping ac97_top.$techmap\u4.$logic_not$ac97_out_fifo.v:126$93 ($logic_not) with simplemap.
Mapping ac97_top.$memory\u5.mem$wrmux[1][0][0]$1529 ($mux) with simplemap.
Mapping ac97_top.$techmap\u4.$and$ac97_out_fifo.v:124$91 ($and) with simplemap.
Mapping ac97_top.$techmap\u4.$eq$ac97_out_fifo.v:112$85 ($logic_not) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1309 ($not) with simplemap.
Mapping ac97_top.$memory\u3.mem$wren[2][0][0]$1433 ($and) with simplemap.
Mapping ac97_top.$memory\u3.mem$wrmux[2][0][0]$1435 ($mux) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1180 ($not) with simplemap.
Mapping ac97_top.$memory\u7.mem[0]$1596 ($dff) with simplemap.
Mapping ac97_top.$techmap\u5.$procdff$913 ($dff) with simplemap.
Mapping ac97_top.$techmap\u5.$procdff$914 ($dff) with simplemap.
Mapping ac97_top.$techmap\u5.$procdff$912 ($dff) with simplemap.
Mapping ac97_top.$techmap\u5.$procdff$911 ($dff) with simplemap.
Mapping ac97_top.$techmap\u5.$procdff$910 ($dff) with simplemap.
Mapping ac97_top.$techmap\u5.$procmux$746 ($mux) with simplemap.
Mapping ac97_top.$techmap\u5.$procmux$743 ($mux) with simplemap.
Mapping ac97_top.$techmap\u5.$procmux$740 ($mux) with simplemap.
Mapping ac97_top.$techmap\u5.$procmux$737 ($mux) with simplemap.
Mapping ac97_top.$techmap\u5.$procmux$734 ($mux) with simplemap.
Mapping ac97_top.$techmap\u5.$procmux$731 ($mux) with simplemap.
Mapping ac97_top.$techmap\u5.$procmux$728 ($mux) with simplemap.
Mapping ac97_top.$techmap\u5.$procmux$725 using $paramod\_90_pmux\WIDTH=20\S_WIDTH=2.
Mapping ac97_top.$techmap\u5.$procmux$726_CMP0 ($eq) with simplemap.
Mapping ac97_top.$memory\u5.mem$wren[1][0][0]$1527 ($and) with simplemap.
Mapping ac97_top.$techmap\u5.$ternary$ac97_out_fifo.v:142$108 ($mux) with simplemap.
Mapping ac97_top.$memory\u11.mem[3]$1347 ($dff) with simplemap.
Mapping ac97_top.$techmap\u5.$and$ac97_out_fifo.v:136$106 ($and) with simplemap.
Mapping ac97_top.$techmap\u5.$ne$ac97_out_fifo.v:136$105 ($ne) with simplemap.
Mapping ac97_top.$techmap\u5.$eq$ac97_out_fifo.v:136$104 ($eq) with simplemap.
Mapping ac97_top.$techmap\u5.$and$ac97_out_fifo.v:134$103 ($and) with simplemap.
Mapping ac97_top.$techmap\u5.$ternary$ac97_out_fifo.v:134$102 ($mux) with simplemap.
Mapping ac97_top.$techmap\u5.$eq$ac97_out_fifo.v:134$101 ($eq) with simplemap.

5.19.6. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 4
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4'.

5.19.7. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1200 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1525 ($and) with simplemap.
Mapping ac97_top.$techmap\u5.$and$ac97_out_fifo.v:126$94 ($and) with simplemap.
Mapping ac97_top.$techmap\u5.$logic_not$ac97_out_fifo.v:126$93 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u5.$and$ac97_out_fifo.v:124$91 ($and) with simplemap.
Mapping ac97_top.$techmap\u5.$eq$ac97_out_fifo.v:112$85 ($logic_not) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1437 ($and) with simplemap.
Mapping ac97_top.$memory\u3.mem$wren[3][0][0]$1439 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1182 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$memory\u11.mem$wrmux[0][0][0]$1368 ($mux) with simplemap.
Mapping ac97_top.$memory\u8.mem[0]$1647 ($dff) with simplemap.
Mapping ac97_top.$techmap\u6.$procdff$913 ($dff) with simplemap.
Mapping ac97_top.$techmap\u6.$procdff$914 ($dff) with simplemap.
Mapping ac97_top.$techmap\u6.$procdff$912 ($dff) with simplemap.
Mapping ac97_top.$techmap\u6.$procdff$911 ($dff) with simplemap.
Mapping ac97_top.$techmap\u6.$procdff$910 ($dff) with simplemap.
Mapping ac97_top.$memory\u3.mem[1]$1394 ($dff) with simplemap.
Mapping ac97_top.$techmap\u6.$procmux$746 ($mux) with simplemap.
Mapping ac97_top.$techmap\u6.$procmux$743 ($mux) with simplemap.
Mapping ac97_top.$techmap\u6.$procmux$740 ($mux) with simplemap.
Mapping ac97_top.$techmap\u6.$procmux$737 ($mux) with simplemap.
Mapping ac97_top.$techmap\u6.$procmux$734 ($mux) with simplemap.
Mapping ac97_top.$techmap\u6.$procmux$731 ($mux) with simplemap.
Mapping ac97_top.$techmap\u6.$procmux$728 ($mux) with simplemap.

5.19.8. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 3
Parameter \Y_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3'.

5.19.9. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1197 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3.
Mapping ac97_top.$techmap\u6.$procmux$725 using $paramod\_90_pmux\WIDTH=20\S_WIDTH=2.
Mapping ac97_top.$techmap\u6.$procmux$726_CMP0 ($eq) with simplemap.
Mapping ac97_top.$memory\u5.mem$wrmux[0][0][0]$1521 ($mux) with simplemap.
Mapping ac97_top.$memory\u10.mem$wren[3][0][0]$1337 ($and) with simplemap.
Mapping ac97_top.$techmap\u6.$ternary$ac97_out_fifo.v:142$108 ($mux) with simplemap.
Mapping ac97_top.$techmap\u6.$and$ac97_out_fifo.v:136$106 ($and) with simplemap.
Mapping ac97_top.$techmap\u6.$ne$ac97_out_fifo.v:136$105 ($ne) with simplemap.
Mapping ac97_top.$techmap\u6.$eq$ac97_out_fifo.v:136$104 ($eq) with simplemap.
Mapping ac97_top.$techmap\u6.$and$ac97_out_fifo.v:134$103 ($and) with simplemap.
Mapping ac97_top.$techmap\u6.$ternary$ac97_out_fifo.v:134$102 ($mux) with simplemap.
Mapping ac97_top.$techmap\u6.$eq$ac97_out_fifo.v:134$101 ($eq) with simplemap.
Mapping ac97_top.$memory\u5.mem$wren[0][0][0]$1519 ($and) with simplemap.
Mapping ac97_top.$techmap\u6.$and$ac97_out_fifo.v:126$94 ($and) with simplemap.
Mapping ac97_top.$techmap\u6.$logic_not$ac97_out_fifo.v:126$93 ($logic_not) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1517 ($and) with simplemap.
Mapping ac97_top.$techmap\u6.$and$ac97_out_fifo.v:124$91 ($and) with simplemap.
Mapping ac97_top.$techmap\u6.$eq$ac97_out_fifo.v:112$85 ($logic_not) with simplemap.

5.19.10. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 2
Parameter \B_WIDTH = 4
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4'.

5.19.11. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1185 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1311 ($not) with simplemap.
Mapping ac97_top.$memory\u3.mem$wrmux[3][0][0]$1441 ($mux) with simplemap.
Mapping ac97_top.$memory\u9.mem[0]$1698 ($dff) with simplemap.
Mapping ac97_top.$techmap\u7.$procdff$913 ($dff) with simplemap.
Mapping ac97_top.$techmap\u7.$procdff$914 ($dff) with simplemap.
Mapping ac97_top.$techmap\u7.$procdff$912 ($dff) with simplemap.
Mapping ac97_top.$techmap\u7.$procdff$911 ($dff) with simplemap.
Mapping ac97_top.$techmap\u7.$procdff$910 ($dff) with simplemap.
Mapping ac97_top.$memory\u4.mem$rdmux[0][1][1]$1459 ($mux) with simplemap.
Mapping ac97_top.$techmap\u7.$procmux$746 ($mux) with simplemap.
Mapping ac97_top.$techmap\u7.$procmux$743 ($mux) with simplemap.
Mapping ac97_top.$techmap\u7.$procmux$740 ($mux) with simplemap.
Mapping ac97_top.$techmap\u7.$procmux$737 ($mux) with simplemap.
Mapping ac97_top.$techmap\u7.$procmux$734 ($mux) with simplemap.
Mapping ac97_top.$techmap\u7.$procmux$731 ($mux) with simplemap.
Mapping ac97_top.$techmap\u7.$procmux$728 ($mux) with simplemap.
Mapping ac97_top.$techmap\u7.$procmux$725 using $paramod\_90_pmux\WIDTH=20\S_WIDTH=2.
Mapping ac97_top.$techmap\u7.$procmux$726_CMP0 ($eq) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1515 ($not) with simplemap.
Mapping ac97_top.$memory\u11.mem[2]$1345 ($dff) with simplemap.
Mapping ac97_top.$techmap\u7.$ternary$ac97_out_fifo.v:142$108 ($mux) with simplemap.
Mapping ac97_top.$techmap\u7.$and$ac97_out_fifo.v:136$106 ($and) with simplemap.
Mapping ac97_top.$techmap\u7.$ne$ac97_out_fifo.v:136$105 ($ne) with simplemap.
Mapping ac97_top.$techmap\u7.$eq$ac97_out_fifo.v:136$104 ($eq) with simplemap.
Mapping ac97_top.$techmap\u7.$and$ac97_out_fifo.v:134$103 ($and) with simplemap.
Mapping ac97_top.$techmap\u7.$ternary$ac97_out_fifo.v:134$102 ($mux) with simplemap.
Mapping ac97_top.$techmap\u7.$eq$ac97_out_fifo.v:134$101 ($eq) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1513 ($not) with simplemap.
Mapping ac97_top.$memory\u4.mem$rdmux[0][0][0]$1453 ($mux) with simplemap.
Mapping ac97_top.$techmap\u7.$and$ac97_out_fifo.v:126$94 ($and) with simplemap.
Mapping ac97_top.$techmap\u7.$logic_not$ac97_out_fifo.v:126$93 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u7.$and$ac97_out_fifo.v:124$91 ($and) with simplemap.
Mapping ac97_top.$memory\u5.mem$rdmux[0][1][1]$1510 ($mux) with simplemap.
Mapping ac97_top.$techmap\u7.$eq$ac97_out_fifo.v:112$85 ($logic_not) with simplemap.
Mapping ac97_top.$memory\u4.mem[1]$1445 ($dff) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1372 ($and) with simplemap.
Mapping ac97_top.$memory\u11.mem[0]$1341 ($dff) with simplemap.
Mapping ac97_top.$techmap\u8.$procdff$913 ($dff) with simplemap.
Mapping ac97_top.$techmap\u8.$procdff$914 ($dff) with simplemap.
Mapping ac97_top.$techmap\u8.$procdff$912 ($dff) with simplemap.
Mapping ac97_top.$techmap\u8.$procdff$911 ($dff) with simplemap.
Mapping ac97_top.$techmap\u8.$procdff$910 ($dff) with simplemap.
Mapping ac97_top.$memory\u11.mem$wrmux[3][0][0]$1390 ($mux) with simplemap.
Mapping ac97_top.$techmap\u8.$procmux$746 ($mux) with simplemap.
Mapping ac97_top.$techmap\u8.$procmux$743 ($mux) with simplemap.
Mapping ac97_top.$techmap\u8.$procmux$740 ($mux) with simplemap.
Mapping ac97_top.$techmap\u8.$procmux$737 ($mux) with simplemap.
Mapping ac97_top.$techmap\u8.$procmux$734 ($mux) with simplemap.
Mapping ac97_top.$techmap\u8.$procmux$731 ($mux) with simplemap.
Mapping ac97_top.$techmap\u8.$procmux$728 ($mux) with simplemap.
Mapping ac97_top.$techmap\u8.$procmux$725 using $paramod\_90_pmux\WIDTH=20\S_WIDTH=2.
Mapping ac97_top.$techmap\u8.$procmux$726_CMP0 ($eq) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1335 ($and) with simplemap.
Mapping ac97_top.$techmap\u8.$ternary$ac97_out_fifo.v:142$108 ($mux) with simplemap.
Mapping ac97_top.$memory\u11.mem[1]$1343 ($dff) with simplemap.
Mapping ac97_top.$techmap\u8.$and$ac97_out_fifo.v:136$106 ($and) with simplemap.
Mapping ac97_top.$techmap\u8.$ne$ac97_out_fifo.v:136$105 ($ne) with simplemap.
Mapping ac97_top.$techmap\u8.$eq$ac97_out_fifo.v:136$104 ($eq) with simplemap.
Mapping ac97_top.$techmap\u8.$and$ac97_out_fifo.v:134$103 ($and) with simplemap.
Mapping ac97_top.$techmap\u8.$ternary$ac97_out_fifo.v:134$102 ($mux) with simplemap.
Mapping ac97_top.$techmap\u8.$eq$ac97_out_fifo.v:134$101 ($eq) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1194 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$memory\u5.mem$rdmux[0][1][0]$1507 ($mux) with simplemap.
Mapping ac97_top.$techmap\u8.$and$ac97_out_fifo.v:126$94 ($and) with simplemap.
Mapping ac97_top.$techmap\u8.$logic_not$ac97_out_fifo.v:126$93 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u8.$and$ac97_out_fifo.v:124$91 ($and) with simplemap.
Mapping ac97_top.$memory\u5.mem$rdmux[0][0][0]$1504 ($mux) with simplemap.
Mapping ac97_top.$techmap\u8.$eq$ac97_out_fifo.v:112$85 ($logic_not) with simplemap.
Mapping ac97_top.$memory\u3.mem[0]$1392 ($dff) with simplemap.
Mapping ac97_top.$techmap\u10.$procdff$923 ($dff) with simplemap.
Mapping ac97_top.$techmap\u10.$procdff$924 ($dff) with simplemap.
Mapping ac97_top.$techmap\u10.$procdff$922 ($dff) with simplemap.
Mapping ac97_top.$techmap\u10.$procdff$921 ($dff) with simplemap.
Mapping ac97_top.$techmap\u10.$procdff$920 ($dff) with simplemap.
Mapping ac97_top.$memory\u11.mem$wren[3][0][0]$1388 ($and) with simplemap.
Mapping ac97_top.$techmap\u10.$procdff$918 ($dff) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1386 ($and) with simplemap.
Mapping ac97_top.$techmap\u10.$procmux$774 ($mux) with simplemap.
Mapping ac97_top.$techmap\u10.$procmux$771 ($mux) with simplemap.
Mapping ac97_top.$techmap\u10.$procmux$768 ($mux) with simplemap.
Mapping ac97_top.$techmap\u10.$procmux$765 ($mux) with simplemap.
Mapping ac97_top.$techmap\u10.$procmux$762 ($mux) with simplemap.

5.19.12. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 32
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=32\S_WIDTH=2'.

5.19.13. Continuing TECHMAP pass.
Mapping ac97_top.$techmap\u10.$procmux$758 using $paramod\_90_pmux\WIDTH=32\S_WIDTH=2.
Mapping ac97_top.$techmap\u10.$procmux$759_CMP0 ($eq) with simplemap.
Mapping ac97_top.$memory\u5.mem$rdreg[0]$1502 ($dff) with simplemap.
Mapping ac97_top.$techmap\u10.$and$ac97_in_fifo.v:160$82 ($and) with simplemap.
Mapping ac97_top.$techmap\u10.$or$ac97_in_fifo.v:160$81 ($or) with simplemap.
Mapping ac97_top.$techmap\u10.$and$ac97_in_fifo.v:160$80 ($and) with simplemap.
Mapping ac97_top.$techmap\u10.$logic_not$ac97_in_fifo.v:160$79 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u10.$and$ac97_in_fifo.v:150$73 ($and) with simplemap.
Mapping ac97_top.$memory\u7.mem$wrmux[2][0][0]$1639 ($mux) with simplemap.
Mapping ac97_top.$memory\u11.mem$rdmux[0][1][0]$1354 ($mux) with simplemap.
Mapping ac97_top.$techmap\u10.$and$ac97_in_fifo.v:142$68 ($and) with simplemap.
Mapping ac97_top.$techmap\u10.$ne$ac97_in_fifo.v:142$67 ($ne) with simplemap.
Mapping ac97_top.$techmap\u10.$eq$ac97_in_fifo.v:142$66 ($eq) with simplemap.
Mapping ac97_top.$techmap\u10.$and$ac97_in_fifo.v:139$64 ($and) with simplemap.
Mapping ac97_top.$techmap\u10.$ternary$ac97_in_fifo.v:139$63 ($and) with simplemap.
Mapping ac97_top.$techmap\u10.$logic_not$ac97_in_fifo.v:139$62 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u10.$eq$ac97_in_fifo.v:139$61 ($eq) with simplemap.
Mapping ac97_top.$memory\u4.mem$rdreg[0]$1451 ($dff) with simplemap.
Mapping ac97_top.$techmap\u10.$ternary$ac97_in_fifo.v:128$53 ($mux) with simplemap.
Mapping ac97_top.$memory\u5.mem[3]$1500 ($dff) with simplemap.
Mapping ac97_top.$techmap\u10.$eq$ac97_in_fifo.v:121$48 ($logic_not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:354:replace_macc$999 ($macc) with maccmap.
  add \u6.wp [1:0] (2 bits, unsigned)
  sub \u6.rp [2:1] (2 bits, unsigned)
  add 2'11 (2 bits, unsigned)
Mapping ac97_top.$memory\u3.mem$rdreg[0]$1400 ($dff) with simplemap.
Mapping ac97_top.$memory\u3.mem$rdmux[0][0][0]$1402 ($mux) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1362 ($not) with simplemap.
Mapping ac97_top.$techmap\u11.$procdff$923 ($dff) with simplemap.
Mapping ac97_top.$techmap\u11.$procdff$924 ($dff) with simplemap.
Mapping ac97_top.$techmap\u11.$procdff$922 ($dff) with simplemap.
Mapping ac97_top.$techmap\u11.$procdff$921 ($dff) with simplemap.
Mapping ac97_top.$techmap\u11.$procdff$920 ($dff) with simplemap.
Mapping ac97_top.$memory\u11.mem$wrmux[2][0][0]$1384 ($mux) with simplemap.
Mapping ac97_top.$techmap\u11.$procdff$918 ($dff) with simplemap.
Mapping ac97_top.$memory\u11.mem$wren[2][0][0]$1382 ($and) with simplemap.
Mapping ac97_top.$techmap\u11.$procmux$774 ($mux) with simplemap.
Mapping ac97_top.$techmap\u11.$procmux$771 ($mux) with simplemap.
Mapping ac97_top.$techmap\u11.$procmux$768 ($mux) with simplemap.
Mapping ac97_top.$techmap\u11.$procmux$765 ($mux) with simplemap.
Mapping ac97_top.$techmap\u11.$procmux$762 ($mux) with simplemap.
Mapping ac97_top.$techmap\u11.$procmux$758 using $paramod\_90_pmux\WIDTH=32\S_WIDTH=2.
Mapping ac97_top.$techmap\u11.$procmux$759_CMP0 ($eq) with simplemap.
Mapping ac97_top.$memory\u5.mem[2]$1498 ($dff) with simplemap.
Mapping ac97_top.$memory\u10.mem$wrmux[2][0][0]$1333 ($mux) with simplemap.
Mapping ac97_top.$techmap\u11.$and$ac97_in_fifo.v:160$82 ($and) with simplemap.
Mapping ac97_top.$techmap\u11.$or$ac97_in_fifo.v:160$81 ($or) with simplemap.
Mapping ac97_top.$techmap\u11.$and$ac97_in_fifo.v:160$80 ($and) with simplemap.
Mapping ac97_top.$techmap\u11.$logic_not$ac97_in_fifo.v:160$79 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u11.$and$ac97_in_fifo.v:150$73 ($and) with simplemap.
Mapping ac97_top.$memory\u7.mem$wren[2][0][0]$1637 ($and) with simplemap.
Mapping ac97_top.$techmap\u11.$and$ac97_in_fifo.v:142$68 ($and) with simplemap.
Mapping ac97_top.$techmap\u11.$ne$ac97_in_fifo.v:142$67 ($ne) with simplemap.
Mapping ac97_top.$techmap\u11.$eq$ac97_in_fifo.v:142$66 ($eq) with simplemap.
Mapping ac97_top.$techmap\u11.$and$ac97_in_fifo.v:139$64 ($and) with simplemap.
Mapping ac97_top.$techmap\u11.$ternary$ac97_in_fifo.v:139$63 ($and) with simplemap.
Mapping ac97_top.$techmap\u11.$logic_not$ac97_in_fifo.v:139$62 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u11.$eq$ac97_in_fifo.v:139$61 ($eq) with simplemap.
Mapping ac97_top.$techmap\u11.$ternary$ac97_in_fifo.v:128$53 ($mux) with simplemap.
Mapping ac97_top.$memory\u5.mem[1]$1496 ($dff) with simplemap.
Mapping ac97_top.$techmap\u11.$eq$ac97_in_fifo.v:121$48 ($logic_not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1056 ($not) with simplemap.
Mapping ac97_top.$techmap\u15.$techmap$procdff$933.$procdff$967 ($dff) with simplemap.
Mapping ac97_top.$techmap\u15.$techmap$procdff$931.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u15.$techmap$procdff$930.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u15.$techmap$procdff$929.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u15.$techmap$procdff$928.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u15.$techmap$procdff$927.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u15.$techmap$procdff$933.$procmux$965 ($mux) with simplemap.
Mapping ac97_top.$techmap\u15.$procdff$932 ($dff) with simplemap.
Mapping ac97_top.$techmap\u15.$techmap$procdff$931.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$techmap$procdff$930.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$techmap$procdff$929.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$techmap$procdff$928.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$techmap$procdff$927.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$procdff$926 ($dff) with simplemap.
Mapping ac97_top.$techmap\u15.$procdff$925 ($dff) with simplemap.
Mapping ac97_top.$techmap\u15.$procmux$807 ($mux) with simplemap.
Mapping ac97_top.$techmap\u15.$procmux$804 ($or) with simplemap.
Mapping ac97_top.$techmap\u15.$procmux$801 ($mux) with simplemap.
Mapping ac97_top.$techmap\u15.$procmux$798 ($or) with simplemap.
Mapping ac97_top.$techmap\u15.$procmux$795 ($mux) with simplemap.
Mapping ac97_top.$techmap\u15.$procmux$792 ($or) with simplemap.
Mapping ac97_top.$techmap\u15.$procmux$789 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$procmux$786 ($or) with simplemap.
Mapping ac97_top.$techmap\u15.$procmux$783 ($mux) with simplemap.
Mapping ac97_top.$techmap\u15.$procmux$780 ($or) with simplemap.
Mapping ac97_top.$techmap\u15.$procmux$777 ($mux) with simplemap.
Mapping ac97_top.$techmap\u15.$and$ac97_cra.v:190$46 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$logic_not$ac97_cra.v:190$45 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u15.$and$ac97_cra.v:188$44 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$and$ac97_cra.v:183$41 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$and$ac97_cra.v:178$39 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$or$ac97_cra.v:171$36 ($or) with simplemap.
Mapping ac97_top.$techmap\u15.$and$ac97_cra.v:171$35 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$logic_not$ac97_cra.v:171$34 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u15.$and$ac97_cra.v:164$29 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$and$ac97_cra.v:159$26 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$and$ac97_cra.v:157$25 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$and$ac97_cra.v:152$22 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$and$ac97_cra.v:148$21 ($and) with simplemap.
Mapping ac97_top.$techmap\u15.$logic_not$ac97_cra.v:148$20 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u15.$or$ac97_cra.v:140$16 ($or) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1313 ($and) with simplemap.
Mapping ac97_top.$memory\u4.mem[2]$1447 ($dff) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1188 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3.
Mapping ac97_top.$techmap\u14.$procdff$861 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.$procdff$862 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.$procmux$630 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.$procmux$627 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.$not$ac97_prc.v:272$265 ($not) with simplemap.
Mapping ac97_top.$techmap\u14.$not$ac97_prc.v:252$264 ($not) with simplemap.
Mapping ac97_top.$techmap\u14.$not$ac97_prc.v:239$263 ($not) with simplemap.
Mapping ac97_top.$techmap\u14.$not$ac97_prc.v:221$262 ($not) with simplemap.
Mapping ac97_top.$techmap\u14.$not$ac97_prc.v:207$261 ($not) with simplemap.
Mapping ac97_top.$techmap\u14.$not$ac97_prc.v:194$260 ($not) with simplemap.
Mapping ac97_top.$techmap\u14.$and$ac97_prc.v:185$259 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.$reduce_or$ac97_prc.v:162$256 ($reduce_or) with simplemap.
Mapping ac97_top.$memory\u11.mem$wrmux[1][0][0]$1376 ($mux) with simplemap.
Mapping ac97_top.$memory\u11.mem$wren[1][0][0]$1374 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:354:replace_macc$1006 ($macc) with maccmap.
  add \u7.wp [1:0] (2 bits, unsigned)
  sub \u7.rp [2:1] (2 bits, unsigned)
  add 2'11 (2 bits, unsigned)
Mapping ac97_top.$auto$alumacc.cc:354:replace_macc$1005 ($macc) with maccmap.
  add \u8.wp [1:0] (2 bits, unsigned)
  sub \u8.rp [2:1] (2 bits, unsigned)
  add 2'11 (2 bits, unsigned)
Mapping ac97_top.$auto$alumacc.cc:354:replace_macc$1004 ($macc) with maccmap.
  add \u9.rp [1:0] (2 bits, unsigned)
  sub \u9.wp [2:1] (2 bits, unsigned)
  add 2'11 (2 bits, unsigned)
Mapping ac97_top.$techmap\u9.$procdff$923 ($dff) with simplemap.
Mapping ac97_top.$techmap\u9.$procdff$924 ($dff) with simplemap.
Mapping ac97_top.$techmap\u9.$procdff$922 ($dff) with simplemap.
Mapping ac97_top.$techmap\u9.$procdff$921 ($dff) with simplemap.
Mapping ac97_top.$techmap\u9.$procdff$920 ($dff) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1380 ($and) with simplemap.
Mapping ac97_top.$techmap\u9.$procdff$918 ($dff) with simplemap.
Mapping ac97_top.$techmap\u9.$procmux$774 ($mux) with simplemap.
Mapping ac97_top.$techmap\u9.$procmux$771 ($mux) with simplemap.
Mapping ac97_top.$techmap\u9.$procmux$768 ($mux) with simplemap.
Mapping ac97_top.$techmap\u9.$procmux$765 ($mux) with simplemap.
Mapping ac97_top.$techmap\u9.$procmux$762 ($mux) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1191 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$techmap\u9.$procmux$758 using $paramod\_90_pmux\WIDTH=32\S_WIDTH=2.
Mapping ac97_top.$techmap\u9.$procmux$759_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u9.$and$ac97_in_fifo.v:160$82 ($and) with simplemap.
Mapping ac97_top.$techmap\u9.$or$ac97_in_fifo.v:160$81 ($or) with simplemap.
Mapping ac97_top.$techmap\u9.$and$ac97_in_fifo.v:160$80 ($and) with simplemap.
Mapping ac97_top.$techmap\u9.$logic_not$ac97_in_fifo.v:160$79 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u9.$and$ac97_in_fifo.v:150$73 ($and) with simplemap.
Mapping ac97_top.$techmap\u9.$and$ac97_in_fifo.v:142$68 ($and) with simplemap.
Mapping ac97_top.$techmap\u9.$ne$ac97_in_fifo.v:142$67 ($ne) with simplemap.
Mapping ac97_top.$techmap\u9.$eq$ac97_in_fifo.v:142$66 ($eq) with simplemap.
Mapping ac97_top.$techmap\u9.$and$ac97_in_fifo.v:139$64 ($and) with simplemap.
Mapping ac97_top.$techmap\u9.$ternary$ac97_in_fifo.v:139$63 ($and) with simplemap.
Mapping ac97_top.$techmap\u9.$logic_not$ac97_in_fifo.v:139$62 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u9.$eq$ac97_in_fifo.v:139$61 ($eq) with simplemap.
Mapping ac97_top.$memory\u4.mem$wrmux[3][0][0]$1492 ($mux) with simplemap.
Mapping ac97_top.$techmap\u9.$ternary$ac97_in_fifo.v:128$53 ($mux) with simplemap.
Mapping ac97_top.$memory\u4.mem$wren[3][0][0]$1490 ($and) with simplemap.
Mapping ac97_top.$techmap\u9.$eq$ac97_in_fifo.v:121$48 ($logic_not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:354:replace_macc$1003 ($macc) with maccmap.
  add \u10.rp [1:0] (2 bits, unsigned)
  sub \u10.wp [2:1] (2 bits, unsigned)
  add 2'11 (2 bits, unsigned)
Mapping ac97_top.$auto$alumacc.cc:354:replace_macc$1002 ($macc) with maccmap.
  add \u5.wp [1:0] (2 bits, unsigned)
  sub \u5.rp [2:1] (2 bits, unsigned)
  add 2'11 (2 bits, unsigned)
Mapping ac97_top.$auto$alumacc.cc:354:replace_macc$1001 ($macc) with maccmap.
  add \u3.wp [1:0] (2 bits, unsigned)
  sub \u3.rp [2:1] (2 bits, unsigned)
  add 2'11 (2 bits, unsigned)
Mapping ac97_top.$auto$alumacc.cc:354:replace_macc$1000 ($macc) with maccmap.
  add \u4.wp [1:0] (2 bits, unsigned)
  sub \u4.rp [2:1] (2 bits, unsigned)
  add 2'11 (2 bits, unsigned)
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1101 ($or) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$878 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$879 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$877 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$876 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$875 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$874 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$873 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$872 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$871 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$870 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$869 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$868 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$867 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$866 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$865 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$864 ($dff) with simplemap.
Mapping ac97_top.$techmap\u12.$procdff$863 ($dff) with simplemap.
Mapping ac97_top.$memory\u7.mem$wren[1][0][0]$1629 ($and) with simplemap.

5.19.14. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 32
Parameter \S_WIDTH = 6
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=32\S_WIDTH=6'.

5.19.15. Continuing TECHMAP pass.
Mapping ac97_top.$techmap\u13.$procmux$619 using $paramod\_90_pmux\WIDTH=32\S_WIDTH=6.

5.19.16. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 32
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=32\S_WIDTH=3'.

5.19.17. Continuing TECHMAP pass.
Mapping ac97_top.$techmap\u12.$procmux$633 using $paramod\_90_pmux\WIDTH=32\S_WIDTH=3.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:198$255 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$eq$ac97_wb_if.v:198$254 ($eq) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:195$252 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$eq$ac97_wb_if.v:195$251 ($eq) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:192$249 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$eq$ac97_wb_if.v:192$248 ($eq) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:189$246 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$eq$ac97_wb_if.v:189$245 ($eq) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:186$243 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$eq$ac97_wb_if.v:186$242 ($eq) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:183$240 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$eq$ac97_wb_if.v:183$239 ($eq) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:180$237 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$eq$ac97_wb_if.v:180$236 ($eq) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:177$234 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$eq$ac97_wb_if.v:177$233 ($eq) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:174$231 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1488 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:171$228 ($and) with simplemap.
Mapping ac97_top.$memory\u7.mem$wrmux[1][0][0]$1631 ($mux) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:168$225 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$not$ac97_wb_if.v:168$224 ($not) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:168$223 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:168$222 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$or$ac97_wb_if.v:168$221 ($or) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:165$219 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:165$218 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:165$217 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:165$216 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$logic_not$ac97_wb_if.v:165$215 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:163$214 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:163$213 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:163$212 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:160$210 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1635 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:160$208 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:160$207 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:160$206 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$logic_not$ac97_wb_if.v:160$205 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:157$203 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:155$201 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:155$199 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:155$198 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:155$197 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:153$195 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:153$193 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:153$192 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:150$190 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$eq$ac97_wb_if.v:150$189 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:150$188 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$logic_not$ac97_wb_if.v:150$187 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:150$186 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$and$ac97_wb_if.v:150$185 ($and) with simplemap.
Mapping ac97_top.$techmap\u12.$logic_not$ac97_wb_if.v:150$184 ($logic_not) with simplemap.
Mapping ac97_top.$memory\u10.mem[1]$1292 ($dff) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1099 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1097 ($reduce_and) with simplemap.

5.19.18. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 2
Parameter \B_WIDTH = 2
Parameter \Y_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2'.

5.19.19. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1094 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$techmap\u17.$techmap$procdff$882.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u17.$techmap$procdff$881.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u17.$techmap$procdff$880.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u17.$techmap$procdff$882.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u17.$techmap$procdff$881.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u17.$techmap$procdff$880.$procmux$958 ($and) with simplemap.

5.19.20. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=3'.

5.19.21. Continuing TECHMAP pass.
Mapping ac97_top.$techmap\u17.$procmux$644 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$memory\u5.mem$wren[3][0][0]$1541 ($and) with simplemap.
Mapping ac97_top.$memory\u10.mem$wren[2][0][0]$1331 ($and) with simplemap.
Mapping ac97_top.$techmap\u17.$and$ac97_int.v:121$180 ($and) with simplemap.
Mapping ac97_top.$techmap\u17.$and$ac97_int.v:115$177 ($and) with simplemap.
Mapping ac97_top.$techmap\u17.$and$ac97_int.v:109$174 ($and) with simplemap.
Mapping ac97_top.$techmap\u17.$and$ac97_int.v:108$173 ($and) with simplemap.
Mapping ac97_top.$techmap\u17.$and$ac97_int.v:106$170 ($and) with simplemap.
Mapping ac97_top.$memory\u5.mem$wrmux[3][0][0]$1543 ($mux) with simplemap.
Mapping ac97_top.$techmap\u17.$and$ac97_int.v:104$167 ($and) with simplemap.
Mapping ac97_top.$memory\u6.mem[1]$1547 ($dff) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1110 ($not) with simplemap.
Mapping ac97_top.$memory\u10.mem[2]$1294 ($dff) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1108 ($reduce_and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1105 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1103 ($not) with simplemap.
Mapping ac97_top.$techmap\u18.$techmap$procdff$882.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u18.$techmap$procdff$881.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u18.$techmap$procdff$880.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u18.$techmap$procdff$882.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u18.$techmap$procdff$881.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u18.$techmap$procdff$880.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1269 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$techmap\u18.$procmux$644 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1329 ($and) with simplemap.
Mapping ac97_top.$techmap\u18.$and$ac97_int.v:121$180 ($and) with simplemap.
Mapping ac97_top.$techmap\u18.$and$ac97_int.v:115$177 ($and) with simplemap.
Mapping ac97_top.$techmap\u18.$and$ac97_int.v:109$174 ($and) with simplemap.
Mapping ac97_top.$techmap\u18.$and$ac97_int.v:108$173 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1272 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1275 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3.
Mapping ac97_top.$techmap\u18.$and$ac97_int.v:106$170 ($and) with simplemap.
Mapping ac97_top.$techmap\u18.$and$ac97_int.v:104$167 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1119 ($reduce_and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1114 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1116 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1112 ($or) with simplemap.
Mapping ac97_top.$techmap\u19.$techmap$procdff$882.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u19.$techmap$procdff$881.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u19.$techmap$procdff$880.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u19.$techmap$procdff$882.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u19.$techmap$procdff$881.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u19.$techmap$procdff$880.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1260 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$techmap\u19.$procmux$644 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$techmap\u19.$and$ac97_int.v:121$180 ($and) with simplemap.
Mapping ac97_top.$techmap\u19.$and$ac97_int.v:115$177 ($and) with simplemap.
Mapping ac97_top.$techmap\u19.$and$ac97_int.v:109$174 ($and) with simplemap.
Mapping ac97_top.$techmap\u19.$and$ac97_int.v:108$173 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1263 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1266 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$techmap\u19.$and$ac97_int.v:106$170 ($and) with simplemap.
Mapping ac97_top.$techmap\u19.$and$ac97_int.v:104$167 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1130 ($reduce_and) with simplemap.
Mapping ac97_top.$memory\u10.mem[3]$1296 ($dff) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1127 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1123 ($or) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1125 ($not) with simplemap.
Mapping ac97_top.$techmap\u20.$techmap$procdff$882.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u20.$techmap$procdff$881.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u20.$techmap$procdff$880.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u20.$techmap$procdff$882.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u20.$techmap$procdff$881.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u20.$techmap$procdff$880.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1251 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$techmap\u20.$procmux$644 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$memory\u10.mem$wrmux[1][0][0]$1325 ($mux) with simplemap.
Mapping ac97_top.$techmap\u20.$and$ac97_int.v:121$180 ($and) with simplemap.
Mapping ac97_top.$techmap\u20.$and$ac97_int.v:115$177 ($and) with simplemap.
Mapping ac97_top.$techmap\u20.$and$ac97_int.v:109$174 ($and) with simplemap.
Mapping ac97_top.$techmap\u20.$and$ac97_int.v:108$173 ($and) with simplemap.
Mapping ac97_top.$techmap\u20.$and$ac97_int.v:106$170 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1254 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1257 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$techmap\u20.$and$ac97_int.v:104$167 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1138 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$memory\u10.mem$rdreg[0]$1298 ($dff) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1136 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1132 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1134 ($or) with simplemap.
Mapping ac97_top.$techmap\u21.$techmap$procdff$882.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u21.$techmap$procdff$881.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u21.$techmap$procdff$880.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u21.$techmap$procdff$882.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u21.$techmap$procdff$881.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u21.$techmap$procdff$880.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1242 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3.
Mapping ac97_top.$techmap\u21.$procmux$644 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$memory\u10.mem$wren[1][0][0]$1323 ($and) with simplemap.
Mapping ac97_top.$techmap\u21.$and$ac97_int.v:121$180 ($and) with simplemap.
Mapping ac97_top.$techmap\u21.$and$ac97_int.v:115$177 ($and) with simplemap.
Mapping ac97_top.$techmap\u21.$and$ac97_int.v:109$174 ($and) with simplemap.
Mapping ac97_top.$techmap\u21.$and$ac97_int.v:108$173 ($and) with simplemap.
Mapping ac97_top.$techmap\u21.$and$ac97_int.v:106$170 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1245 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1248 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$techmap\u21.$and$ac97_int.v:104$167 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1147 ($not) with simplemap.
Mapping ac97_top.$memory\u10.mem$rdmux[0][0][0]$1300 ($mux) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1145 ($or) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1141 ($reduce_and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1143 ($not) with simplemap.
Mapping ac97_top.$techmap\u22.$techmap$procdff$882.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u22.$techmap$procdff$881.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u22.$techmap$procdff$880.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u22.$techmap$procdff$882.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u22.$techmap$procdff$881.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u22.$techmap$procdff$880.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1233 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$techmap\u22.$procmux$644 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1321 ($and) with simplemap.
Mapping ac97_top.$techmap\u22.$and$ac97_int.v:121$180 ($and) with simplemap.
Mapping ac97_top.$techmap\u22.$and$ac97_int.v:115$177 ($and) with simplemap.
Mapping ac97_top.$techmap\u22.$and$ac97_int.v:109$174 ($and) with simplemap.
Mapping ac97_top.$techmap\u22.$and$ac97_int.v:108$173 ($and) with simplemap.
Mapping ac97_top.$techmap\u22.$and$ac97_int.v:106$170 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1236 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1239 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$techmap\u22.$and$ac97_int.v:104$167 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1156 ($or) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1154 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1152 ($reduce_and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1149 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$techmap\u23.$techmap$procdff$882.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u23.$techmap$procdff$881.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u23.$techmap$procdff$880.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u23.$techmap$procdff$882.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u23.$techmap$procdff$881.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u23.$techmap$procdff$880.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1224 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$techmap\u23.$procmux$644 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$techmap\u23.$and$ac97_int.v:121$180 ($and) with simplemap.
Mapping ac97_top.$techmap\u23.$and$ac97_int.v:115$177 ($and) with simplemap.
Mapping ac97_top.$techmap\u23.$and$ac97_int.v:109$174 ($and) with simplemap.
Mapping ac97_top.$techmap\u23.$and$ac97_int.v:108$173 ($and) with simplemap.
Mapping ac97_top.$techmap\u23.$and$ac97_int.v:106$170 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1227 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1230 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3.
Mapping ac97_top.$techmap\u23.$and$ac97_int.v:104$167 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1165 ($not) with simplemap.
Mapping ac97_top.$memory\u10.mem$rdmux[0][1][0]$1303 ($mux) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1163 ($reduce_and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1160 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1158 ($not) with simplemap.
Mapping ac97_top.$techmap\u24.$techmap$procdff$882.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u24.$techmap$procdff$881.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u24.$techmap$procdff$880.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u24.$techmap$procdff$882.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u24.$techmap$procdff$881.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u24.$techmap$procdff$880.$procmux$958 ($and) with simplemap.

5.19.22. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 6
Parameter \Y_WIDTH = 6
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6'.

5.19.23. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1215 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6.
Mapping ac97_top.$techmap\u24.$procmux$644 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$memory\u10.mem$wrmux[0][0][0]$1317 ($mux) with simplemap.
Mapping ac97_top.$techmap\u24.$and$ac97_int.v:121$180 ($and) with simplemap.
Mapping ac97_top.$techmap\u24.$and$ac97_int.v:115$177 ($and) with simplemap.
Mapping ac97_top.$techmap\u24.$and$ac97_int.v:109$174 ($and) with simplemap.
Mapping ac97_top.$techmap\u24.$and$ac97_int.v:108$173 ($and) with simplemap.
Mapping ac97_top.$techmap\u24.$and$ac97_int.v:106$170 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1218 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1221 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$techmap\u24.$and$ac97_int.v:104$167 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1174 ($reduce_and) with simplemap.
Mapping ac97_top.$memory\u10.mem$rdmux[0][1][1]$1306 ($mux) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1169 ($not) with simplemap.

5.19.24. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=5\Y_WIDTH=5'.

5.19.25. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1171 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=5\Y_WIDTH=5.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1167 ($or) with simplemap.
Mapping ac97_top.$techmap\u25.$techmap$procdff$882.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u25.$techmap$procdff$881.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u25.$techmap$procdff$880.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u25.$techmap$procdff$882.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u25.$techmap$procdff$881.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u25.$techmap$procdff$880.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1206 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6.
Mapping ac97_top.$techmap\u25.$procmux$644 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$memory\u10.mem$wren[0][0][0]$1315 ($and) with simplemap.
Mapping ac97_top.$memory\u10.mem[0]$1290 ($dff) with simplemap.
Mapping ac97_top.$techmap\u25.$and$ac97_int.v:121$180 ($and) with simplemap.
Mapping ac97_top.$techmap\u25.$and$ac97_int.v:115$177 ($and) with simplemap.
Mapping ac97_top.$techmap\u25.$and$ac97_int.v:109$174 ($and) with simplemap.
Mapping ac97_top.$techmap\u25.$and$ac97_int.v:108$173 ($and) with simplemap.
Mapping ac97_top.$techmap\u25.$and$ac97_int.v:106$170 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1209 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1212 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3.
Mapping ac97_top.$techmap\u25.$and$ac97_int.v:104$167 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:354:replace_macc$1007 ($macc) with maccmap.
  add \u11.rp [1:0] (2 bits, unsigned)
  sub \u11.wp [2:1] (2 bits, unsigned)
  add 2'11 (2 bits, unsigned)
Mapping ac97_top.$memory\u4.mem[3]$1449 ($dff) with simplemap.
Mapping ac97_top.$techmap\u13.$techmap$procdff$857.$procdff$981 ($dff) with simplemap.
Mapping ac97_top.$techmap\u13.$techmap$procdff$856.$procdff$967 ($dff) with simplemap.
Mapping ac97_top.$techmap\u13.$techmap$procdff$855.$procdff$988 ($dff) with simplemap.
Mapping ac97_top.$techmap\u13.$techmap$procdff$854.$procdff$981 ($dff) with simplemap.
Mapping ac97_top.$techmap\u13.$techmap$procdff$852.$procdff$974 ($dff) with simplemap.
Mapping ac97_top.$techmap\u13.$techmap$procdff$851.$procdff$974 ($dff) with simplemap.
Mapping ac97_top.$techmap\u13.$procdff$859 ($dff) with simplemap.
Mapping ac97_top.$techmap\u13.$procdff$858 ($dff) with simplemap.
Mapping ac97_top.$techmap\u13.$techmap$procdff$857.$procmux$979 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$techmap$procdff$856.$procmux$965 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$techmap$procdff$855.$procmux$986 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$techmap$procdff$854.$procmux$979 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procdff$853 ($dff) with simplemap.
Mapping ac97_top.$techmap\u13.$techmap$procdff$852.$procmux$972 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$techmap$procdff$851.$procmux$972 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procdff$850 ($dff) with simplemap.
Mapping ac97_top.$memory\u7.mem$wren[0][0][0]$1621 ($and) with simplemap.
Mapping ac97_top.$memory\u7.mem$wrmux[0][0][0]$1623 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$613 ($and) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$610 ($and) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$607 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$604 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$601 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$598 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$595 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$592 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$589 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$586 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$583 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$580 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$577 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$574 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$571 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$568 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$565 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$562 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$559 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$556 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$553 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$550 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$547 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$544 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$541 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$538 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$535 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$532 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$529 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$526 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$523 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$520 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$517 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$514 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$511 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$508 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$505 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$502 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$499 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$496 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$493 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$490 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$487 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$484 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$481 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$478 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$475 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$472 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$469 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$466 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$463 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$460 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$457 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$454 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$451 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$448 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$445 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$442 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$439 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$436 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$433 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$430 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$427 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$424 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$421 ($mux) with simplemap.
Mapping ac97_top.$techmap\u13.$procmux$418 ($or) with simplemap.
Mapping ac97_top.$techmap\u13.$reduce_or$ac97_rf.v:300$304 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap\u13.$and$ac97_rf.v:297$302 ($and) with simplemap.
Mapping ac97_top.$techmap\u13.$and$ac97_rf.v:228$301 ($and) with simplemap.
Mapping ac97_top.$techmap\u13.$eq$ac97_rf.v:228$300 ($eq) with simplemap.
Mapping ac97_top.$techmap\u13.$and$ac97_rf.v:222$297 ($and) with simplemap.
Mapping ac97_top.$techmap\u13.$eq$ac97_rf.v:222$296 ($eq) with simplemap.
Mapping ac97_top.$techmap\u13.$and$ac97_rf.v:209$290 ($and) with simplemap.
Mapping ac97_top.$techmap\u13.$eq$ac97_rf.v:209$289 ($eq) with simplemap.
Mapping ac97_top.$techmap\u13.$and$ac97_rf.v:207$288 ($and) with simplemap.
Mapping ac97_top.$techmap\u13.$eq$ac97_rf.v:207$287 ($eq) with simplemap.
Mapping ac97_top.$techmap\u13.$and$ac97_rf.v:202$284 ($and) with simplemap.
Mapping ac97_top.$techmap\u13.$eq$ac97_rf.v:202$283 ($eq) with simplemap.
Mapping ac97_top.$techmap\u13.$and$ac97_rf.v:197$280 ($and) with simplemap.
Mapping ac97_top.$techmap\u13.$eq$ac97_rf.v:197$279 ($eq) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1627 ($and) with simplemap.
Mapping ac97_top.$techmap\u13.$and$ac97_rf.v:187$273 ($and) with simplemap.
Mapping ac97_top.$techmap\u13.$eq$ac97_rf.v:187$272 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u26.$techmap$procdff$936.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u26.$techmap$procdff$935.$procdff$953 ($dff) with simplemap.
Mapping ac97_top.$techmap\u26.$techmap$procdff$934.$procdff$946 ($dff) with simplemap.
Mapping ac97_top.$techmap\u26.$techmap$procdff$936.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u26.$techmap$procdff$935.$procmux$951 ($mux) with simplemap.
Mapping ac97_top.$techmap\u26.$techmap$procdff$934.$procmux$944 ($mux) with simplemap.
Mapping ac97_top.$techmap\u26.$procmux$822 ($mux) with simplemap.
Mapping ac97_top.$techmap\u26.$procmux$819 ($or) with simplemap.
Mapping ac97_top.$techmap\u26.$procmux$816 ($mux) with simplemap.
Mapping ac97_top.$techmap\u26.$procmux$813 ($mux) with simplemap.
Mapping ac97_top.$techmap\u26.$procmux$810 ($mux) with simplemap.
Mapping ac97_top.$techmap\u26.$eq$ac97_rst.v:96$13 ($eq) with simplemap.
Mapping ac97_top.$memory\u4.mem$wrmux[2][0][0]$1486 ($mux) with simplemap.
Mapping ac97_top.$techmap\u26.$or$ac97_rst.v:93$11 ($or) with simplemap.
Mapping ac97_top.$techmap\u26.$and$ac97_rst.v:88$8 ($and) with simplemap.
Mapping ac97_top.$techmap\u26.$ne$ac97_rst.v:88$7 ($ne) with simplemap.
Mapping ac97_top.$techmap\u26.$eq$ac97_rst.v:79$3 ($eq) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1415 ($and) with simplemap.
Mapping ac97_top.$memory\u3.mem$wrmux[0][0][0]$1419 ($mux) with simplemap.
Mapping ac97_top.$memory\u3.mem$wren[0][0][0]$1417 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1423 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1121 ($not) with simplemap.
Mapping ac97_top.$techmap\u2.$techmap$procdff$849.$procdff$995 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$techmap$procdff$832.$procdff$946 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$techmap$procdff$831.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$techmap$procdff$849.$procmux$993 ($mux) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$848 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$847 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$846 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$845 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$844 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$843 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$842 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$841 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$840 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$839 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$838 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$837 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$836 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$835 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$834 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$833 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$techmap$procdff$832.$procmux$944 ($mux) with simplemap.
Mapping ac97_top.$techmap\u2.$techmap$procdff$831.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u2.$procdff$830 ($dff) with simplemap.
Mapping ac97_top.$techmap\u2.$procmux$415 ($mux) with simplemap.
Mapping ac97_top.$techmap\u2.$procmux$412 ($mux) with simplemap.
Mapping ac97_top.$techmap\u2.$procmux$409 ($mux) with simplemap.
Mapping ac97_top.$techmap\u2.$procmux$406 ($mux) with simplemap.
Mapping ac97_top.$techmap\u2.$procmux$403 ($or) with simplemap.
Mapping ac97_top.$techmap\u2.$procmux$400 ($mux) with simplemap.
Mapping ac97_top.$techmap\u2.$procmux$397 ($mux) with simplemap.
Mapping ac97_top.$memory\u4.mem$wren[2][0][0]$1484 ($and) with simplemap.
Mapping ac97_top.$techmap\u2.$eq$ac97_soc.v:194$354 ($eq) with simplemap.
Mapping ac97_top.$techmap\u2.$and$ac97_soc.v:192$353 ($and) with simplemap.
Mapping ac97_top.$techmap\u2.$eq$ac97_soc.v:173$346 ($eq) with simplemap.
Mapping ac97_top.$techmap\u2.$or$ac97_soc.v:168$344 ($or) with simplemap.
Mapping ac97_top.$techmap\u2.$and$ac97_soc.v:168$343 ($and) with simplemap.
Mapping ac97_top.$techmap\u2.$logic_not$ac97_soc.v:168$342 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u2.$and$ac97_soc.v:168$341 ($and) with simplemap.
Mapping ac97_top.$techmap\u2.$logic_not$ac97_soc.v:168$340 ($logic_not) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1464 ($not) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1482 ($and) with simplemap.
Mapping ac97_top.$memory\u4.mem$wrmux[1][0][0]$1478 ($mux) with simplemap.
Mapping ac97_top.$techmap\u2.$eq$ac97_soc.v:133$322 ($eq) with simplemap.
Mapping ac97_top.$techmap\u2.$eq$ac97_soc.v:130$320 ($eq) with simplemap.
Mapping ac97_top.$techmap\u2.$or$ac97_soc.v:124$316 ($or) with simplemap.
Mapping ac97_top.$techmap\u2.$and$ac97_soc.v:124$315 ($and) with simplemap.
Mapping ac97_top.$memory\u4.mem$wren[1][0][0]$1476 ($and) with simplemap.
Mapping ac97_top.$techmap\u2.$eq$ac97_soc.v:121$310 ($logic_not) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1474 ($and) with simplemap.
Mapping ac97_top.$techmap\u2.$or$ac97_soc.v:107$305 ($or) with simplemap.
Mapping ac97_top.$techmap\u0.$procdff$894 ($dff) with simplemap.
Mapping ac97_top.$techmap\u0.$procdff$895 ($dff) with simplemap.
Mapping ac97_top.$techmap\u0.$procdff$893 ($dff) with simplemap.
Mapping ac97_top.$techmap\u0.$procdff$892 ($dff) with simplemap.
Mapping ac97_top.$techmap\u0.$procdff$891 ($dff) with simplemap.
Mapping ac97_top.$techmap\u0.$procdff$890 ($dff) with simplemap.
Mapping ac97_top.$techmap\u0.$procdff$889 ($dff) with simplemap.
Mapping ac97_top.$techmap\u0.$procdff$888 ($dff) with simplemap.
Mapping ac97_top.$techmap\u0.$procdff$887 ($dff) with simplemap.
Mapping ac97_top.$techmap\u0.$procdff$886 ($dff) with simplemap.
Mapping ac97_top.$techmap\u0.$procdff$885 ($dff) with simplemap.
Mapping ac97_top.$techmap\u0.$procdff$884 ($dff) with simplemap.
Mapping ac97_top.$techmap\u0.$procdff$883 ($dff) with simplemap.
Mapping ac97_top.$techmap\u0.$procmux$685 ($mux) with simplemap.
Mapping ac97_top.$techmap\u0.$procmux$682 ($mux) with simplemap.
Mapping ac97_top.$techmap\u0.$procmux$679 ($mux) with simplemap.
Mapping ac97_top.$techmap\u0.$procmux$676 ($mux) with simplemap.
Mapping ac97_top.$techmap\u0.$procmux$673 ($mux) with simplemap.
Mapping ac97_top.$techmap\u0.$procmux$670 ($mux) with simplemap.
Mapping ac97_top.$techmap\u0.$procmux$667 ($mux) with simplemap.
Mapping ac97_top.$techmap\u0.$procmux$664 ($mux) with simplemap.
Mapping ac97_top.$techmap\u0.$procmux$661 ($mux) with simplemap.
Mapping ac97_top.$techmap\u0.$procmux$658 ($mux) with simplemap.
Mapping ac97_top.$techmap\u0.$procmux$655 ($mux) with simplemap.
Mapping ac97_top.$techmap\u0.$procmux$652 ($mux) with simplemap.
Mapping ac97_top.$techmap\u0.$procmux$649 ($mux) with simplemap.

5.19.26. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 7
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=8\Y_WIDTH=8'.

5.19.27. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1053 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=8\Y_WIDTH=8.
Mapping ac97_top.$techmap\u14.u8.$procdff$897 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$procdff$898 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$procdff$896 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$procmux$694 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$procmux$691 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$procmux$688 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$and$ac97_fifo_ctrl.v:111$149 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$and$ac97_fifo_ctrl.v:111$148 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:111$147 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$and$ac97_fifo_ctrl.v:109$146 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$and$ac97_fifo_ctrl.v:105$144 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:105$143 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$and$ac97_fifo_ctrl.v:105$142 ($and) with simplemap.
Mapping ac97_top.$memory\u6.mem$wren[2][0][0]$1586 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1584 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$and$ac97_fifo_ctrl.v:105$138 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$and$ac97_fifo_ctrl.v:105$137 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:105$135 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$and$ac97_fifo_ctrl.v:102$134 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$or$ac97_fifo_ctrl.v:102$133 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$and$ac97_fifo_ctrl.v:102$132 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:102$131 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$and$ac97_fifo_ctrl.v:102$130 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$and$ac97_fifo_ctrl.v:102$129 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$logic_not$ac97_fifo_ctrl.v:102$128 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u8.$and$ac97_fifo_ctrl.v:102$127 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1051 ($reduce_and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1049 ($not) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$procdff$897 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$procdff$898 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$procdff$896 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$procmux$694 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$procmux$691 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$procmux$688 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$and$ac97_fifo_ctrl.v:111$149 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$and$ac97_fifo_ctrl.v:111$148 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:111$147 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$and$ac97_fifo_ctrl.v:109$146 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$and$ac97_fifo_ctrl.v:105$144 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:105$143 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$and$ac97_fifo_ctrl.v:105$142 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1590 ($and) with simplemap.
Mapping ac97_top.$memory\u6.mem$wrmux[2][0][0]$1588 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$and$ac97_fifo_ctrl.v:105$138 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$and$ac97_fifo_ctrl.v:105$137 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:105$135 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$and$ac97_fifo_ctrl.v:102$134 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$or$ac97_fifo_ctrl.v:102$133 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$and$ac97_fifo_ctrl.v:102$132 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:102$131 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$and$ac97_fifo_ctrl.v:102$130 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$and$ac97_fifo_ctrl.v:102$129 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$logic_not$ac97_fifo_ctrl.v:102$128 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u7.$and$ac97_fifo_ctrl.v:102$127 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1044 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1046 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=8\Y_WIDTH=8.
Mapping ac97_top.$techmap\u14.u6.$procdff$897 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$procdff$898 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$procdff$896 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$procmux$694 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$procmux$691 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$procmux$688 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$and$ac97_fifo_ctrl.v:111$149 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$and$ac97_fifo_ctrl.v:111$148 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:111$147 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$and$ac97_fifo_ctrl.v:109$146 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$and$ac97_fifo_ctrl.v:105$144 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:105$143 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$and$ac97_fifo_ctrl.v:105$142 ($and) with simplemap.
Mapping ac97_top.$memory\u6.mem$wrmux[3][0][0]$1594 ($mux) with simplemap.
Mapping ac97_top.$memory\u6.mem$wren[3][0][0]$1592 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$and$ac97_fifo_ctrl.v:105$138 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$and$ac97_fifo_ctrl.v:105$137 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:105$135 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$and$ac97_fifo_ctrl.v:102$134 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$or$ac97_fifo_ctrl.v:102$133 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$and$ac97_fifo_ctrl.v:102$132 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:102$131 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$and$ac97_fifo_ctrl.v:102$130 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$and$ac97_fifo_ctrl.v:102$129 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$logic_not$ac97_fifo_ctrl.v:102$128 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u6.$and$ac97_fifo_ctrl.v:102$127 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1042 ($or) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1040 ($not) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$procdff$897 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$procdff$898 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$procdff$896 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$procmux$694 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$procmux$691 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$procmux$688 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$and$ac97_fifo_ctrl.v:111$149 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$and$ac97_fifo_ctrl.v:111$148 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:111$147 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$and$ac97_fifo_ctrl.v:109$146 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$and$ac97_fifo_ctrl.v:105$144 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:105$143 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$and$ac97_fifo_ctrl.v:105$142 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$and$ac97_fifo_ctrl.v:105$138 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$and$ac97_fifo_ctrl.v:105$137 ($and) with simplemap.
Mapping ac97_top.$memory\u7.mem[1]$1598 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$and$ac97_fifo_ctrl.v:102$134 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$or$ac97_fifo_ctrl.v:102$133 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$and$ac97_fifo_ctrl.v:102$132 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:102$131 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$and$ac97_fifo_ctrl.v:102$130 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$and$ac97_fifo_ctrl.v:102$129 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$logic_not$ac97_fifo_ctrl.v:102$128 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u5.$and$ac97_fifo_ctrl.v:102$127 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1038 ($reduce_and) with simplemap.

5.19.28. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 8
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8'.

5.19.29. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1035 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8.
Mapping ac97_top.$techmap\u14.u4.$procdff$897 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$procdff$898 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$procdff$896 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$procmux$694 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$procmux$691 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$procmux$688 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$and$ac97_fifo_ctrl.v:111$149 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$and$ac97_fifo_ctrl.v:111$148 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:111$147 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$and$ac97_fifo_ctrl.v:109$146 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$and$ac97_fifo_ctrl.v:105$144 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:105$143 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$and$ac97_fifo_ctrl.v:105$142 ($and) with simplemap.
Mapping ac97_top.$memory\u7.mem[3]$1602 ($dff) with simplemap.
Mapping ac97_top.$memory\u7.mem[2]$1600 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$and$ac97_fifo_ctrl.v:105$138 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$and$ac97_fifo_ctrl.v:105$137 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$and$ac97_fifo_ctrl.v:102$134 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$or$ac97_fifo_ctrl.v:102$133 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$and$ac97_fifo_ctrl.v:102$132 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:102$131 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$and$ac97_fifo_ctrl.v:102$130 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$and$ac97_fifo_ctrl.v:102$129 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$logic_not$ac97_fifo_ctrl.v:102$128 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u4.$and$ac97_fifo_ctrl.v:102$127 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1033 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1029 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1031 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$procdff$897 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$procdff$898 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$procdff$896 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$procmux$694 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$procmux$691 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$procmux$688 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$and$ac97_fifo_ctrl.v:111$149 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$and$ac97_fifo_ctrl.v:111$148 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:111$147 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$and$ac97_fifo_ctrl.v:109$146 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$and$ac97_fifo_ctrl.v:105$144 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:105$143 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$and$ac97_fifo_ctrl.v:105$142 ($and) with simplemap.
Mapping ac97_top.$memory\u7.mem$rdmux[0][0][0]$1606 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$and$ac97_fifo_ctrl.v:105$138 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$and$ac97_fifo_ctrl.v:105$137 ($and) with simplemap.
Mapping ac97_top.$memory\u7.mem$rdreg[0]$1604 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$and$ac97_fifo_ctrl.v:102$134 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$or$ac97_fifo_ctrl.v:102$133 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$and$ac97_fifo_ctrl.v:102$132 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:102$131 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$and$ac97_fifo_ctrl.v:102$130 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$and$ac97_fifo_ctrl.v:102$129 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$logic_not$ac97_fifo_ctrl.v:102$128 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u3.$and$ac97_fifo_ctrl.v:102$127 ($and) with simplemap.

5.19.30. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 5
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=8\Y_WIDTH=8'.

5.19.31. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1024 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=8\Y_WIDTH=8.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1027 ($reduce_and) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$procdff$897 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$procdff$898 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$procdff$896 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$procmux$694 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$procmux$691 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$procmux$688 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$and$ac97_fifo_ctrl.v:111$149 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$and$ac97_fifo_ctrl.v:111$148 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:111$147 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$and$ac97_fifo_ctrl.v:109$146 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$and$ac97_fifo_ctrl.v:105$144 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:105$143 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$and$ac97_fifo_ctrl.v:105$142 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$and$ac97_fifo_ctrl.v:105$138 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$and$ac97_fifo_ctrl.v:105$137 ($and) with simplemap.
Mapping ac97_top.$memory\u7.mem$rdmux[0][1][0]$1609 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$and$ac97_fifo_ctrl.v:102$134 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$or$ac97_fifo_ctrl.v:102$133 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$and$ac97_fifo_ctrl.v:102$132 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:102$131 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$and$ac97_fifo_ctrl.v:102$130 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$and$ac97_fifo_ctrl.v:102$129 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$logic_not$ac97_fifo_ctrl.v:102$128 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u2.$and$ac97_fifo_ctrl.v:102$127 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$procdff$897 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$procdff$898 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$procdff$896 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$procmux$694 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$procmux$691 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$procmux$688 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$and$ac97_fifo_ctrl.v:111$149 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$and$ac97_fifo_ctrl.v:111$148 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:111$147 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$and$ac97_fifo_ctrl.v:109$146 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$and$ac97_fifo_ctrl.v:105$144 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:105$143 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$and$ac97_fifo_ctrl.v:105$142 ($and) with simplemap.
Mapping ac97_top.$memory\u7.mem$rdmux[0][1][1]$1612 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$and$ac97_fifo_ctrl.v:105$138 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$and$ac97_fifo_ctrl.v:105$137 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1615 ($not) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$and$ac97_fifo_ctrl.v:102$134 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$or$ac97_fifo_ctrl.v:102$133 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$and$ac97_fifo_ctrl.v:102$132 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:102$131 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$and$ac97_fifo_ctrl.v:102$130 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$and$ac97_fifo_ctrl.v:102$129 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$logic_not$ac97_fifo_ctrl.v:102$128 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u1.$and$ac97_fifo_ctrl.v:102$127 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$procdff$897 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$procdff$898 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$procdff$896 ($dff) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$procmux$694 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$procmux$691 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$procmux$688 ($mux) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$and$ac97_fifo_ctrl.v:111$149 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$and$ac97_fifo_ctrl.v:111$148 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:111$147 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$and$ac97_fifo_ctrl.v:109$146 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$and$ac97_fifo_ctrl.v:105$144 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$143 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$and$ac97_fifo_ctrl.v:105$142 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1617 ($not) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$and$ac97_fifo_ctrl.v:105$138 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$and$ac97_fifo_ctrl.v:105$137 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1619 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:105$135 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$and$ac97_fifo_ctrl.v:102$134 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$or$ac97_fifo_ctrl.v:102$133 ($or) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$and$ac97_fifo_ctrl.v:102$132 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:102$131 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$and$ac97_fifo_ctrl.v:102$130 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$and$ac97_fifo_ctrl.v:102$129 ($and) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$logic_not$ac97_fifo_ctrl.v:102$128 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u14.u0.$and$ac97_fifo_ctrl.v:102$127 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1086 ($reduce_and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1088 ($not) with simplemap.
Mapping ac97_top.$memory\u9.mem$wrmux[3][0][0]$1747 ($mux) with simplemap.
Mapping ac97_top.$memory\u9.mem$wren[3][0][0]$1745 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1743 ($and) with simplemap.
Mapping ac97_top.$memory\u9.mem$wrmux[2][0][0]$1741 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$techmap$procdff$828.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$procdff$829 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$techmap$procdff$828.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$procmux$395_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$procmux$394_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$procmux$392 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$techmap\u16.u7.$procmux$393_CMP0 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$procmux$389 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$procmux$386 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$and$ac97_dma_req.v:110$380 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$and$ac97_dma_req.v:110$378 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$and$ac97_dma_req.v:105$375 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$logic_not$ac97_dma_req.v:105$374 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$and$ac97_dma_req.v:101$372 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$and$ac97_dma_req.v:100$370 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$or$ac97_dma_req.v:100$369 ($or) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1466 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$and$ac97_dma_req.v:100$367 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$and$ac97_dma_req.v:98$366 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$or$ac97_dma_req.v:98$365 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$eq$ac97_dma_req.v:98$364 ($not) with simplemap.
Mapping ac97_top.$memory\u6.mem[3]$1551 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$and$ac97_dma_req.v:96$362 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$or$ac97_dma_req.v:96$361 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u7.$eq$ac97_dma_req.v:96$360 ($logic_not) with simplemap.
Mapping ac97_top.$memory\u9.mem$wren[2][0][0]$1739 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1737 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1090 ($or) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1413 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1092 ($not) with simplemap.
Mapping ac97_top.$memory\u9.mem$wrmux[1][0][0]$1733 ($mux) with simplemap.
Mapping ac97_top.$memory\u9.mem$wren[1][0][0]$1731 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1729 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$techmap$procdff$828.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$procdff$829 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$techmap$procdff$828.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$procmux$395_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$procmux$394_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$procmux$392 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$techmap\u16.u8.$procmux$393_CMP0 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$procmux$389 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$procmux$386 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$and$ac97_dma_req.v:110$380 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$and$ac97_dma_req.v:110$378 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$and$ac97_dma_req.v:105$375 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$logic_not$ac97_dma_req.v:105$374 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$and$ac97_dma_req.v:101$372 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$and$ac97_dma_req.v:100$370 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$or$ac97_dma_req.v:100$369 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$and$ac97_dma_req.v:100$367 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$and$ac97_dma_req.v:98$366 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$or$ac97_dma_req.v:98$365 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$eq$ac97_dma_req.v:98$364 ($not) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$and$ac97_dma_req.v:96$362 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$or$ac97_dma_req.v:96$361 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u8.$eq$ac97_dma_req.v:96$360 ($logic_not) with simplemap.
Mapping ac97_top.$memory\u6.mem[2]$1549 ($dff) with simplemap.
Mapping ac97_top.$memory\u9.mem$wrmux[0][0][0]$1725 ($mux) with simplemap.
Mapping ac97_top.$memory\u9.mem$wren[0][0][0]$1723 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1721 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1411 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1083 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1719 ($not) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1717 ($not) with simplemap.
Mapping ac97_top.$memory\u9.mem$rdmux[0][1][1]$1714 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$techmap$procdff$828.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$procdff$829 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$techmap$procdff$828.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$procmux$395_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$procmux$394_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$procmux$392 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$techmap\u16.u6.$procmux$393_CMP0 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$procmux$389 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$procmux$386 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$and$ac97_dma_req.v:110$380 ($and) with simplemap.
Mapping ac97_top.$memory\u6.mem$rdreg[0]$1553 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$and$ac97_dma_req.v:110$378 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$and$ac97_dma_req.v:105$375 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$logic_not$ac97_dma_req.v:105$374 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$and$ac97_dma_req.v:101$372 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$and$ac97_dma_req.v:100$370 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$or$ac97_dma_req.v:100$369 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$and$ac97_dma_req.v:100$367 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$and$ac97_dma_req.v:98$366 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$or$ac97_dma_req.v:98$365 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$eq$ac97_dma_req.v:98$364 ($not) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$and$ac97_dma_req.v:96$362 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$or$ac97_dma_req.v:96$361 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u6.$eq$ac97_dma_req.v:96$360 ($logic_not) with simplemap.
Mapping ac97_top.$memory\u6.mem$rdmux[0][0][0]$1555 ($mux) with simplemap.
Mapping ac97_top.$memory\u9.mem$rdmux[0][1][0]$1711 ($mux) with simplemap.
Mapping ac97_top.$memory\u9.mem$rdmux[0][0][0]$1708 ($mux) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1081 ($not) with simplemap.
Mapping ac97_top.$memory\u9.mem$rdreg[0]$1706 ($dff) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:58:get_gt$1079 ($or) with simplemap.
Mapping ac97_top.$memory\u9.mem[3]$1704 ($dff) with simplemap.
Mapping ac97_top.$memory\u9.mem[2]$1702 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$techmap$procdff$828.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$procdff$829 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$techmap$procdff$828.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$procmux$395_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$procmux$394_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$procmux$392 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$techmap\u16.u5.$procmux$393_CMP0 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$procmux$389 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$procmux$386 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$and$ac97_dma_req.v:110$380 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$and$ac97_dma_req.v:110$378 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$and$ac97_dma_req.v:105$375 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$logic_not$ac97_dma_req.v:105$374 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$and$ac97_dma_req.v:101$372 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$and$ac97_dma_req.v:100$370 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$or$ac97_dma_req.v:100$369 ($or) with simplemap.
Mapping ac97_top.$memory\u4.mem$wren[0][0][0]$1468 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$and$ac97_dma_req.v:100$367 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$and$ac97_dma_req.v:98$366 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$or$ac97_dma_req.v:98$365 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$eq$ac97_dma_req.v:98$364 ($not) with simplemap.
Mapping ac97_top.$memory\u6.mem$rdmux[0][1][0]$1558 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$and$ac97_dma_req.v:96$362 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$or$ac97_dma_req.v:96$361 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u5.$eq$ac97_dma_req.v:96$360 ($logic_not) with simplemap.
Mapping ac97_top.$memory\u9.mem[1]$1700 ($dff) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1077 ($not) with simplemap.
Mapping ac97_top.$memory\u8.mem$wrmux[3][0][0]$1696 ($mux) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1075 ($reduce_and) with simplemap.
Mapping ac97_top.$memory\u8.mem$wren[3][0][0]$1694 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1692 ($and) with simplemap.
Mapping ac97_top.$memory\u8.mem$wrmux[2][0][0]$1690 ($mux) with simplemap.
Mapping ac97_top.$memory\u8.mem$wren[2][0][0]$1688 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$techmap$procdff$828.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$procdff$829 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$techmap$procdff$828.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$procmux$395_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$procmux$394_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$procmux$392 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$techmap\u16.u4.$procmux$393_CMP0 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$procmux$389 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$procmux$386 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$and$ac97_dma_req.v:110$380 ($and) with simplemap.
Mapping ac97_top.$memory\u6.mem$rdmux[0][1][1]$1561 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$and$ac97_dma_req.v:110$378 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$and$ac97_dma_req.v:105$375 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$logic_not$ac97_dma_req.v:105$374 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$and$ac97_dma_req.v:101$372 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1564 ($not) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$and$ac97_dma_req.v:100$370 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$or$ac97_dma_req.v:100$369 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$and$ac97_dma_req.v:100$367 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$and$ac97_dma_req.v:98$366 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$or$ac97_dma_req.v:98$365 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$eq$ac97_dma_req.v:98$364 ($not) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$and$ac97_dma_req.v:96$362 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$or$ac97_dma_req.v:96$361 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u4.$eq$ac97_dma_req.v:96$360 ($logic_not) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1686 ($and) with simplemap.
Mapping ac97_top.$memory\u8.mem$wrmux[1][0][0]$1682 ($mux) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1070 ($not) with simplemap.
Mapping ac97_top.$memory\u3.mem$rdmux[0][1][1]$1408 ($mux) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1072 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$memory\u8.mem$wren[1][0][0]$1680 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1678 ($and) with simplemap.
Mapping ac97_top.$memory\u8.mem$wrmux[0][0][0]$1674 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$techmap$procdff$828.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$procdff$829 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$techmap$procdff$828.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$procmux$395_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$procmux$394_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$procmux$392 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$techmap\u16.u3.$procmux$393_CMP0 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$procmux$389 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$procmux$386 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$and$ac97_dma_req.v:110$380 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$and$ac97_dma_req.v:110$378 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$and$ac97_dma_req.v:105$375 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$logic_not$ac97_dma_req.v:105$374 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$and$ac97_dma_req.v:101$372 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1568 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$and$ac97_dma_req.v:100$370 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$or$ac97_dma_req.v:100$369 ($or) with simplemap.
Mapping ac97_top.$memory\u4.mem$wrmux[0][0][0]$1470 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$and$ac97_dma_req.v:100$367 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$and$ac97_dma_req.v:98$366 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$or$ac97_dma_req.v:98$365 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$eq$ac97_dma_req.v:98$364 ($not) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1566 ($not) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$and$ac97_dma_req.v:96$362 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$or$ac97_dma_req.v:96$361 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u3.$eq$ac97_dma_req.v:96$360 ($logic_not) with simplemap.
Mapping ac97_top.$memory\u8.mem$wren[0][0][0]$1672 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1670 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1668 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1067 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8.
Mapping ac97_top.$auto$memory_map.cc:65:addr_decode$1666 ($not) with simplemap.
Mapping ac97_top.$memory\u8.mem$rdmux[0][1][1]$1663 ($mux) with simplemap.
Mapping ac97_top.$memory\u8.mem$rdmux[0][1][0]$1660 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$techmap$procdff$828.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$procdff$829 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$techmap$procdff$828.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$procmux$395_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$procmux$394_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$procmux$392 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$techmap\u16.u2.$procmux$393_CMP0 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$procmux$389 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$procmux$386 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$and$ac97_dma_req.v:110$380 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$and$ac97_dma_req.v:110$378 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$and$ac97_dma_req.v:105$375 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$logic_not$ac97_dma_req.v:105$374 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$and$ac97_dma_req.v:101$372 ($and) with simplemap.
Mapping ac97_top.$memory\u6.mem$wrmux[0][0][0]$1572 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$and$ac97_dma_req.v:100$370 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$or$ac97_dma_req.v:100$369 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$and$ac97_dma_req.v:100$367 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$and$ac97_dma_req.v:98$366 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$or$ac97_dma_req.v:98$365 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$eq$ac97_dma_req.v:98$364 ($not) with simplemap.
Mapping ac97_top.$memory\u6.mem$wren[0][0][0]$1570 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$and$ac97_dma_req.v:96$362 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$or$ac97_dma_req.v:96$361 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u2.$eq$ac97_dma_req.v:96$360 ($logic_not) with simplemap.
Mapping ac97_top.$memory\u8.mem$rdmux[0][0][0]$1657 ($mux) with simplemap.
Mapping ac97_top.$memory\u8.mem$rdreg[0]$1655 ($dff) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1065 ($reduce_and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:78:get_cf$1063 ($not) with simplemap.
Mapping ac97_top.$memory\u8.mem[3]$1653 ($dff) with simplemap.
Mapping ac97_top.$memory\u8.mem[2]$1651 ($dff) with simplemap.
Mapping ac97_top.$memory\u8.mem[1]$1649 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$techmap$procdff$828.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$procdff$829 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$techmap$procdff$828.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$procmux$395_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$procmux$394_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$procmux$392 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$techmap\u16.u1.$procmux$393_CMP0 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$procmux$389 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$procmux$386 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$and$ac97_dma_req.v:110$380 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$and$ac97_dma_req.v:110$378 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$and$ac97_dma_req.v:105$375 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$logic_not$ac97_dma_req.v:105$374 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$and$ac97_dma_req.v:101$372 ($and) with simplemap.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1576 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$and$ac97_dma_req.v:100$370 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$or$ac97_dma_req.v:100$369 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$and$ac97_dma_req.v:100$367 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$and$ac97_dma_req.v:98$366 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$or$ac97_dma_req.v:98$365 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$eq$ac97_dma_req.v:98$364 ($not) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$and$ac97_dma_req.v:96$362 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$or$ac97_dma_req.v:96$361 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u1.$eq$ac97_dma_req.v:96$360 ($logic_not) with simplemap.
Mapping ac97_top.$memory\u7.mem$wrmux[3][0][0]$1645 ($mux) with simplemap.
Mapping ac97_top.$memory\u7.mem$wren[3][0][0]$1643 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:64:get_eq$1058 ($reduce_and) with simplemap.
Mapping ac97_top.$memory\u3.mem$rdmux[0][1][0]$1405 ($mux) with simplemap.

5.19.32. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 6
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=8\Y_WIDTH=8'.

5.19.33. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1060 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=8\Y_WIDTH=8.
Mapping ac97_top.$auto$memory_map.cc:70:addr_decode$1641 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$techmap$procdff$828.$procdff$960 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$procdff$829 ($dff) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$techmap$procdff$828.$procmux$958 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$procmux$395_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$procmux$394_CMP0 ($eq) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$procmux$392 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping ac97_top.$techmap\u16.u0.$procmux$393_CMP0 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$procmux$389 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$procmux$386 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$and$ac97_dma_req.v:110$380 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$and$ac97_dma_req.v:110$378 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$and$ac97_dma_req.v:105$375 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$logic_not$ac97_dma_req.v:105$374 ($logic_not) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$and$ac97_dma_req.v:101$372 ($and) with simplemap.
Mapping ac97_top.$memory\u6.mem$wrmux[1][0][0]$1580 ($mux) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$and$ac97_dma_req.v:100$370 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$or$ac97_dma_req.v:100$369 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$and$ac97_dma_req.v:100$367 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$and$ac97_dma_req.v:98$366 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$or$ac97_dma_req.v:98$365 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$eq$ac97_dma_req.v:98$364 ($not) with simplemap.
Mapping ac97_top.$memory\u6.mem$wren[1][0][0]$1578 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$and$ac97_dma_req.v:96$362 ($and) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$or$ac97_dma_req.v:96$361 ($or) with simplemap.
Mapping ac97_top.$techmap\u16.u0.$eq$ac97_dma_req.v:96$360 ($logic_not) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2285 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2286 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2287 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2288 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2289 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2290 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2291 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2292 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2293 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2294 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2295 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2296 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2297 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2298 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2299 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2300 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2301 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2303 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2302 ($reduce_or) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1197.A_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1197.B_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1197.$not$<techmap.v>:258$3252 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1185.A_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1185.B_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.$not$<techmap.v>:258$3354 ($not) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.$ternary$<techmap.v>:258$3355 ($mux) with simplemap.

5.19.34. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=4'.

5.19.35. Executing PROC pass (convert processes to netlists).

5.19.35.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.35.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.35.3. Executing PROC_INIT pass (extract init attributes).

5.19.35.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.35.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$9643'.
     1/8: $0\p[3:0] [2]
     2/8: $0\g[3:0] [2]
     3/8: $0\p[3:0] [3]
     4/8: $0\g[3:0] [3]
     5/8: $0\p[3:0] [1]
     6/8: $0\g[3:0] [1]
     7/8: $0\g[3:0] [0]
     8/8: $0\p[3:0] [0]

5.19.35.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=4.\p' from process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$9643'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=4.\g' from process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$9643'.

5.19.35.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.35.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=4.$proc$<techmap.v>:207$9643'.
Cleaned up 0 empty switches.

5.19.36. Executing OPT pass (performing simple optimizations).

5.19.36.1. Executing OPT_EXPR pass (perform const folding).

5.19.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=4'.
Removed a total of 0 cells.

5.19.36.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.36.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=4..
  removing unused `$and' cell `$and$<techmap.v>:222$9648'.
  removing unused `$and' cell `$and$<techmap.v>:222$9654'.
  removing unused `$and' cell `$and$<techmap.v>:230$9657'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.36.5. Finished fast OPT passes.

5.19.37. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1185.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.$and$<techmap.v>:260$3356 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.$xor$<techmap.v>:263$3358 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.$xor$<techmap.v>:262$3357 ($xor) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:445$2280 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$ternary$<techmap.v>:445$2281 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$and$<techmap.v>:434$2282 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$and$<techmap.v>:434$2283 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2284 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2285 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2286 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2287 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2288 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2289 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2290 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2291 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2292 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2293 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2294 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2295 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2296 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2297 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2298 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2299 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:445$2280 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$ternary$<techmap.v>:445$2281 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$and$<techmap.v>:434$2282 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$and$<techmap.v>:434$2283 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2284 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2285 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2286 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2287 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2288 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2289 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2290 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2291 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2292 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2293 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2294 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2295 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$and$<techmap.v>:434$2282 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$and$<techmap.v>:434$2283 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2284 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2285 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2286 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2287 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2288 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2289 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2290 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2291 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2292 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2293 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2294 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2295 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2296 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2297 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2298 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2299 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2300 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2301 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2303 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2302 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2296 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2297 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2298 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2299 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2300 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2301 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2303 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2302 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2300 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2301 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2303 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2302 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1197.$ternary$<techmap.v>:258$3253 ($mux) with simplemap.

5.19.38. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=3'.

5.19.39. Executing PROC pass (convert processes to netlists).

5.19.39.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.39.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.39.3. Executing PROC_INIT pass (extract init attributes).

5.19.39.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.39.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=3.$proc$<techmap.v>:207$9964'.
     1/6: $0\p[2:0] [2]
     2/6: $0\g[2:0] [2]
     3/6: $0\p[2:0] [1]
     4/6: $0\g[2:0] [1]
     5/6: $0\g[2:0] [0]
     6/6: $0\p[2:0] [0]

5.19.39.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=3.\p' from process `$paramod\_90_lcu\WIDTH=3.$proc$<techmap.v>:207$9964'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=3.\g' from process `$paramod\_90_lcu\WIDTH=3.$proc$<techmap.v>:207$9964'.

5.19.39.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.39.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=3.$proc$<techmap.v>:207$9964'.
Cleaned up 0 empty switches.

5.19.40. Executing OPT pass (performing simple optimizations).

5.19.40.1. Executing OPT_EXPR pass (perform const folding).

5.19.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=3'.
Removed a total of 0 cells.

5.19.40.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=3..
  removing unused `$and' cell `$and$<techmap.v>:230$9972'.
  removing unused `$and' cell `$and$<techmap.v>:222$9969'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.40.5. Finished fast OPT passes.

5.19.41. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1197.lcu using $paramod\_90_lcu\WIDTH=3.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1197.$and$<techmap.v>:260$3254 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1197.$xor$<techmap.v>:263$3256 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1197.$xor$<techmap.v>:262$3255 ($xor) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1182.A_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1182.B_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.$not$<techmap.v>:258$3054 ($not) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.$ternary$<techmap.v>:258$3055 ($mux) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1182.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.$and$<techmap.v>:260$3056 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.$xor$<techmap.v>:263$3058 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.$xor$<techmap.v>:262$3057 ($xor) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1200.A_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1200.B_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.$not$<techmap.v>:258$3054 ($not) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.$ternary$<techmap.v>:258$3055 ($mux) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1200.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.$and$<techmap.v>:260$3056 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.$xor$<techmap.v>:263$3058 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.$xor$<techmap.v>:262$3057 ($xor) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:445$2280 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$ternary$<techmap.v>:445$2281 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$and$<techmap.v>:434$2282 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$and$<techmap.v>:434$2283 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2284 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:445$2280 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$ternary$<techmap.v>:445$2281 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$and$<techmap.v>:434$2282 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$and$<techmap.v>:434$2283 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2284 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2285 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2286 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2287 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2288 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2289 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2290 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2291 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2292 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2293 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2294 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2295 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2296 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2297 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2298 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2299 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2300 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2301 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2303 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2302 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:445$2280 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$ternary$<techmap.v>:445$2281 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$and$<techmap.v>:434$2282 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$and$<techmap.v>:434$2283 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2284 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2285 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2286 ($reduce_or) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1203.A_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1203.B_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275 ($not) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.$ternary$<techmap.v>:258$2276 ($mux) with simplemap.

5.19.42. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 8
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=8'.

5.19.43. Executing PROC pass (convert processes to netlists).

5.19.43.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.43.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.43.3. Executing PROC_INIT pass (extract init attributes).

5.19.43.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.43.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=8.$proc$<techmap.v>:207$10292'.
     1/16: $0\p[7:0] [6]
     2/16: $0\g[7:0] [6]
     3/16: $0\p[7:0] [4]
     4/16: $0\g[7:0] [4]
     5/16: $0\p[7:0] [2]
     6/16: $0\g[7:0] [2]
     7/16: $0\p[7:0] [5]
     8/16: $0\g[7:0] [5]
     9/16: $0\p[7:0] [7]
    10/16: $0\g[7:0] [7]
    11/16: $0\p[7:0] [3]
    12/16: $0\g[7:0] [3]
    13/16: $0\p[7:0] [1]
    14/16: $0\g[7:0] [1]
    15/16: $0\g[7:0] [0]
    16/16: $0\p[7:0] [0]

5.19.43.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=8.\p' from process `$paramod\_90_lcu\WIDTH=8.$proc$<techmap.v>:207$10292'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=8.\g' from process `$paramod\_90_lcu\WIDTH=8.$proc$<techmap.v>:207$10292'.

5.19.43.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.43.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=8.$proc$<techmap.v>:207$10292'.
Cleaned up 0 empty switches.

5.19.44. Executing OPT pass (performing simple optimizations).

5.19.44.1. Executing OPT_EXPR pass (perform const folding).

5.19.44.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=8'.
Removed a total of 0 cells.

5.19.44.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.44.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=8..
  removing unused `$and' cell `$and$<techmap.v>:230$10327'.
  removing unused `$and' cell `$and$<techmap.v>:230$10324'.
  removing unused `$and' cell `$and$<techmap.v>:230$10321'.
  removing unused `$and' cell `$and$<techmap.v>:230$10318'.
  removing unused `$and' cell `$and$<techmap.v>:222$10315'.
  removing unused `$and' cell `$and$<techmap.v>:222$10309'.
  removing unused `$and' cell `$and$<techmap.v>:222$10297'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.44.5. Finished fast OPT passes.

5.19.45. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1203.lcu using $paramod\_90_lcu\WIDTH=8.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.$and$<techmap.v>:260$2277 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:263$2279 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:262$2278 ($xor) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2287 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2288 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2289 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2290 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2291 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2292 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2293 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2294 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2295 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2296 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2297 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2298 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2299 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2300 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2301 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2303 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2302 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$ternary$<techmap.v>:445$2281 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:445$2280 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.$xor$<techmap.v>:262$3357 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.$xor$<techmap.v>:263$3358 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.$and$<techmap.v>:260$3356 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1194.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.$ternary$<techmap.v>:258$3355 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.$not$<techmap.v>:258$3354 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1194.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1194.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4173 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4174 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4172 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4171 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4170 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4169 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4168 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4167 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4166 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4165 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4164 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4163 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4162 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4161 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4160 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4159 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4158 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4157 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4156 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4155 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4154 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4153 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4152 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4151 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4150 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4149 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4148 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4147 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4146 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4145 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4144 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4143 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$ternary$<techmap.v>:445$4140 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:445$4139 ($reduce_or) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:55:add$4328 ($not) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4330 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4173 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4174 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4172 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4171 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4170 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4169 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4168 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4167 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4166 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4165 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4164 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4163 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4162 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4161 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4160 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4159 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4158 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4157 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4156 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4155 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4154 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4153 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4152 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4151 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4150 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4149 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4148 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4147 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4146 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4145 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4144 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4143 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$ternary$<techmap.v>:445$4140 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:445$4139 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1188.$xor$<techmap.v>:262$3255 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1188.$xor$<techmap.v>:263$3256 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1188.$and$<techmap.v>:260$3254 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1188.lcu using $paramod\_90_lcu\WIDTH=3.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1188.$ternary$<techmap.v>:258$3253 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1188.$not$<techmap.v>:258$3252 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1188.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1188.A_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:55:add$4783 ($not) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4785 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$auto$maccmap.cc:55:add$4789 ($not) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4791 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$auto$maccmap.cc:55:add$4795 ($not) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4797 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.$xor$<techmap.v>:262$3057 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.$xor$<techmap.v>:263$3058 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.$and$<techmap.v>:260$3056 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1191.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.$ternary$<techmap.v>:258$3055 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.$not$<techmap.v>:258$3054 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1191.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1191.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4173 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4174 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4172 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4171 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4170 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4169 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4168 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4167 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4166 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4165 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4164 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4163 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4162 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4161 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4160 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4159 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4158 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4157 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4156 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4155 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4154 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4153 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4152 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4151 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4150 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4149 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4148 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4147 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4146 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4145 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4144 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4143 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$ternary$<techmap.v>:445$4140 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:445$4139 ($reduce_or) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:55:add$4945 ($not) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4947 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$auto$maccmap.cc:55:add$4951 ($not) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4953 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$auto$maccmap.cc:55:add$4957 ($not) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4959 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$auto$maccmap.cc:55:add$4963 ($not) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4965 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5088 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5089 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5087 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5086 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5085 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5084 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5083 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5082 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5081 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5080 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5079 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5078 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5077 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5076 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5075 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5074 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5073 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5072 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5071 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5070 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5069 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5068 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5067 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5066 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5065 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5064 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5063 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5062 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5061 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5060 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5059 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5058 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5053 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$ternary$<techmap.v>:445$5051 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:445$5050 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5125 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5126 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5124 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5123 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5122 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5121 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5120 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5119 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5118 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5117 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5116 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5115 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5114 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5113 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5112 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5111 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5110 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5109 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5108 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5107 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5106 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5105 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5104 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5103 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5102 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5101 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5100 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5099 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5098 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5097 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5096 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:441$5095 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$and$<techmap.v>:434$5094 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$and$<techmap.v>:434$5093 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$and$<techmap.v>:434$5092 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$ternary$<techmap.v>:445$5091 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u12.$procmux$633.$reduce_or$<techmap.v>:445$5090 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1094.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1094.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1094.$and$<techmap.v>:260$5389 ($and) with simplemap.

5.19.46. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=2'.

5.19.47. Executing PROC pass (convert processes to netlists).

5.19.47.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.47.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.47.3. Executing PROC_INIT pass (extract init attributes).

5.19.47.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.47.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=2.$proc$<techmap.v>:207$11727'.
     1/4: $0\p[1:0] [1]
     2/4: $0\g[1:0] [1]
     3/4: $0\g[1:0] [0]
     4/4: $0\p[1:0] [0]

5.19.47.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=2.\p' from process `$paramod\_90_lcu\WIDTH=2.$proc$<techmap.v>:207$11727'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=2.\g' from process `$paramod\_90_lcu\WIDTH=2.$proc$<techmap.v>:207$11727'.

5.19.47.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.47.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=2.$proc$<techmap.v>:207$11727'.
Cleaned up 0 empty switches.

5.19.48. Executing OPT pass (performing simple optimizations).

5.19.48.1. Executing OPT_EXPR pass (perform const folding).

5.19.48.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=2'.
Removed a total of 0 cells.

5.19.48.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.48.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=2..
  removing unused `$and' cell `$and$<techmap.v>:222$11732'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.48.5. Finished fast OPT passes.

5.19.49. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1094.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1094.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1094.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1094.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1094.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u17.$procmux$644.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u17.$procmux$644.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u17.$procmux$644.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u17.$procmux$644.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u17.$procmux$644.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u17.$procmux$644.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1105.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1105.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1105.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1105.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1105.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1105.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1105.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1105.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.$xor$<techmap.v>:262$3357 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.$xor$<techmap.v>:263$3358 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.$and$<techmap.v>:260$3356 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1269.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.$ternary$<techmap.v>:258$3355 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.$not$<techmap.v>:258$3354 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1269.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1269.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u18.$procmux$644.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u18.$procmux$644.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u18.$procmux$644.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u18.$procmux$644.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u18.$procmux$644.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u18.$procmux$644.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.$xor$<techmap.v>:262$3357 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.$xor$<techmap.v>:263$3358 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.$and$<techmap.v>:260$3356 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1272.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.$ternary$<techmap.v>:258$3355 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.$not$<techmap.v>:258$3354 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1272.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1272.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1275.$xor$<techmap.v>:262$3255 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1275.$xor$<techmap.v>:263$3256 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1275.$and$<techmap.v>:260$3254 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1275.lcu using $paramod\_90_lcu\WIDTH=3.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1275.$ternary$<techmap.v>:258$3253 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1275.$not$<techmap.v>:258$3252 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1275.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1275.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1116.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1116.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1116.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1116.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1116.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1116.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1116.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1116.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.$xor$<techmap.v>:262$3357 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.$xor$<techmap.v>:263$3358 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.$and$<techmap.v>:260$3356 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1260.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.$ternary$<techmap.v>:258$3355 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.$not$<techmap.v>:258$3354 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1260.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1260.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u19.$procmux$644.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u19.$procmux$644.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u19.$procmux$644.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u19.$procmux$644.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u19.$procmux$644.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u19.$procmux$644.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1263.$xor$<techmap.v>:262$3255 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1263.$xor$<techmap.v>:263$3256 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1263.$and$<techmap.v>:260$3254 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1263.lcu using $paramod\_90_lcu\WIDTH=3.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1263.$ternary$<techmap.v>:258$3253 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1263.$not$<techmap.v>:258$3252 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1263.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1263.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.$xor$<techmap.v>:262$3057 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.$xor$<techmap.v>:263$3058 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.$and$<techmap.v>:260$3056 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1266.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.$ternary$<techmap.v>:258$3055 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.$not$<techmap.v>:258$3054 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1266.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1266.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1127.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1127.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1127.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1127.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1127.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1127.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1127.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1127.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.$xor$<techmap.v>:262$3057 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.$xor$<techmap.v>:263$3058 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.$and$<techmap.v>:260$3056 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1251.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.$ternary$<techmap.v>:258$3055 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.$not$<techmap.v>:258$3054 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1251.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1251.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u20.$procmux$644.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u20.$procmux$644.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u20.$procmux$644.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u20.$procmux$644.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u20.$procmux$644.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u20.$procmux$644.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1254.$xor$<techmap.v>:262$3255 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1254.$xor$<techmap.v>:263$3256 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1254.$and$<techmap.v>:260$3254 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1254.lcu using $paramod\_90_lcu\WIDTH=3.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1254.$ternary$<techmap.v>:258$3253 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1254.$not$<techmap.v>:258$3252 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1254.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1254.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.$xor$<techmap.v>:262$3057 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.$xor$<techmap.v>:263$3058 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.$and$<techmap.v>:260$3056 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1257.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.$ternary$<techmap.v>:258$3055 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.$not$<techmap.v>:258$3054 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1257.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1257.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1138.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1138.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1138.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1138.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1138.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1138.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1138.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1138.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1242.$xor$<techmap.v>:262$3255 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1242.$xor$<techmap.v>:263$3256 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1242.$and$<techmap.v>:260$3254 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1242.lcu using $paramod\_90_lcu\WIDTH=3.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1242.$ternary$<techmap.v>:258$3253 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1242.$not$<techmap.v>:258$3252 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1242.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1242.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u21.$procmux$644.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u21.$procmux$644.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u21.$procmux$644.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u21.$procmux$644.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u21.$procmux$644.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u21.$procmux$644.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.$xor$<techmap.v>:262$3057 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.$xor$<techmap.v>:263$3058 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.$and$<techmap.v>:260$3056 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1245.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.$ternary$<techmap.v>:258$3055 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.$not$<techmap.v>:258$3054 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1245.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1245.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.$xor$<techmap.v>:262$3357 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.$xor$<techmap.v>:263$3358 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.$and$<techmap.v>:260$3356 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1248.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.$ternary$<techmap.v>:258$3355 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.$not$<techmap.v>:258$3354 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1248.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1248.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.$xor$<techmap.v>:262$3057 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.$xor$<techmap.v>:263$3058 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.$and$<techmap.v>:260$3056 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1233.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.$ternary$<techmap.v>:258$3055 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.$not$<techmap.v>:258$3054 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1233.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1233.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u22.$procmux$644.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u22.$procmux$644.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u22.$procmux$644.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u22.$procmux$644.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u22.$procmux$644.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u22.$procmux$644.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.$xor$<techmap.v>:262$3357 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.$xor$<techmap.v>:263$3358 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.$and$<techmap.v>:260$3356 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1236.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.$ternary$<techmap.v>:258$3355 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.$not$<techmap.v>:258$3354 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1236.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1236.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.$xor$<techmap.v>:262$3357 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.$xor$<techmap.v>:263$3358 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.$and$<techmap.v>:260$3356 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1239.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.$ternary$<techmap.v>:258$3355 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.$not$<techmap.v>:258$3354 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1239.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1239.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1149.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1149.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1149.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1149.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1149.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1149.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1149.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1149.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.$xor$<techmap.v>:262$3357 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.$xor$<techmap.v>:263$3358 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.$and$<techmap.v>:260$3356 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1224.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.$ternary$<techmap.v>:258$3355 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.$not$<techmap.v>:258$3354 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1224.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1224.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u23.$procmux$644.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u23.$procmux$644.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u23.$procmux$644.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u23.$procmux$644.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u23.$procmux$644.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u23.$procmux$644.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1227.$xor$<techmap.v>:262$3255 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1227.$xor$<techmap.v>:263$3256 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1227.$and$<techmap.v>:260$3254 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1227.lcu using $paramod\_90_lcu\WIDTH=3.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1227.$ternary$<techmap.v>:258$3253 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1227.$not$<techmap.v>:258$3252 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1227.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1227.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1230.$xor$<techmap.v>:262$3255 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1230.$xor$<techmap.v>:263$3256 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1230.$and$<techmap.v>:260$3254 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1230.lcu using $paramod\_90_lcu\WIDTH=3.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1230.$ternary$<techmap.v>:258$3253 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1230.$not$<techmap.v>:258$3252 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1230.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1230.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1160.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1160.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1160.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1160.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1160.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1160.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1160.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1160.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.$xor$<techmap.v>:262$5780 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.$xor$<techmap.v>:263$5781 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.$and$<techmap.v>:260$5779 ($and) with simplemap.

5.19.50. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 6
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=6'.

5.19.51. Executing PROC pass (convert processes to netlists).

5.19.51.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.51.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.51.3. Executing PROC_INIT pass (extract init attributes).

5.19.51.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.51.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=6.$proc$<techmap.v>:207$12267'.
     1/12: $0\p[5:0] [4]
     2/12: $0\g[5:0] [4]
     3/12: $0\p[5:0] [2]
     4/12: $0\g[5:0] [2]
     5/12: $0\p[5:0] [5]
     6/12: $0\g[5:0] [5]
     7/12: $0\p[5:0] [3]
     8/12: $0\g[5:0] [3]
     9/12: $0\p[5:0] [1]
    10/12: $0\g[5:0] [1]
    11/12: $0\g[5:0] [0]
    12/12: $0\p[5:0] [0]

5.19.51.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=6.\p' from process `$paramod\_90_lcu\WIDTH=6.$proc$<techmap.v>:207$12267'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=6.\g' from process `$paramod\_90_lcu\WIDTH=6.$proc$<techmap.v>:207$12267'.

5.19.51.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.51.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=6.$proc$<techmap.v>:207$12267'.
Cleaned up 0 empty switches.

5.19.52. Executing OPT pass (performing simple optimizations).

5.19.52.1. Executing OPT_EXPR pass (perform const folding).

5.19.52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=6'.
Removed a total of 0 cells.

5.19.52.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.52.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=6..
  removing unused `$and' cell `$and$<techmap.v>:222$12272'.
  removing unused `$and' cell `$and$<techmap.v>:222$12281'.
  removing unused `$and' cell `$and$<techmap.v>:230$12284'.
  removing unused `$and' cell `$and$<techmap.v>:230$12287'.
  removing unused `$and' cell `$and$<techmap.v>:230$12290'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.52.5. Finished fast OPT passes.

5.19.53. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1215.lcu using $paramod\_90_lcu\WIDTH=6.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.$ternary$<techmap.v>:258$5778 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.$not$<techmap.v>:258$5777 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1215.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1215.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u24.$procmux$644.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u24.$procmux$644.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u24.$procmux$644.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u24.$procmux$644.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u24.$procmux$644.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u24.$procmux$644.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1218.$xor$<techmap.v>:262$3255 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1218.$xor$<techmap.v>:263$3256 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1218.$and$<techmap.v>:260$3254 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1218.lcu using $paramod\_90_lcu\WIDTH=3.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1218.$ternary$<techmap.v>:258$3253 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1218.$not$<techmap.v>:258$3252 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1218.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1218.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.$xor$<techmap.v>:262$3057 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.$xor$<techmap.v>:263$3058 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.$and$<techmap.v>:260$3056 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1221.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.$ternary$<techmap.v>:258$3055 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.$not$<techmap.v>:258$3054 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1221.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1221.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.$xor$<techmap.v>:262$5863 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.$xor$<techmap.v>:263$5864 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.$and$<techmap.v>:260$5862 ($and) with simplemap.

5.19.54. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=5'.

5.19.55. Executing PROC pass (convert processes to netlists).

5.19.55.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.19.55.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.19.55.3. Executing PROC_INIT pass (extract init attributes).

5.19.55.4. Executing PROC_ARST pass (detect async resets in processes).

5.19.55.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=5.$proc$<techmap.v>:207$12379'.
     1/10: $0\p[4:0] [4]
     2/10: $0\g[4:0] [4]
     3/10: $0\p[4:0] [2]
     4/10: $0\g[4:0] [2]
     5/10: $0\p[4:0] [3]
     6/10: $0\g[4:0] [3]
     7/10: $0\p[4:0] [1]
     8/10: $0\g[4:0] [1]
     9/10: $0\g[4:0] [0]
    10/10: $0\p[4:0] [0]

5.19.55.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=5.\p' from process `$paramod\_90_lcu\WIDTH=5.$proc$<techmap.v>:207$12379'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=5.\g' from process `$paramod\_90_lcu\WIDTH=5.$proc$<techmap.v>:207$12379'.

5.19.55.7. Executing PROC_DFF pass (convert process syncs to FFs).

5.19.55.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=5.$proc$<techmap.v>:207$12379'.
Cleaned up 0 empty switches.

5.19.56. Executing OPT pass (performing simple optimizations).

5.19.56.1. Executing OPT_EXPR pass (perform const folding).

5.19.56.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=5'.
Removed a total of 0 cells.

5.19.56.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.19.56.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=5..
  removing unused `$and' cell `$and$<techmap.v>:230$12396'.
  removing unused `$and' cell `$and$<techmap.v>:230$12393'.
  removing unused `$and' cell `$and$<techmap.v>:222$12390'.
  removing unused `$and' cell `$and$<techmap.v>:222$12384'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

5.19.56.5. Finished fast OPT passes.

5.19.57. Continuing TECHMAP pass.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1171.lcu using $paramod\_90_lcu\WIDTH=5.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.$ternary$<techmap.v>:258$5861 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1171.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1171.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.$xor$<techmap.v>:262$5780 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.$xor$<techmap.v>:263$5781 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.$and$<techmap.v>:260$5779 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1206.lcu using $paramod\_90_lcu\WIDTH=6.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.$ternary$<techmap.v>:258$5778 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.$not$<techmap.v>:258$5777 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1206.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1206.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u25.$procmux$644.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u25.$procmux$644.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u25.$procmux$644.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u25.$procmux$644.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u25.$procmux$644.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u25.$procmux$644.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.$xor$<techmap.v>:262$3057 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.$xor$<techmap.v>:263$3058 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.$and$<techmap.v>:260$3056 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1209.lcu using $paramod\_90_lcu\WIDTH=4.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.$ternary$<techmap.v>:258$3055 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.$not$<techmap.v>:258$3054 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1209.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1209.A_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:55:add$5911 ($not) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$5913 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1212.$xor$<techmap.v>:262$3255 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1212.$xor$<techmap.v>:263$3256 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1212.$and$<techmap.v>:260$3254 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1212.lcu using $paramod\_90_lcu\WIDTH=3.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1212.$ternary$<techmap.v>:258$3253 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1212.$not$<techmap.v>:258$3252 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1212.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1212.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.$xor$<techmap.v>:262$7568 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.$xor$<techmap.v>:263$7569 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.$and$<techmap.v>:260$7567 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1053.lcu using $paramod\_90_lcu\WIDTH=8.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.$ternary$<techmap.v>:258$7566 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1053.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1053.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:262$7568 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:263$7569 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.$and$<techmap.v>:260$7567 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1046.lcu using $paramod\_90_lcu\WIDTH=8.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.$ternary$<techmap.v>:258$7566 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1046.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1046.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.$xor$<techmap.v>:262$7792 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.$xor$<techmap.v>:263$7793 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.$and$<techmap.v>:260$7791 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1035.lcu using $paramod\_90_lcu\WIDTH=8.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.$ternary$<techmap.v>:258$7790 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.$not$<techmap.v>:258$7789 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1035.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1035.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:262$7944 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:263$7945 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.$and$<techmap.v>:260$7943 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1024.lcu using $paramod\_90_lcu\WIDTH=8.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.$ternary$<techmap.v>:258$7942 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1024.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1024.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u7.$procmux$392.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u7.$procmux$392.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u7.$procmux$392.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u7.$procmux$392.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u7.$procmux$392.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u7.$procmux$392.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u8.$procmux$392.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u8.$procmux$392.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u8.$procmux$392.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u8.$procmux$392.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u8.$procmux$392.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u8.$procmux$392.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1083.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1083.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1083.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1083.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1083.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1083.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1083.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1083.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u6.$procmux$392.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u6.$procmux$392.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u6.$procmux$392.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u6.$procmux$392.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u6.$procmux$392.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u6.$procmux$392.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u5.$procmux$392.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u5.$procmux$392.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u5.$procmux$392.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u5.$procmux$392.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u5.$procmux$392.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u5.$procmux$392.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u4.$procmux$392.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u4.$procmux$392.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u4.$procmux$392.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u4.$procmux$392.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u4.$procmux$392.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u4.$procmux$392.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1072.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1072.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1072.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1072.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1072.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1072.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1072.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1072.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u3.$procmux$392.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u3.$procmux$392.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u3.$procmux$392.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u3.$procmux$392.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u3.$procmux$392.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u3.$procmux$392.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:262$2278 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:263$2279 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.$and$<techmap.v>:260$2277 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1067.lcu using $paramod\_90_lcu\WIDTH=8.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.$ternary$<techmap.v>:258$2276 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1067.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1067.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u2.$procmux$392.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u2.$procmux$392.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u2.$procmux$392.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u2.$procmux$392.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u2.$procmux$392.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u2.$procmux$392.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u1.$procmux$392.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u1.$procmux$392.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u1.$procmux$392.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u1.$procmux$392.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u1.$procmux$392.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u1.$procmux$392.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:262$9506 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:263$9507 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.$and$<techmap.v>:260$9505 ($and) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1060.lcu using $paramod\_90_lcu\WIDTH=8.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.$ternary$<techmap.v>:258$9504 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503 ($not) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1060.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$alumacc.cc:470:replace_alu$1060.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u0.$procmux$392.$and$<techmap.v>:434$5402 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u0.$procmux$392.$reduce_or$<techmap.v>:441$5403 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u0.$procmux$392.$and$<techmap.v>:434$5401 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u0.$procmux$392.$and$<techmap.v>:434$5400 ($and) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u0.$procmux$392.$ternary$<techmap.v>:445$5399 ($mux) with simplemap.
Mapping ac97_top.$techmap$techmap\u16.u0.$procmux$392.$reduce_or$<techmap.v>:445$5398 ($reduce_or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1197.lcu.$or$<techmap.v>:229$9971 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1197.lcu.$or$<techmap.v>:221$9968 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1197.lcu.$or$<techmap.v>:212$9966 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1197.lcu.$and$<techmap.v>:229$9970 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1197.lcu.$and$<techmap.v>:221$9967 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1197.lcu.$and$<techmap.v>:212$9965 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4797.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4797.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4797.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4797.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4797.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4797.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4797.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4797.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4791.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4791.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4791.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4791.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4791.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4791.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4791.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4791.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4785.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4785.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4785.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4785.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4785.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4785.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4785.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4785.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1188.lcu.$or$<techmap.v>:229$9971 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1188.lcu.$or$<techmap.v>:221$9968 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1188.lcu.$or$<techmap.v>:212$9966 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1188.lcu.$and$<techmap.v>:229$9970 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1188.lcu.$and$<techmap.v>:221$9967 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1188.lcu.$and$<techmap.v>:212$9965 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:229$10326 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:229$10323 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:229$10320 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:229$10317 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:221$10314 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:221$10311 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:221$10308 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:221$10305 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:221$10302 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:221$10299 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:221$10296 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:212$10294 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:229$10325 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:229$10322 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:229$10319 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:229$10316 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:222$10312 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:222$10306 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:222$10303 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:222$10300 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10313 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10310 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10307 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10304 ($and) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4330.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4330.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4330.A_conv ($pos) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4330.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4330.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4330.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4330.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4330.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10301 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10298 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10295 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:212$10293 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1116.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1116.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1116.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1116.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1275.lcu.$or$<techmap.v>:229$9971 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1275.lcu.$or$<techmap.v>:221$9968 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1275.lcu.$or$<techmap.v>:212$9966 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1275.lcu.$and$<techmap.v>:229$9970 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1275.lcu.$and$<techmap.v>:221$9967 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1275.lcu.$and$<techmap.v>:212$9965 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1105.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1105.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1105.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1105.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1094.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1094.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1094.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1094.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$or$<techmap.v>:229$12289 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$or$<techmap.v>:229$12286 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$or$<techmap.v>:229$12283 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$or$<techmap.v>:221$12280 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$or$<techmap.v>:221$12277 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$or$<techmap.v>:221$12274 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$or$<techmap.v>:221$12271 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$or$<techmap.v>:212$12269 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:229$12288 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:229$12285 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:229$12282 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:222$12278 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:222$12275 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:221$12279 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:221$12276 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:221$12273 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:221$12270 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:212$12268 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1218.lcu.$or$<techmap.v>:229$9971 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1218.lcu.$or$<techmap.v>:221$9968 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1218.lcu.$or$<techmap.v>:212$9966 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1218.lcu.$and$<techmap.v>:229$9970 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1218.lcu.$and$<techmap.v>:221$9967 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1218.lcu.$and$<techmap.v>:212$9965 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$or$<techmap.v>:229$12289 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$or$<techmap.v>:229$12286 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$or$<techmap.v>:229$12283 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$or$<techmap.v>:221$12280 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$or$<techmap.v>:221$12277 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$or$<techmap.v>:221$12274 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$or$<techmap.v>:221$12271 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$or$<techmap.v>:212$12269 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:229$12288 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:229$12285 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:229$12282 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:222$12278 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:222$12275 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:221$12279 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:221$12276 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:221$12273 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:221$12270 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:212$12268 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$or$<techmap.v>:229$12395 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$or$<techmap.v>:229$12392 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$or$<techmap.v>:221$12389 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$or$<techmap.v>:221$12386 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$or$<techmap.v>:221$12383 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$or$<techmap.v>:212$12381 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$and$<techmap.v>:229$12394 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$and$<techmap.v>:229$12391 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$and$<techmap.v>:222$12387 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$and$<techmap.v>:221$12388 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$and$<techmap.v>:221$12385 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$and$<techmap.v>:221$12382 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$and$<techmap.v>:212$12380 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4947.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4947.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4947.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4947.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4947.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4947.A_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4947.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4947.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4953.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4953.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4953.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4953.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4953.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4953.A_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4953.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4953.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4959.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4959.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4959.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4959.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4959.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4959.A_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4959.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4959.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4965.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4965.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4965.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4965.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4965.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4965.A_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4965.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$4965.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1263.lcu.$and$<techmap.v>:212$9965 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1263.lcu.$and$<techmap.v>:221$9967 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1263.lcu.$and$<techmap.v>:229$9970 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1263.lcu.$or$<techmap.v>:212$9966 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1263.lcu.$or$<techmap.v>:221$9968 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1263.lcu.$or$<techmap.v>:229$9971 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1127.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1127.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1127.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1127.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1254.lcu.$and$<techmap.v>:212$9965 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1254.lcu.$and$<techmap.v>:221$9967 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1254.lcu.$and$<techmap.v>:229$9970 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1254.lcu.$or$<techmap.v>:212$9966 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1254.lcu.$or$<techmap.v>:221$9968 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1254.lcu.$or$<techmap.v>:229$9971 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1138.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1138.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1138.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1138.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1242.lcu.$and$<techmap.v>:212$9965 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1242.lcu.$and$<techmap.v>:221$9967 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1242.lcu.$and$<techmap.v>:229$9970 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1242.lcu.$or$<techmap.v>:212$9966 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1242.lcu.$or$<techmap.v>:221$9968 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1242.lcu.$or$<techmap.v>:229$9971 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1149.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1149.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1149.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1149.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1227.lcu.$and$<techmap.v>:212$9965 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1227.lcu.$and$<techmap.v>:221$9967 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1227.lcu.$and$<techmap.v>:229$9970 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1227.lcu.$or$<techmap.v>:212$9966 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1227.lcu.$or$<techmap.v>:221$9968 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1227.lcu.$or$<techmap.v>:229$9971 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1230.lcu.$and$<techmap.v>:212$9965 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1230.lcu.$and$<techmap.v>:221$9967 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1230.lcu.$and$<techmap.v>:229$9970 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1230.lcu.$or$<techmap.v>:212$9966 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1230.lcu.$or$<techmap.v>:221$9968 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1230.lcu.$or$<techmap.v>:229$9971 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1160.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1160.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1160.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1160.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$and$<techmap.v>:212$9644 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$and$<techmap.v>:221$9646 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$and$<techmap.v>:221$9649 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$and$<techmap.v>:221$9652 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$and$<techmap.v>:222$9651 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$and$<techmap.v>:229$9655 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$or$<techmap.v>:212$9645 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$or$<techmap.v>:221$9647 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$or$<techmap.v>:221$9650 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$or$<techmap.v>:221$9653 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$or$<techmap.v>:229$9656 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$5913.$and$<techmap.v>:260$5389 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$5913.$not$<techmap.v>:258$5387 ($not) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$5913.$ternary$<techmap.v>:258$5388 ($mux) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$5913.$xor$<techmap.v>:262$5390 ($xor) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$5913.$xor$<techmap.v>:263$5391 ($xor) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$5913.A_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$5913.B_conv ($pos) with simplemap.
Mapping ac97_top.$auto$maccmap.cc:240:synth$5913.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1212.lcu.$and$<techmap.v>:212$9965 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1212.lcu.$and$<techmap.v>:221$9967 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1212.lcu.$and$<techmap.v>:229$9970 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1212.lcu.$or$<techmap.v>:212$9966 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1212.lcu.$or$<techmap.v>:221$9968 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1212.lcu.$or$<techmap.v>:229$9971 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:212$10293 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10295 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10298 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10301 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10304 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10307 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10310 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10313 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:222$10300 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:222$10303 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:222$10306 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:222$10312 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:229$10316 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:229$10319 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:229$10322 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:229$10325 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:212$10294 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:221$10296 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:221$10299 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:221$10302 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:221$10305 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:221$10308 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:221$10311 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:221$10314 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:229$10317 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:229$10320 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:229$10323 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:229$10326 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:212$10293 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10295 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10298 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10301 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10304 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10307 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10310 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10313 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:222$10300 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:222$10303 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:222$10306 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:222$10312 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:229$10316 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:229$10319 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:229$10322 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:229$10325 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:212$10294 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:221$10296 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:221$10299 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:221$10302 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:221$10305 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:221$10308 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:221$10311 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:221$10314 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:229$10317 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:229$10320 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:229$10323 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:229$10326 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:212$10293 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:221$10295 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:221$10298 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:221$10301 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:221$10304 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:221$10307 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:221$10310 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:221$10313 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:222$10300 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:222$10303 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:222$10306 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:222$10312 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:229$10316 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:229$10319 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:229$10322 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:229$10325 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:212$10294 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:221$10296 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:221$10299 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:221$10302 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:221$10305 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:221$10308 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:221$10311 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:221$10314 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:229$10317 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:229$10320 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:229$10323 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:229$10326 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:212$10293 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10295 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10298 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10301 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10304 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10307 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10310 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10313 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:222$10300 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:222$10303 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:222$10306 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:222$10312 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:229$10316 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:229$10319 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:229$10322 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:229$10325 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:212$10294 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:221$10296 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:221$10299 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:221$10302 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:221$10305 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:221$10308 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:221$10311 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:221$10314 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:229$10317 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:229$10320 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:229$10323 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:229$10326 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1083.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1083.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1083.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1083.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1072.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1072.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1072.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1072.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:212$10293 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10295 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10298 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10301 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10304 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10307 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10310 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10313 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:222$10300 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:222$10303 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:222$10306 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:222$10312 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:229$10316 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:229$10319 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:229$10322 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:229$10325 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:212$10294 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:221$10296 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:221$10299 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:221$10302 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:221$10305 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:221$10308 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:221$10311 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:221$10314 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:229$10317 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:229$10320 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:229$10323 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:229$10326 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:212$10293 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:221$10295 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:221$10298 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:221$10301 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:221$10304 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:221$10307 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:221$10310 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:221$10313 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:222$10300 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:222$10303 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:222$10306 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:222$10312 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:229$10316 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:229$10319 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:229$10322 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:229$10325 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:212$10294 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:221$10296 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:221$10299 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:221$10302 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:221$10305 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:221$10308 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:221$10311 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:221$10314 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:229$10317 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:229$10320 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:229$10323 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:229$10326 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4797.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4797.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4797.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4797.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4791.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4791.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4791.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4791.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4785.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4785.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4785.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4785.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4330.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4330.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4330.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4330.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4947.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4947.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4947.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4947.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4953.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4953.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4953.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4953.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4959.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4959.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4959.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4959.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4965.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4965.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4965.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$4965.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$5913.lcu.$and$<techmap.v>:212$11728 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$5913.lcu.$and$<techmap.v>:221$11730 ($and) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$5913.lcu.$or$<techmap.v>:212$11729 ($or) with simplemap.
Mapping ac97_top.$techmap$auto$maccmap.cc:240:synth$5913.lcu.$or$<techmap.v>:221$11731 ($or) with simplemap.
No more expansions possible.

5.20. Executing OPT pass (performing simple optimizations).

5.20.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9525' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9522 [1] = \u13.occ0_r [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12232' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1160.$ternary$<techmap.v>:258$5388_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1160.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12230' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1160.$and$<techmap.v>:260$5389_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1160.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12231' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1160.$ternary$<techmap.v>:258$5388_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1160.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12229' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1160.$and$<techmap.v>:260$5389_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1160.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13306' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1160.lcu.$and$<techmap.v>:212$11728_Y = $techmap$auto$alumacc.cc:470:replace_alu$1160.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9514' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9512 [0] = \u13.occ0_r [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2773' (double_invert) in module `\ac97_top' with constant driver `$techmap\u4.$logic_not$ac97_out_fifo.v:126$93_Y = $auto$simplemap.cc:168:logic_reduce$2807'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12220' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1230.$ternary$<techmap.v>:258$3253_Y [2] = \u4.wp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12210' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1230.$xor$<techmap.v>:262$3255_Y [2] = \u4.wp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12219' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1230.$ternary$<techmap.v>:258$3253_Y [1] = \u4.wp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12216' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1230.$and$<techmap.v>:260$3254_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12209' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1230.$xor$<techmap.v>:262$3255_Y [1] = \u4.wp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12218' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1230.$ternary$<techmap.v>:258$3253_Y [0] = \u4.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12215' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1230.$and$<techmap.v>:260$3254_Y [0] = \u4.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13300' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1230.lcu.$and$<techmap.v>:212$9965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13303' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1232 [0] = \u4.wp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13304' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1232 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1230.lcu.$and$<techmap.v>:221$9967_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12015' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1242.$ternary$<techmap.v>:258$3253_Y [2] = \u5.wp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12005' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1242.$xor$<techmap.v>:262$3255_Y [2] = \u5.wp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12014' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1242.$ternary$<techmap.v>:258$3253_Y [1] = \u5.wp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12011' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1242.$and$<techmap.v>:260$3254_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12004' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1242.$xor$<techmap.v>:262$3255_Y [1] = \u5.wp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12013' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1242.$ternary$<techmap.v>:258$3253_Y [0] = \u5.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12010' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1242.$and$<techmap.v>:260$3254_Y [0] = \u5.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13218' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1242.lcu.$and$<techmap.v>:212$9965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13221' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1244 [0] = \u5.wp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13222' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1244 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1242.lcu.$and$<techmap.v>:221$9967_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12006' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1242.$xor$<techmap.v>:263$3256_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1242.$xor$<techmap.v>:262$3255_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2968' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2965 [1] = \u13.occ0_r [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12211' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1230.$xor$<techmap.v>:263$3256_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1230.$xor$<techmap.v>:262$3255_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10070' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u5.$procmux$725.$and$<techmap.v>:434$2283_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9591' (?0) in module `\ac97_top' with constant driver `$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2287_Y = $techmap$techmap\u5.$procmux$725.$and$<techmap.v>:434$2282_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10069' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u5.$procmux$725.$and$<techmap.v>:434$2283_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9589' (?0) in module `\ac97_top' with constant driver `$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2286_Y = $techmap$techmap\u5.$procmux$725.$and$<techmap.v>:434$2282_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12120' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$ternary$<techmap.v>:258$3355_Y [1] = \u4.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12119' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$ternary$<techmap.v>:258$3355_Y [0] = \u4.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12115' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$and$<techmap.v>:260$3356_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12106' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$xor$<techmap.v>:262$3357_Y [0] = \u4.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13257' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13263' (00) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1238 [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12111' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$xor$<techmap.v>:263$3358_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1236.$xor$<techmap.v>:262$3357_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12087' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.$ternary$<techmap.v>:258$3055_Y [1] = \u4.rp [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12074' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.$xor$<techmap.v>:262$3057_Y [1] = \u4.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12086' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.$ternary$<techmap.v>:258$3055_Y [0] = \u4.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12082' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.$and$<techmap.v>:260$3056_Y [0] = \u4.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13246' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13252' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1235 [0] = \u4.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10067' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u5.$procmux$725.$and$<techmap.v>:434$2283_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10047' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u5.$procmux$725.$and$<techmap.v>:434$2282_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10088' (00) in module `\ac97_top' with constant driver `$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2284_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10068' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u5.$procmux$725.$and$<techmap.v>:434$2283_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10048' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u5.$procmux$725.$and$<techmap.v>:434$2282_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9587' (00) in module `\ac97_top' with constant driver `$techmap$techmap\u5.$procmux$725.$reduce_or$<techmap.v>:441$2285_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$9634' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$ternary$<techmap.v>:258$3355_Y [3] = \u10.wp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9670' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$xor$<techmap.v>:262$3357_Y [3] = \u10.wp [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$9633' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$ternary$<techmap.v>:258$3355_Y [2] = \u10.wp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9669' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$xor$<techmap.v>:262$3357_Y [2] = \u10.wp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$9631' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$ternary$<techmap.v>:258$3355_Y [0] = \u10.wp [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9667' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$xor$<techmap.v>:262$3357_Y [0] = \u10.wp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$9632' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$ternary$<techmap.v>:258$3355_Y [1] = \u10.wp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9661' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$and$<techmap.v>:260$3356_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9660' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$and$<techmap.v>:260$3356_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12873' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12867' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9659' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$and$<techmap.v>:260$3356_Y [1] = \u10.wp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9658' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$and$<techmap.v>:260$3356_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12875' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12869' (00) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1187 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12874' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:221$9646_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12868' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1187 [1] = \u10.wp [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12866' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1187 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9666' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$xor$<techmap.v>:263$3358_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12865' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1187 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9662' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$xor$<techmap.v>:263$3358_Y [0] = \u10.wp [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9663' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1185.$xor$<techmap.v>:263$3358_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1185.$xor$<techmap.v>:262$3357_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4862' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4859 [1] = \u13.icc_r [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12121' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$ternary$<techmap.v>:258$3355_Y [2] = \u4.rp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12108' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$xor$<techmap.v>:262$3357_Y [2] = \u4.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12116' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$and$<techmap.v>:260$3356_Y [1] = \u4.rp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13258' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$and$<techmap.v>:221$9646_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13264' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1238 [1] = \u4.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12088' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.$ternary$<techmap.v>:258$3055_Y [2] = \u4.rp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12075' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.$xor$<techmap.v>:262$3057_Y [2] = \u4.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12083' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.$and$<techmap.v>:260$3056_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13253' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1235 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$and$<techmap.v>:221$9646_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4462' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4459 [1] = \u13.icc_r [19]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$4536' (double_invert) in module `\ac97_top' with constant driver `$techmap\u11.$logic_not$ac97_in_fifo.v:160$79_Y = $auto$simplemap.cc:168:logic_reduce$4606'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12089' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.$ternary$<techmap.v>:258$3055_Y [3] = \u4.rp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12076' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.$xor$<techmap.v>:262$3057_Y [3] = \u4.rp [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12084' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.$and$<techmap.v>:260$3056_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13256' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1235 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12046' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.$ternary$<techmap.v>:258$3055_Y [2] = \u5.rp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12033' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.$xor$<techmap.v>:262$3057_Y [2] = \u5.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12045' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.$ternary$<techmap.v>:258$3055_Y [1] = \u5.rp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12041' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.$and$<techmap.v>:260$3056_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12032' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.$xor$<techmap.v>:262$3057_Y [1] = \u5.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12044' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.$ternary$<techmap.v>:258$3055_Y [0] = \u5.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12040' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.$and$<techmap.v>:260$3056_Y [0] = \u5.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13224' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13230' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1247 [0] = \u5.rp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13231' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1247 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$and$<techmap.v>:221$9646_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12047' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.$ternary$<techmap.v>:258$3055_Y [3] = \u5.rp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12034' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.$xor$<techmap.v>:262$3057_Y [3] = \u5.rp [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12042' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.$and$<techmap.v>:260$3056_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13234' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1247 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12035' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.$xor$<techmap.v>:263$3058_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1245.$xor$<techmap.v>:262$3057_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3040' in module `ac97_top'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10716' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [26] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10605' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4169_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [26]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10715' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [25] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10607' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4168_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [25]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10714' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [24] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10609' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4167_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10713' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [23] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10611' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4166_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [23]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10712' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [22] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10613' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4165_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [22]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10711' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [21] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10615' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4164_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [21]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10710' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [20] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10617' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4163_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10709' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [19] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10619' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4162_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [19]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10708' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [18] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10621' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4161_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12122' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$ternary$<techmap.v>:258$3355_Y [3] = \u4.rp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12109' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$xor$<techmap.v>:262$3357_Y [3] = \u4.rp [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12117' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$and$<techmap.v>:260$3356_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13267' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1238 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9716' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u6.$procmux$725.$and$<techmap.v>:434$2283_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3260' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3257 [1] = \u13.occ0_r [27]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9740' (?0) in module `\ac97_top' with constant driver `$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2287_Y = $techmap$techmap\u6.$procmux$725.$and$<techmap.v>:434$2282_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9715' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u6.$procmux$725.$and$<techmap.v>:434$2283_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9738' (?0) in module `\ac97_top' with constant driver `$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2286_Y = $techmap$techmap\u6.$procmux$725.$and$<techmap.v>:434$2282_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9713' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u6.$procmux$725.$and$<techmap.v>:434$2283_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9693' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u6.$procmux$725.$and$<techmap.v>:434$2282_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9734' (00) in module `\ac97_top' with constant driver `$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2284_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9714' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u6.$procmux$725.$and$<techmap.v>:434$2283_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9694' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u6.$procmux$725.$and$<techmap.v>:434$2282_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9736' (00) in module `\ac97_top' with constant driver `$techmap$techmap\u6.$procmux$725.$reduce_or$<techmap.v>:441$2285_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$3348' (double_invert) in module `\ac97_top' with constant driver `$techmap\u6.$logic_not$ac97_out_fifo.v:126$93_Y = $auto$simplemap.cc:168:logic_reduce$3351'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11857' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$ternary$<techmap.v>:258$3355_Y [3] = \u6.rp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11844' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$xor$<techmap.v>:262$3357_Y [3] = \u6.rp [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11856' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$ternary$<techmap.v>:258$3355_Y [2] = \u6.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11852' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$and$<techmap.v>:260$3356_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11843' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$xor$<techmap.v>:262$3357_Y [2] = \u6.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11855' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$ternary$<techmap.v>:258$3355_Y [1] = \u6.rp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11851' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$and$<techmap.v>:260$3356_Y [1] = \u6.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11854' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$ternary$<techmap.v>:258$3355_Y [0] = \u6.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11850' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$and$<techmap.v>:260$3356_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11841' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$xor$<techmap.v>:262$3357_Y [0] = \u6.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12992' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12986' (00) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1262 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12991' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$and$<techmap.v>:221$9646_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12985' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1262 [1] = \u6.rp [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12982' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1262 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11845' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$xor$<techmap.v>:263$3358_Y [0] = \u6.rp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3208' (???) in module `\ac97_top' with constant driver `$techmap\u6.$procmux$734_Y [0] = \u6.rp [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11846' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$xor$<techmap.v>:263$3358_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1260.$xor$<techmap.v>:262$3357_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11987' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.$ternary$<techmap.v>:258$3055_Y [3] = \u6.rp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11974' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.$xor$<techmap.v>:262$3057_Y [3] = \u6.rp [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11986' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.$ternary$<techmap.v>:258$3055_Y [2] = \u6.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11982' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.$and$<techmap.v>:260$3056_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11973' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.$xor$<techmap.v>:262$3057_Y [2] = \u6.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11985' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.$ternary$<techmap.v>:258$3055_Y [1] = \u6.rp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11981' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.$and$<techmap.v>:260$3056_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11972' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.$xor$<techmap.v>:262$3057_Y [1] = \u6.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11984' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.$ternary$<techmap.v>:258$3055_Y [0] = \u6.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11980' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.$and$<techmap.v>:260$3056_Y [0] = \u6.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13203' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13209' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1259 [0] = \u6.rp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13210' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1259 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$and$<techmap.v>:221$9646_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13213' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1259 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11975' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.$xor$<techmap.v>:263$3058_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1257.$xor$<techmap.v>:262$3057_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10236' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u4.$procmux$725.$and$<techmap.v>:434$2283_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2622' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2619 [1] = \u13.occ0_r [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10354' (?0) in module `\ac97_top' with constant driver `$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2287_Y = $techmap$techmap\u4.$procmux$725.$and$<techmap.v>:434$2282_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12401' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$ternary$<techmap.v>:258$5861_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12367' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$and$<techmap.v>:260$5862_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12356' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$xor$<techmap.v>:262$5863_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12400' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$ternary$<techmap.v>:258$5861_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12366' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$and$<techmap.v>:260$5862_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12399' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$ternary$<techmap.v>:258$5861_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12365' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$and$<techmap.v>:260$5862_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13118' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$and$<techmap.v>:221$12385_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13111' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$or$<techmap.v>:221$12386_Y = $techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12398' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$ternary$<techmap.v>:258$5861_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12364' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$and$<techmap.v>:260$5862_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12353' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$xor$<techmap.v>:262$5863_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12397' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$ternary$<techmap.v>:258$5861_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12363' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$and$<techmap.v>:260$5862_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12352' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$xor$<techmap.v>:262$5863_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13120' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$and$<techmap.v>:212$12380_Y = $techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13113' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1173 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13112' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1173 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$and$<techmap.v>:221$12382_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12354' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$xor$<techmap.v>:262$5863_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1171.$not$<techmap.v>:258$5860_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13108' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1173 [4] = $techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$and$<techmap.v>:229$12394_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12077' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.$xor$<techmap.v>:263$3058_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1233.$xor$<techmap.v>:262$3057_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2726' in module `ac97_top'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$4190' (double_invert) in module `\ac97_top' with constant driver `$techmap\u10.$logic_not$ac97_in_fifo.v:160$79_Y = $auto$simplemap.cc:168:logic_reduce$4325'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10011' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.$ternary$<techmap.v>:258$3055_Y [3] = \u8.rp [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10010' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.$ternary$<techmap.v>:258$3055_Y [2] = \u8.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10008' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.$ternary$<techmap.v>:258$3055_Y [0] = \u8.rp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10009' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.$ternary$<techmap.v>:258$3055_Y [1] = \u8.rp [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$3061' (double_invert) in module `\ac97_top' with constant driver `$techmap\u5.$logic_not$ac97_out_fifo.v:126$93_Y = $auto$simplemap.cc:168:logic_reduce$3063'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12066' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$ternary$<techmap.v>:258$3355_Y [1] = \u5.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12065' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$ternary$<techmap.v>:258$3355_Y [0] = \u5.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12061' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$and$<techmap.v>:260$3356_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12052' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$xor$<techmap.v>:262$3357_Y [0] = \u5.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13235' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13241' (00) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1250 [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12057' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$xor$<techmap.v>:263$3358_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1248.$xor$<techmap.v>:262$3357_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$9990' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.$ternary$<techmap.v>:258$3055_Y [3] = \u10.wp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10003' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.$xor$<techmap.v>:262$3057_Y [3] = \u10.wp [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$9989' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.$ternary$<techmap.v>:258$3055_Y [2] = \u10.wp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10002' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.$xor$<techmap.v>:262$3057_Y [2] = \u10.wp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12068' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$ternary$<techmap.v>:258$3355_Y [3] = \u5.rp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12055' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$xor$<techmap.v>:262$3357_Y [3] = \u5.rp [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12067' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$ternary$<techmap.v>:258$3355_Y [2] = \u5.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12063' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$and$<techmap.v>:260$3356_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12054' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$xor$<techmap.v>:262$3357_Y [2] = \u5.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12062' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$and$<techmap.v>:260$3356_Y [1] = \u5.rp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13236' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$and$<techmap.v>:221$9646_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13242' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1250 [1] = \u5.rp [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13245' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1250 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$9987' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.$ternary$<techmap.v>:258$3055_Y [0] = \u10.wp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$9988' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.$ternary$<techmap.v>:258$3055_Y [1] = \u10.wp [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10001' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.$xor$<techmap.v>:262$3057_Y [1] = \u10.wp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9994' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.$and$<techmap.v>:260$3056_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9993' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.$and$<techmap.v>:260$3056_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12884' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12878' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9992' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.$and$<techmap.v>:260$3056_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9991' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.$and$<techmap.v>:260$3056_Y [0] = \u10.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12886' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12880' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1184 [0] = \u10.wp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12879' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1184 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$and$<techmap.v>:221$9646_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12877' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1184 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9999' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.$xor$<techmap.v>:263$3058_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12876' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1184 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9995' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1182.$xor$<techmap.v>:263$3058_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1182.$xor$<techmap.v>:262$3057_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12056' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$xor$<techmap.v>:263$3358_Y [0] = \u5.rp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2921' (???) in module `\ac97_top' with constant driver `$techmap\u5.$procmux$734_Y [0] = \u5.rp [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3547' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3544 [1] = \u13.occ1_r [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10718' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [28] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10601' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4171_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [28]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10717' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [27] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10603' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4170_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3892' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3889 [1] = \u13.occ1_r [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9874' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u8.$procmux$725.$and$<techmap.v>:434$2283_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9898' (?0) in module `\ac97_top' with constant driver `$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2287_Y = $techmap$techmap\u8.$procmux$725.$and$<techmap.v>:434$2282_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9873' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u8.$procmux$725.$and$<techmap.v>:434$2283_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9896' (?0) in module `\ac97_top' with constant driver `$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2286_Y = $techmap$techmap\u8.$procmux$725.$and$<techmap.v>:434$2282_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9871' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u8.$procmux$725.$and$<techmap.v>:434$2283_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9851' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u8.$procmux$725.$and$<techmap.v>:434$2282_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9892' (00) in module `\ac97_top' with constant driver `$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2284_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9872' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u8.$procmux$725.$and$<techmap.v>:434$2283_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9852' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u8.$procmux$725.$and$<techmap.v>:434$2282_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9894' (00) in module `\ac97_top' with constant driver `$techmap$techmap\u8.$procmux$725.$reduce_or$<techmap.v>:441$2285_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$9957' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1197.$ternary$<techmap.v>:258$3253_Y [2] = \u11.rp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9982' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1197.$xor$<techmap.v>:262$3255_Y [2] = \u11.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10235' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u4.$procmux$725.$and$<techmap.v>:434$2283_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10258' (?0) in module `\ac97_top' with constant driver `$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2286_Y = $techmap$techmap\u4.$procmux$725.$and$<techmap.v>:434$2282_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10233' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u4.$procmux$725.$and$<techmap.v>:434$2283_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10213' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u4.$procmux$725.$and$<techmap.v>:434$2282_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10254' (00) in module `\ac97_top' with constant driver `$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2284_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10234' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u4.$procmux$725.$and$<techmap.v>:434$2283_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10214' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u4.$procmux$725.$and$<techmap.v>:434$2282_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10256' (00) in module `\ac97_top' with constant driver `$techmap$techmap\u4.$procmux$725.$reduce_or$<techmap.v>:441$2285_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$9955' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1197.$ternary$<techmap.v>:258$3253_Y [0] = \u11.rp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$9956' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1197.$ternary$<techmap.v>:258$3253_Y [1] = \u11.rp [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9981' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1197.$xor$<techmap.v>:262$3255_Y [1] = \u11.rp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9975' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1197.$and$<techmap.v>:260$3254_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9974' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1197.$and$<techmap.v>:260$3254_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9973' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1197.$and$<techmap.v>:260$3254_Y [0] = \u11.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12892' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1197.lcu.$and$<techmap.v>:212$9965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12889' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1199 [0] = \u11.rp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12888' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1199 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1197.lcu.$and$<techmap.v>:221$9967_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12887' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1199 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1197.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9979' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1197.$xor$<techmap.v>:263$3256_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1197.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9976' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1197.$xor$<techmap.v>:263$3256_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1197.$xor$<techmap.v>:262$3255_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$3667' (double_invert) in module `\ac97_top' with constant driver `$techmap\u7.$logic_not$ac97_out_fifo.v:126$93_Y = $auto$simplemap.cc:168:logic_reduce$3701'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9810' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u7.$procmux$725.$and$<techmap.v>:434$2283_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9834' (?0) in module `\ac97_top' with constant driver `$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2287_Y = $techmap$techmap\u7.$procmux$725.$and$<techmap.v>:434$2282_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9809' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u7.$procmux$725.$and$<techmap.v>:434$2283_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9832' (?0) in module `\ac97_top' with constant driver `$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2286_Y = $techmap$techmap\u7.$procmux$725.$and$<techmap.v>:434$2282_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9807' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u7.$procmux$725.$and$<techmap.v>:434$2283_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9787' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u7.$procmux$725.$and$<techmap.v>:434$2282_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9828' (00) in module `\ac97_top' with constant driver `$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2284_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9808' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u7.$procmux$725.$and$<techmap.v>:434$2283_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9788' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u7.$procmux$725.$and$<techmap.v>:434$2282_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$9830' (00) in module `\ac97_top' with constant driver `$techmap$techmap\u7.$procmux$725.$reduce_or$<techmap.v>:441$2285_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11776' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$ternary$<techmap.v>:258$3355_Y [3] = \u7.rp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11763' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$xor$<techmap.v>:262$3357_Y [3] = \u7.rp [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11775' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$ternary$<techmap.v>:258$3355_Y [2] = \u7.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11771' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$and$<techmap.v>:260$3356_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11762' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$xor$<techmap.v>:262$3357_Y [2] = \u7.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11774' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$ternary$<techmap.v>:258$3355_Y [1] = \u7.rp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11770' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$and$<techmap.v>:260$3356_Y [1] = \u7.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11773' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$ternary$<techmap.v>:258$3355_Y [0] = \u7.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11769' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$and$<techmap.v>:260$3356_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11760' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$xor$<techmap.v>:262$3357_Y [0] = \u7.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13046' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13040' (00) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1271 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13045' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$and$<techmap.v>:221$9646_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13039' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1271 [1] = \u7.rp [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13036' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1271 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11764' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$xor$<techmap.v>:263$3358_Y [0] = \u7.rp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3500' (???) in module `\ac97_top' with constant driver `$techmap\u7.$procmux$734_Y [0] = \u7.rp [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11765' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$xor$<techmap.v>:263$3358_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1269.$xor$<techmap.v>:262$3357_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11906' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.$ternary$<techmap.v>:258$3055_Y [3] = \u7.rp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11893' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.$xor$<techmap.v>:262$3057_Y [3] = \u7.rp [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11905' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.$ternary$<techmap.v>:258$3055_Y [2] = \u7.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11901' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.$and$<techmap.v>:260$3056_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11892' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.$xor$<techmap.v>:262$3057_Y [2] = \u7.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11904' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.$ternary$<techmap.v>:258$3055_Y [1] = \u7.rp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11900' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.$and$<techmap.v>:260$3056_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11891' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.$xor$<techmap.v>:262$3057_Y [1] = \u7.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11903' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.$ternary$<techmap.v>:258$3055_Y [0] = \u7.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11899' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.$and$<techmap.v>:260$3056_Y [0] = \u7.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13171' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13177' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1268 [0] = \u7.rp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13178' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1268 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$and$<techmap.v>:221$9646_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13181' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1268 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11894' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.$xor$<techmap.v>:263$3058_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1266.$xor$<techmap.v>:262$3057_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11886' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1263.$ternary$<techmap.v>:258$3253_Y [2] = \u7.wp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11876' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1263.$xor$<techmap.v>:262$3255_Y [2] = \u7.wp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11885' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1263.$ternary$<techmap.v>:258$3253_Y [1] = \u7.wp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11882' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1263.$and$<techmap.v>:260$3254_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11875' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1263.$xor$<techmap.v>:262$3255_Y [1] = \u7.wp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11884' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1263.$ternary$<techmap.v>:258$3253_Y [0] = \u7.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11881' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1263.$and$<techmap.v>:260$3254_Y [0] = \u7.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13165' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1263.lcu.$and$<techmap.v>:212$9965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13168' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1265 [0] = \u7.wp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13169' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1265 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1263.lcu.$and$<techmap.v>:221$9967_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11877' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1263.$xor$<techmap.v>:263$3256_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1263.$xor$<techmap.v>:262$3255_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11967' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1254.$ternary$<techmap.v>:258$3253_Y [2] = \u6.wp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11957' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1254.$xor$<techmap.v>:262$3255_Y [2] = \u6.wp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11966' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1254.$ternary$<techmap.v>:258$3253_Y [1] = \u6.wp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11963' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1254.$and$<techmap.v>:260$3254_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11956' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1254.$xor$<techmap.v>:262$3255_Y [1] = \u6.wp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11965' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1254.$ternary$<techmap.v>:258$3253_Y [0] = \u6.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11962' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1254.$and$<techmap.v>:260$3254_Y [0] = \u6.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13197' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1254.lcu.$and$<techmap.v>:212$9965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13200' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1256 [0] = \u6.wp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13201' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1256 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1254.lcu.$and$<techmap.v>:221$9967_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11958' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1254.$xor$<techmap.v>:263$3256_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1254.$xor$<techmap.v>:262$3255_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10274' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$ternary$<techmap.v>:258$2276_Y [7] = \u2.cnt [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10352' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:262$2278_Y [7] = \u2.cnt [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10273' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$ternary$<techmap.v>:258$2276_Y [6] = \u2.cnt [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10351' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:262$2278_Y [6] = \u2.cnt [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10272' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$ternary$<techmap.v>:258$2276_Y [5] = \u2.cnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10350' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:262$2278_Y [5] = \u2.cnt [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10271' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$ternary$<techmap.v>:258$2276_Y [4] = \u2.cnt [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10349' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:262$2278_Y [4] = \u2.cnt [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10270' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$ternary$<techmap.v>:258$2276_Y [3] = \u2.cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10348' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:262$2278_Y [3] = \u2.cnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10269' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$ternary$<techmap.v>:258$2276_Y [2] = \u2.cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10347' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:262$2278_Y [2] = \u2.cnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10267' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$ternary$<techmap.v>:258$2276_Y [0] = \u2.cnt [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10268' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$ternary$<techmap.v>:258$2276_Y [1] = \u2.cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10346' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:262$2278_Y [1] = \u2.cnt [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10335' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$and$<techmap.v>:260$2277_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10334' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$and$<techmap.v>:260$2277_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12966' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10304_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12950' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:221$10305_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10333' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$and$<techmap.v>:260$2277_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10332' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$and$<techmap.v>:260$2277_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12978' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10301_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12951' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:221$10302_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12964' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10310_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12948' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:221$10311_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10331' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$and$<techmap.v>:260$2277_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10330' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$and$<techmap.v>:260$2277_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12979' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10298_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12952' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$or$<techmap.v>:221$10299_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10329' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$and$<techmap.v>:260$2277_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10328' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$and$<techmap.v>:260$2277_Y [0] = \u2.cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12981' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:212$10293_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12954' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1205 [0] = \u2.cnt [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12953' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1205 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10295_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12949' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1205 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10307_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12947' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1205 [7] = $techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10313_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10344' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:263$2279_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:221$10313_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12946' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1205 [5] = $techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:229$10316_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12943' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1205 [6] = $techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:229$10325_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12944' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1205 [4] = $techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:229$10322_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12945' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1205 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:229$10319_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10926' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10925' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10924' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12110' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$xor$<techmap.v>:263$3358_Y [0] = \u4.rp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2575' (???) in module `\ac97_top' with constant driver `$techmap\u4.$procmux$734_Y [0] = \u4.rp [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$4011' (double_invert) in module `\ac97_top' with constant driver `$techmap\u8.$logic_not$ac97_out_fifo.v:126$93_Y = $auto$simplemap.cc:168:logic_reduce$4045'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11809' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$ternary$<techmap.v>:258$3355_Y [3] = \u8.rp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11796' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$xor$<techmap.v>:262$3357_Y [3] = \u8.rp [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11808' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$ternary$<techmap.v>:258$3355_Y [2] = \u8.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11804' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$and$<techmap.v>:260$3356_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11795' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$xor$<techmap.v>:262$3357_Y [2] = \u8.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11807' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$ternary$<techmap.v>:258$3355_Y [1] = \u8.rp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11803' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$and$<techmap.v>:260$3356_Y [1] = \u8.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11806' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$ternary$<techmap.v>:258$3355_Y [0] = \u8.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11802' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$and$<techmap.v>:260$3356_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11793' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$xor$<techmap.v>:262$3357_Y [0] = \u8.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13035' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13029' (00) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1274 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13034' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$and$<techmap.v>:221$9646_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13028' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1274 [1] = \u8.rp [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13025' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1274 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11797' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$xor$<techmap.v>:263$3358_Y [0] = \u8.rp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3845' (???) in module `\ac97_top' with constant driver `$techmap\u8.$procmux$734_Y [0] = \u8.rp [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11798' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$xor$<techmap.v>:263$3358_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1272.$xor$<techmap.v>:262$3357_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10024' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.$xor$<techmap.v>:262$3057_Y [3] = \u8.rp [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10014' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.$and$<techmap.v>:260$3056_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10023' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.$xor$<techmap.v>:262$3057_Y [2] = \u8.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10013' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.$and$<techmap.v>:260$3056_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10022' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.$xor$<techmap.v>:262$3057_Y [1] = \u8.rp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10012' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.$and$<techmap.v>:260$3056_Y [0] = \u8.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13014' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13008' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1202 [0] = \u8.rp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13007' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1202 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$and$<techmap.v>:221$9646_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13004' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1202 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10016' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.$xor$<techmap.v>:263$3058_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1200.$xor$<techmap.v>:262$3057_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11826' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1275.$ternary$<techmap.v>:258$3253_Y [2] = \u8.wp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11816' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1275.$xor$<techmap.v>:262$3255_Y [2] = \u8.wp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11825' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1275.$ternary$<techmap.v>:258$3253_Y [1] = \u8.wp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11822' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1275.$and$<techmap.v>:260$3254_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11815' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1275.$xor$<techmap.v>:262$3255_Y [1] = \u8.wp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11824' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1275.$ternary$<techmap.v>:258$3253_Y [0] = \u8.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11821' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1275.$and$<techmap.v>:260$3254_Y [0] = \u8.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13024' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1275.lcu.$and$<techmap.v>:212$9965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13021' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1277 [0] = \u8.wp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13020' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1277 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1275.lcu.$and$<techmap.v>:221$9967_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11817' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1275.$xor$<techmap.v>:263$3256_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1275.$xor$<techmap.v>:262$3255_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3619' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3332' in module `ac97_top'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10721' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10597' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4174_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [31]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10720' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [30] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10595' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4173_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [30]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10719' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4141_Y [29] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10599' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u11.$procmux$758.$reduce_or$<techmap.v>:441$4172_Y = $techmap$techmap\u11.$procmux$758.$and$<techmap.v>:434$4142_Y [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10336' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:263$2279_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:262$2278_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10923' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10922' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10921' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10920' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10919' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10918' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10917' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10916' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10915' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10914' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10913' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4141_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4178' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4175 [1] = \u13.icc_r [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10557' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10433' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4174_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [31]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10556' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [30] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10431' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4173_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [30]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10555' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [29] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10435' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4172_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [29]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10554' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [28] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10437' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4171_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [28]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10553' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [27] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10439' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4170_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [27]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10552' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [26] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10441' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4169_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [26]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10826' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4161_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [18]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10824' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4162_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [19]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10822' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4163_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10551' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [25] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10443' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4168_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [25]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10820' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4164_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [21]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10818' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4165_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [22]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10816' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4166_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [23]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10814' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4167_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [24]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10812' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4168_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [25]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10810' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4169_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [26]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10808' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4170_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [27]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10550' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [24] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10445' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4167_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10549' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [23] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10447' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4166_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [23]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10806' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4171_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [28]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10804' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4172_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [29]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10802' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4174_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [31]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10800' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u9.$procmux$758.$reduce_or$<techmap.v>:441$4173_Y = $techmap$techmap\u9.$procmux$758.$and$<techmap.v>:434$4142_Y [30]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10548' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [22] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10449' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4165_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10792' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.$ternary$<techmap.v>:258$3055_Y [1] = \u11.wp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10791' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.$ternary$<techmap.v>:258$3055_Y [0] = \u11.wp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10793' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.$ternary$<techmap.v>:258$3055_Y [2] = \u11.wp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10794' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.$ternary$<techmap.v>:258$3055_Y [3] = \u11.wp [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10547' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [21] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10451' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4164_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [21]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10546' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [20] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10453' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4163_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [20]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2426' (double_invert) in module `\ac97_top' with constant driver `$techmap\u3.$logic_not$ac97_out_fifo.v:126$93_Y = $auto$simplemap.cc:168:logic_reduce$2429'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10790' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.$and$<techmap.v>:260$3056_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10789' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.$and$<techmap.v>:260$3056_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10787' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.$and$<techmap.v>:260$3056_Y [0] = \u11.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10788' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.$and$<techmap.v>:260$3056_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10781' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.$xor$<techmap.v>:262$3057_Y [3] = \u11.wp [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12901' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12895' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10779' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.$xor$<techmap.v>:262$3057_Y [1] = \u11.wp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12903' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12897' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1193 [0] = \u11.wp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12896' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1193 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$and$<techmap.v>:221$9646_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10780' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.$xor$<techmap.v>:262$3057_Y [2] = \u11.wp [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12894' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1193 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10786' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.$xor$<techmap.v>:263$3058_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12893' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1193 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10545' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [19] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10455' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4162_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10782' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1191.$xor$<techmap.v>:263$3058_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1191.$xor$<techmap.v>:262$3057_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10544' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4141_Y [18] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10457' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u10.$procmux$758.$reduce_or$<techmap.v>:441$4161_Y = $techmap$techmap\u10.$procmux$758.$and$<techmap.v>:434$4142_Y [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12346' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.$ternary$<techmap.v>:258$3055_Y [2] = \u3.rp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12333' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.$xor$<techmap.v>:262$3057_Y [2] = \u3.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12345' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.$ternary$<techmap.v>:258$3055_Y [1] = \u3.rp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12341' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.$and$<techmap.v>:260$3056_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12332' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.$xor$<techmap.v>:262$3057_Y [1] = \u3.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12344' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.$ternary$<techmap.v>:258$3055_Y [0] = \u3.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12340' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.$and$<techmap.v>:260$3056_Y [0] = \u3.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13083' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13077' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1223 [0] = \u3.rp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13076' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1223 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$and$<techmap.v>:221$9646_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12347' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.$ternary$<techmap.v>:258$3055_Y [3] = \u3.rp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12334' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.$xor$<techmap.v>:262$3057_Y [3] = \u3.rp [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12342' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.$and$<techmap.v>:260$3056_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13073' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1223 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12335' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.$xor$<techmap.v>:263$3058_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1221.$xor$<techmap.v>:262$3057_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2379' in module `ac97_top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10767' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1188.$ternary$<techmap.v>:258$3253_Y [1] = \u10.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10766' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1188.$ternary$<techmap.v>:258$3253_Y [0] = \u10.rp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10768' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1188.$ternary$<techmap.v>:258$3253_Y [2] = \u10.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10765' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1188.$and$<techmap.v>:260$3254_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10763' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1188.$and$<techmap.v>:260$3254_Y [0] = \u10.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10764' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1188.$and$<techmap.v>:260$3254_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10758' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1188.$xor$<techmap.v>:262$3255_Y [2] = \u10.rp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10757' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1188.$xor$<techmap.v>:262$3255_Y [1] = \u10.rp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12942' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1188.lcu.$and$<techmap.v>:212$9965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12939' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1190 [0] = \u10.rp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12938' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1190 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1188.lcu.$and$<techmap.v>:221$9967_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12937' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1190 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1188.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10762' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1188.$xor$<techmap.v>:263$3256_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1188.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10759' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1188.$xor$<techmap.v>:263$3256_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1188.$xor$<techmap.v>:262$3255_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2307' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2304 [1] = \u13.occ0_r [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10134' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u3.$procmux$725.$and$<techmap.v>:434$2283_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10158' (?0) in module `\ac97_top' with constant driver `$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2287_Y = $techmap$techmap\u3.$procmux$725.$and$<techmap.v>:434$2282_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10133' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u3.$procmux$725.$and$<techmap.v>:434$2283_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10156' (?0) in module `\ac97_top' with constant driver `$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2286_Y = $techmap$techmap\u3.$procmux$725.$and$<techmap.v>:434$2282_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10131' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u3.$procmux$725.$and$<techmap.v>:434$2283_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10111' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u3.$procmux$725.$and$<techmap.v>:434$2282_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10152' (00) in module `\ac97_top' with constant driver `$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2284_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10132' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u3.$procmux$725.$and$<techmap.v>:434$2283_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10112' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u3.$procmux$725.$and$<techmap.v>:434$2282_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10154' (00) in module `\ac97_top' with constant driver `$techmap$techmap\u3.$procmux$725.$reduce_or$<techmap.v>:441$2285_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12175' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$ternary$<techmap.v>:258$3355_Y [3] = \u3.rp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12162' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$xor$<techmap.v>:262$3357_Y [3] = \u3.rp [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12174' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$ternary$<techmap.v>:258$3355_Y [2] = \u3.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12170' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$and$<techmap.v>:260$3356_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12161' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$xor$<techmap.v>:262$3357_Y [2] = \u3.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12173' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$ternary$<techmap.v>:258$3355_Y [1] = \u3.rp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12169' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$and$<techmap.v>:260$3356_Y [1] = \u3.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12172' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$ternary$<techmap.v>:258$3355_Y [0] = \u3.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12168' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$and$<techmap.v>:260$3356_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12159' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$xor$<techmap.v>:262$3357_Y [0] = \u3.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13283' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13289' (00) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1226 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13284' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$and$<techmap.v>:221$9646_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13290' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1226 [1] = \u3.rp [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13293' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1226 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12163' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$xor$<techmap.v>:263$3358_Y [0] = \u3.rp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2231' (???) in module `\ac97_top' with constant driver `$techmap\u3.$procmux$734_Y [0] = \u3.rp [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12164' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$xor$<techmap.v>:263$3358_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1224.$xor$<techmap.v>:262$3357_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12327' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1218.$ternary$<techmap.v>:258$3253_Y [2] = \u3.wp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12317' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1218.$xor$<techmap.v>:262$3255_Y [2] = \u3.wp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12326' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1218.$ternary$<techmap.v>:258$3253_Y [1] = \u3.wp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12323' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1218.$and$<techmap.v>:260$3254_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12316' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1218.$xor$<techmap.v>:262$3255_Y [1] = \u3.wp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12325' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1218.$ternary$<techmap.v>:258$3253_Y [0] = \u3.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12322' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1218.$and$<techmap.v>:260$3254_Y [0] = \u3.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13089' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1218.lcu.$and$<techmap.v>:212$9965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13086' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1220 [0] = \u3.wp [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13085' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1220 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1218.lcu.$and$<techmap.v>:221$9967_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12318' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1218.$xor$<techmap.v>:263$3256_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1218.$xor$<techmap.v>:262$3255_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10423' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$ternary$<techmap.v>:258$3355_Y [1] = \u11.wp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10422' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$ternary$<techmap.v>:258$3355_Y [0] = \u11.wp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10424' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$ternary$<techmap.v>:258$3355_Y [2] = \u11.wp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$10425' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$ternary$<techmap.v>:258$3355_Y [3] = \u11.wp [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10421' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$and$<techmap.v>:260$3356_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10420' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$and$<techmap.v>:260$3356_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10418' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$and$<techmap.v>:260$3356_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10419' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$and$<techmap.v>:260$3356_Y [1] = \u11.wp [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10412' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$xor$<techmap.v>:262$3357_Y [3] = \u11.wp [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13001' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12995' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10409' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$xor$<techmap.v>:262$3357_Y [0] = \u11.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13003' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12997' (00) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1196 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13002' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:221$9646_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12996' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1196 [1] = \u11.wp [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10411' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$xor$<techmap.v>:262$3357_Y [2] = \u11.wp [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12994' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1196 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10417' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$xor$<techmap.v>:263$3358_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12993' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1196 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10413' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$xor$<techmap.v>:263$3358_Y [0] = \u11.wp [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10414' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1194.$xor$<techmap.v>:263$3358_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1194.$xor$<techmap.v>:262$3357_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$10015' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.$and$<techmap.v>:260$3056_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13012' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13006' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13005' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1202 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$10020' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1200.$xor$<techmap.v>:263$3058_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$and$<techmap.v>:221$9652_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3964' in module `ac97_top'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11853' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$and$<techmap.v>:260$3356_Y [3] = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4290' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4289' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4291' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4292' in module `ac97_top'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12990' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12984' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12983' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1262 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11849' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1260.$xor$<techmap.v>:263$3358_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11838' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1116.$ternary$<techmap.v>:258$5388_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1116.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11837' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1116.$ternary$<techmap.v>:258$5388_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1116.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11835' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1116.$and$<techmap.v>:260$5389_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1116.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11836' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1116.$and$<techmap.v>:260$5389_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1116.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13018' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1116.lcu.$and$<techmap.v>:212$11728_Y = $techmap$auto$alumacc.cc:470:replace_alu$1116.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11834' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1116.$xor$<techmap.v>:263$5391_Y [2] = $auto$alumacc.cc:484:replace_alu$1118 [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4571' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4570' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4572' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4573' in module `ac97_top'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11823' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1275.$and$<techmap.v>:260$3254_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13019' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1277 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1275.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11820' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1275.$xor$<techmap.v>:263$3256_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1275.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12518' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$ternary$<techmap.v>:258$7566_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12493' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$xor$<techmap.v>:262$7568_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12519' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$ternary$<techmap.v>:258$7566_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12494' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$xor$<techmap.v>:262$7568_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12520' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$ternary$<techmap.v>:258$7566_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12521' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$ternary$<techmap.v>:258$7566_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12496' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$xor$<techmap.v>:262$7568_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12516' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$ternary$<techmap.v>:258$7566_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12517' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$ternary$<techmap.v>:258$7566_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12515' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$ternary$<techmap.v>:258$7566_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12507' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$and$<techmap.v>:260$7567_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12490' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$xor$<techmap.v>:262$7568_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12514' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$ternary$<techmap.v>:258$7566_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12506' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$and$<techmap.v>:260$7567_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13338' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:212$10293_Y = $techmap$auto$alumacc.cc:470:replace_alu$1053.$xor$<techmap.v>:262$7568_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13355' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1055 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10295_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12509' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$and$<techmap.v>:260$7567_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12508' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$and$<techmap.v>:260$7567_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12511' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$and$<techmap.v>:260$7567_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12510' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$and$<techmap.v>:260$7567_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13341' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10301_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13357' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:221$10302_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13344' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10310_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12513' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$and$<techmap.v>:260$7567_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12512' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$and$<techmap.v>:260$7567_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13358' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:221$10305_Y = $techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10304_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13360' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$or$<techmap.v>:221$10311_Y = $techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10304_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11936' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.$ternary$<techmap.v>:258$3055_Y [1] = \u9.wp [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11923' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.$xor$<techmap.v>:262$3057_Y [1] = \u9.wp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11935' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.$ternary$<techmap.v>:258$3055_Y [0] = \u9.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11931' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.$and$<techmap.v>:260$3056_Y [0] = \u9.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13186' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13192' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1253 [0] = \u9.wp [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12141' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$ternary$<techmap.v>:258$3355_Y [1] = \u9.wp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12140' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$ternary$<techmap.v>:258$3355_Y [0] = \u9.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12136' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$and$<techmap.v>:260$3356_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12127' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$xor$<techmap.v>:262$3357_Y [0] = \u9.wp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13268' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13274' (00) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1241 [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12132' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$xor$<techmap.v>:263$3358_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1239.$xor$<techmap.v>:262$3357_Y [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4938' in module `ac97_top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11926' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.$xor$<techmap.v>:263$3058_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1251.$xor$<techmap.v>:262$3057_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12131' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$xor$<techmap.v>:263$3358_Y [0] = \u9.wp [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4937' in module `ac97_top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11937' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.$ternary$<techmap.v>:258$3055_Y [2] = \u9.wp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11924' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.$xor$<techmap.v>:262$3057_Y [2] = \u9.wp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11932' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.$and$<techmap.v>:260$3056_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13193' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1253 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$and$<techmap.v>:221$9646_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12142' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$ternary$<techmap.v>:258$3355_Y [2] = \u9.wp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12129' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$xor$<techmap.v>:262$3357_Y [2] = \u9.wp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12137' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$and$<techmap.v>:260$3356_Y [1] = \u9.wp [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13269' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:221$9646_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13275' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1241 [1] = \u9.wp [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4939' in module `ac97_top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11938' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.$ternary$<techmap.v>:258$3055_Y [3] = \u9.wp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11925' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.$xor$<techmap.v>:262$3057_Y [3] = \u9.wp [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11933' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.$and$<techmap.v>:260$3056_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13196' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1253 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$and$<techmap.v>:229$9655_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12143' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$ternary$<techmap.v>:258$3355_Y [3] = \u9.wp [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12130' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$xor$<techmap.v>:262$3357_Y [3] = \u9.wp [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12138' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$and$<techmap.v>:260$3356_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13278' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1241 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:229$9655_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4940' in module `ac97_top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12203' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1227.$ternary$<techmap.v>:258$3253_Y [1] = \u9.rp [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12193' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1227.$xor$<techmap.v>:262$3255_Y [1] = \u9.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12202' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1227.$ternary$<techmap.v>:258$3253_Y [0] = \u9.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12199' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1227.$and$<techmap.v>:260$3254_Y [0] = \u9.rp [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13294' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1227.lcu.$and$<techmap.v>:212$9965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13297' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1229 [0] = \u9.rp [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12195' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1227.$xor$<techmap.v>:263$3256_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1227.$xor$<techmap.v>:262$3255_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12204' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1227.$ternary$<techmap.v>:258$3253_Y [2] = \u9.rp [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12194' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1227.$xor$<techmap.v>:262$3255_Y [2] = \u9.rp [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12200' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1227.$and$<techmap.v>:260$3254_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13298' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1229 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1227.lcu.$and$<techmap.v>:221$9967_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11805' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$and$<techmap.v>:260$3356_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13033' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13027' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13026' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1274 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11801' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1272.$xor$<techmap.v>:263$3358_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9399' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9396 [1] = \u13.occ0_r [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9388' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9386 [0] = \u13.occ0_r [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12156' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1149.$ternary$<techmap.v>:258$5388_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1149.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12155' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1149.$ternary$<techmap.v>:258$5388_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1149.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12154' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1149.$and$<techmap.v>:260$5389_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1149.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12153' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1149.$and$<techmap.v>:260$5389_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1149.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13279' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1149.lcu.$and$<techmap.v>:212$11728_Y = $techmap$auto$alumacc.cc:470:replace_alu$1149.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$4872' (double_invert) in module `\ac97_top' with constant driver `$techmap\u9.$logic_not$ac97_in_fifo.v:160$79_Y = $auto$simplemap.cc:168:logic_reduce$4942'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11734' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1094.$ternary$<techmap.v>:258$5388_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1094.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11733' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1094.$ternary$<techmap.v>:258$5388_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1094.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11723' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1094.$and$<techmap.v>:260$5389_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1094.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11722' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1094.$and$<techmap.v>:260$5389_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1094.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13054' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1094.lcu.$and$<techmap.v>:212$11728_Y = $techmap$auto$alumacc.cc:470:replace_alu$1094.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11772' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$and$<techmap.v>:260$3356_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13044' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13038' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13037' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1271 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11768' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1269.$xor$<techmap.v>:263$3358_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5130' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5128 [0] = \wb_addr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5131' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5128 [1] = \wb_addr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5132' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5128 [2] = \wb_addr_i [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5133' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5128 [3] = \wb_addr_i [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11757' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1105.$ternary$<techmap.v>:258$5388_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1105.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11756' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1105.$ternary$<techmap.v>:258$5388_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1105.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11754' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1105.$and$<techmap.v>:260$5389_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1105.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11755' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1105.$and$<techmap.v>:260$5389_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1105.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13050' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1105.lcu.$and$<techmap.v>:212$11728_Y = $techmap$auto$alumacc.cc:470:replace_alu$1105.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11753' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1105.$xor$<techmap.v>:263$5391_Y [2] = $auto$alumacc.cc:484:replace_alu$1107 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5153' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5147 [4] = \wb_addr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5172' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5166 [4] = \wb_addr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5168' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5166 [0] = \wb_addr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5191' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5185 [4] = \wb_addr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5188' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5185 [1] = \wb_addr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5210' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5204 [4] = \wb_addr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5206' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5204 [0] = \wb_addr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5207' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5204 [1] = \wb_addr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5229' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5223 [4] = \wb_addr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5227' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5223 [2] = \wb_addr_i [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5248' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5242 [4] = \wb_addr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5244' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5242 [0] = \wb_addr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5246' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5242 [2] = \wb_addr_i [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5267' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5261 [4] = \wb_addr_i [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5264' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5261 [1] = \wb_addr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5265' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5261 [2] = \wb_addr_i [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12732' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1072.$ternary$<techmap.v>:258$5388_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1072.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12730' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1072.$and$<techmap.v>:260$5389_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1072.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12731' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1072.$ternary$<techmap.v>:258$5388_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1072.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12729' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1072.$and$<techmap.v>:260$5389_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1072.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13454' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1072.lcu.$and$<techmap.v>:212$11728_Y = $techmap$auto$alumacc.cc:470:replace_alu$1072.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8294' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8291 [1] = \u13.icc_r [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8283' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8281 [0] = \u13.icc_r [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12431' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$ternary$<techmap.v>:258$5778_Y [5] = \u2.to_cnt [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12430' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$ternary$<techmap.v>:258$5778_Y [4] = \u2.to_cnt [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12427' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$ternary$<techmap.v>:258$5778_Y [1] = \u2.to_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12426' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$ternary$<techmap.v>:258$5778_Y [0] = \u2.to_cnt [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12428' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$ternary$<techmap.v>:258$5778_Y [2] = \u2.to_cnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12429' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$ternary$<techmap.v>:258$5778_Y [3] = \u2.to_cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9181' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9178 [1] = \u13.occ0_r [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12000' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1138.$ternary$<techmap.v>:258$5388_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1138.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11999' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1138.$ternary$<techmap.v>:258$5388_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1138.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11998' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1138.$and$<techmap.v>:260$5389_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1138.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11997' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1138.$and$<techmap.v>:260$5389_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1138.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13214' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1138.lcu.$and$<techmap.v>:212$11728_Y = $techmap$auto$alumacc.cc:470:replace_alu$1138.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9170' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9168 [0] = \u13.occ0_r [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12425' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$and$<techmap.v>:260$5779_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12424' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$and$<techmap.v>:260$5779_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12423' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$and$<techmap.v>:260$5779_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12422' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$and$<techmap.v>:260$5779_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12420' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$and$<techmap.v>:260$5779_Y [0] = \u2.to_cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12421' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$and$<techmap.v>:260$5779_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12412' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$xor$<techmap.v>:262$5780_Y [5] = \u2.to_cnt [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13069' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:221$12276_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13059' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$or$<techmap.v>:221$12277_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12410' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$xor$<techmap.v>:262$5780_Y [3] = \u2.to_cnt [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13070' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:221$12273_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13060' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$or$<techmap.v>:221$12274_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12408' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$xor$<techmap.v>:262$5780_Y [1] = \u2.to_cnt [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13072' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:212$12268_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13062' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1208 [0] = \u2.to_cnt [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13061' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1208 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:221$12270_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12409' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$xor$<techmap.v>:262$5780_Y [2] = \u2.to_cnt [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13058' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1208 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:221$12279_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12411' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$xor$<techmap.v>:262$5780_Y [4] = \u2.to_cnt [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13057' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1208 [5] = $techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:229$12282_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12419' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$xor$<techmap.v>:263$5781_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:229$12282_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13055' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1208 [4] = $techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:229$12288_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13056' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1208 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1206.lcu.$and$<techmap.v>:229$12285_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11919' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1127.$ternary$<techmap.v>:258$5388_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1127.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$11918' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1127.$ternary$<techmap.v>:258$5388_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1127.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9035' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9032 [1] = \u13.occ0_r [29]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11917' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1127.$and$<techmap.v>:260$5389_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1127.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11916' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1127.$and$<techmap.v>:260$5389_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1127.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13182' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1127.lcu.$and$<techmap.v>:212$11728_Y = $techmap$auto$alumacc.cc:470:replace_alu$1127.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9024' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9022 [0] = \u13.occ0_r [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12362' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1171.$xor$<techmap.v>:263$5864_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$and$<techmap.v>:229$12394_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13109' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1173 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1171.lcu.$and$<techmap.v>:229$12391_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8858' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8855 [1] = \u13.occ1_r [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8847' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8845 [0] = \u13.occ1_r [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12343' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.$and$<techmap.v>:260$3056_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13081' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13075' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13074' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1223 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12339' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1221.$xor$<techmap.v>:263$3058_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8679' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8676 [1] = \u13.occ1_r [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8668' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8666 [0] = \u13.occ1_r [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12324' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1218.$and$<techmap.v>:260$3254_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8439' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8436 [1] = \u13.icc_r [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8428' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8426 [0] = \u13.icc_r [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13084' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1220 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1218.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12321' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1218.$xor$<techmap.v>:263$3256_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1218.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8178' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8175 [1] = \u13.icc_r [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8167' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8165 [0] = \u13.icc_r [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12685' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1083.$ternary$<techmap.v>:258$5388_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1083.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12684' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1083.$ternary$<techmap.v>:258$5388_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1083.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12683' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1083.$and$<techmap.v>:260$5389_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1083.$not$<techmap.v>:258$5387_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12682' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1083.$and$<techmap.v>:260$5389_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1083.$not$<techmap.v>:258$5387_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13450' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1083.lcu.$and$<techmap.v>:212$11728_Y = $techmap$auto$alumacc.cc:470:replace_alu$1083.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12296' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$ternary$<techmap.v>:258$5778_Y [5] = \u26.ps_cnt [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12295' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$ternary$<techmap.v>:258$5778_Y [4] = \u26.ps_cnt [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12413' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1206.$xor$<techmap.v>:263$5781_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1206.$xor$<techmap.v>:262$5780_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6671' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6667 [2] = \wb_addr_i [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6670' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6667 [1] = \wb_addr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6657' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6653 [2] = \wb_addr_i [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6655' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6653 [0] = \wb_addr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6643' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6639 [2] = \wb_addr_i [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6627' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6625 [0] = \wb_addr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6628' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6625 [1] = \wb_addr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6614' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6611 [1] = \wb_addr_i [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6599' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6597 [0] = \wb_addr_i [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6724' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6721 [1] = \u26.ps_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6725' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6721 [2] = \u26.ps_cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6726' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6721 [3] = \u26.ps_cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6777' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6775 [0] = \u26.cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6778' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6775 [1] = \u26.cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12484' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1212.$ternary$<techmap.v>:258$3253_Y [1] = \u26.cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12474' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1212.$xor$<techmap.v>:262$3255_Y [1] = \u26.cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12483' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1212.$ternary$<techmap.v>:258$3253_Y [0] = \u26.cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12480' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1212.$and$<techmap.v>:260$3254_Y [0] = \u26.cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13332' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1212.lcu.$and$<techmap.v>:212$9965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13335' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1214 [0] = \u26.cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6787' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6785 [0] = \u26.cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6788' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6785 [1] = \u26.cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12476' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1212.$xor$<techmap.v>:263$3256_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1212.$xor$<techmap.v>:262$3255_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12485' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1212.$ternary$<techmap.v>:258$3253_Y [2] = \u26.cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12475' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1212.$xor$<techmap.v>:262$3255_Y [2] = \u26.cnt [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12481' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1212.$and$<techmap.v>:260$3254_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13336' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1214 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1212.lcu.$and$<techmap.v>:221$9967_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12292' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$ternary$<techmap.v>:258$5778_Y [1] = \u26.ps_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12236' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$xor$<techmap.v>:262$5780_Y [1] = \u26.ps_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12291' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$ternary$<techmap.v>:258$5778_Y [0] = \u26.ps_cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12248' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$and$<techmap.v>:260$5779_Y [0] = \u26.ps_cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13107' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:212$12268_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13097' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1217 [0] = \u26.ps_cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12241' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$xor$<techmap.v>:263$5781_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1215.$xor$<techmap.v>:262$5780_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12293' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$ternary$<techmap.v>:258$5778_Y [2] = \u26.ps_cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12237' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$xor$<techmap.v>:262$5780_Y [2] = \u26.ps_cnt [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12249' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$and$<techmap.v>:260$5779_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13096' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1217 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:221$12270_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12294' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$ternary$<techmap.v>:258$5778_Y [3] = \u26.ps_cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12238' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$xor$<techmap.v>:262$5780_Y [3] = \u26.ps_cnt [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12250' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$and$<techmap.v>:260$5779_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13091' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1217 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:229$12285_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12239' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$xor$<techmap.v>:262$5780_Y [4] = \u26.ps_cnt [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12251' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$and$<techmap.v>:260$5779_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13105' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:221$12273_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13095' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$or$<techmap.v>:221$12274_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13093' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1217 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:221$12279_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12240' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$xor$<techmap.v>:262$5780_Y [5] = \u26.ps_cnt [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12252' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$and$<techmap.v>:260$5779_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13090' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1217 [4] = $techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:229$12288_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6937' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6931 [4] = \u2.to_cnt [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6934' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6931 [1] = \u2.to_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6935' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6931 [2] = \u2.to_cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6936' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6931 [3] = \u2.to_cnt [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6899' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6898' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6900' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6901' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6902' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6903' in module `ac97_top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6918' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6915 [1] = \u2.res_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6920' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6915 [3] = \u2.res_cnt [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6904' in module `ac97_top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12464' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.$ternary$<techmap.v>:258$3055_Y [1] = \u2.res_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12451' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.$xor$<techmap.v>:262$3057_Y [1] = \u2.res_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12463' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.$ternary$<techmap.v>:258$3055_Y [0] = \u2.res_cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12459' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.$and$<techmap.v>:260$3056_Y [0] = \u2.res_cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13310' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$and$<techmap.v>:212$9644_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13316' (?0) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1211 [0] = \u2.res_cnt [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6911' in module `ac97_top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12454' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.$xor$<techmap.v>:263$3058_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1209.$xor$<techmap.v>:262$3057_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6910' in module `ac97_top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12465' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.$ternary$<techmap.v>:258$3055_Y [2] = \u2.res_cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12452' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.$xor$<techmap.v>:262$3057_Y [2] = \u2.res_cnt [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12460' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.$and$<techmap.v>:260$3056_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13317' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1211 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$and$<techmap.v>:221$9646_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6912' in module `ac97_top'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12466' (??0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.$ternary$<techmap.v>:258$3055_Y [3] = \u2.res_cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12453' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.$xor$<techmap.v>:262$3057_Y [3] = \u2.res_cnt [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12461' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.$and$<techmap.v>:260$3056_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13320' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1211 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$and$<techmap.v>:229$9655_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6913' in module `ac97_top'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6993' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6990 [1] = \u2.cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6995' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6990 [3] = \u2.cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6996' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6990 [4] = \u2.cnt [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6998' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6990 [6] = \u2.cnt [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6999' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6990 [7] = \u2.cnt [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7017' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7014 [1] = \u2.cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7018' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7014 [2] = \u2.cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7019' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7014 [3] = \u2.cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7021' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7014 [5] = \u2.cnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7022' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7014 [6] = \u2.cnt [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7023' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7014 [7] = \u2.cnt [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12641' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$ternary$<techmap.v>:258$7942_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12642' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$ternary$<techmap.v>:258$7942_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12617' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:262$7944_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12643' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$ternary$<techmap.v>:258$7942_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12618' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:262$7944_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12644' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$ternary$<techmap.v>:258$7942_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12619' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:262$7944_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12639' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$ternary$<techmap.v>:258$7942_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12614' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:262$7944_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12640' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$ternary$<techmap.v>:258$7942_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12615' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:262$7944_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12638' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$ternary$<techmap.v>:258$7942_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12630' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$and$<techmap.v>:260$7943_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12613' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:262$7944_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12637' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$ternary$<techmap.v>:258$7942_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12629' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$and$<techmap.v>:260$7943_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12612' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:262$7944_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13422' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:212$10293_Y = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13438' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1026 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13439' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1026 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10295_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12632' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$and$<techmap.v>:260$7943_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12631' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$and$<techmap.v>:260$7943_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13424' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10298_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13440' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:221$10299_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13443' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1026 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10307_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12634' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$and$<techmap.v>:260$7943_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12633' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$and$<techmap.v>:260$7943_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13441' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:221$10302_Y = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10301_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12636' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$and$<techmap.v>:260$7943_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12635' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$and$<techmap.v>:260$7943_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13426' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10304_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13442' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:221$10305_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13444' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$or$<techmap.v>:221$10311_Y = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10310_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12776' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$ternary$<techmap.v>:258$2276_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12751' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:262$2278_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12777' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$ternary$<techmap.v>:258$2276_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12752' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:262$2278_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12778' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$ternary$<techmap.v>:258$2276_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12753' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:262$2278_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12779' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$ternary$<techmap.v>:258$2276_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12754' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:262$2278_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12774' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$ternary$<techmap.v>:258$2276_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12749' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:262$2278_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12775' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$ternary$<techmap.v>:258$2276_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12750' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:262$2278_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12773' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$ternary$<techmap.v>:258$2276_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12765' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$and$<techmap.v>:260$2277_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12748' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:262$2278_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12772' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$ternary$<techmap.v>:258$2276_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12764' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$and$<techmap.v>:260$2277_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12747' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:262$2278_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13458' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:212$10293_Y = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13474' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1069 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13475' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1069 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10295_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12767' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$and$<techmap.v>:260$2277_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12766' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$and$<techmap.v>:260$2277_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13460' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10298_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13476' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:221$10299_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13479' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1069 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10307_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12769' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$and$<techmap.v>:260$2277_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12768' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$and$<techmap.v>:260$2277_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13461' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10301_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13477' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:221$10302_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13464' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10310_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12771' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$and$<techmap.v>:260$2277_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12770' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$and$<techmap.v>:260$2277_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13462' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10304_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13478' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:221$10305_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13480' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$or$<techmap.v>:221$10311_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13481' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1069 [7] = $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10313_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12561' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$ternary$<techmap.v>:258$7566_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12562' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$ternary$<techmap.v>:258$7566_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12537' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:262$7568_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12559' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$ternary$<techmap.v>:258$7566_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12534' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:262$7568_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12560' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$ternary$<techmap.v>:258$7566_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12557' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$ternary$<techmap.v>:258$7566_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12532' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:262$7568_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12558' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$ternary$<techmap.v>:258$7566_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12533' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:262$7568_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12556' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$ternary$<techmap.v>:258$7566_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12531' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:262$7568_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12555' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$ternary$<techmap.v>:258$7566_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12548' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$and$<techmap.v>:260$7567_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12547' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$and$<techmap.v>:260$7567_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13366' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:212$10293_Y = $techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:262$7568_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13383' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1048 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10295_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12550' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$and$<techmap.v>:260$7567_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12549' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$and$<techmap.v>:260$7567_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13368' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10298_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13384' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:221$10299_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13387' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1048 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10307_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12552' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$and$<techmap.v>:260$7567_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12551' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$and$<techmap.v>:260$7567_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13369' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10301_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13385' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:221$10302_Y = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12554' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$and$<techmap.v>:260$7567_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12553' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$and$<techmap.v>:260$7567_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13386' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$or$<techmap.v>:221$10305_Y = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10304_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12608' (0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$not$<techmap.v>:258$7789_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12600' (011) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$ternary$<techmap.v>:258$7790_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12609' (0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$not$<techmap.v>:258$7789_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12601' (011) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$ternary$<techmap.v>:258$7790_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12610' (0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$not$<techmap.v>:258$7789_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12602' (011) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$ternary$<techmap.v>:258$7790_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12611' (1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$not$<techmap.v>:258$7789_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12603' (101) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$ternary$<techmap.v>:258$7790_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12578' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$xor$<techmap.v>:262$7792_Y [7] = \u2.cnt [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12606' (0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$not$<techmap.v>:258$7789_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12598' (011) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$ternary$<techmap.v>:258$7790_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12607' (1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$not$<techmap.v>:258$7789_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12599' (101) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$ternary$<techmap.v>:258$7790_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12574' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$xor$<techmap.v>:262$7792_Y [3] = \u2.cnt [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12605' (0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$not$<techmap.v>:258$7789_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12597' (011) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$ternary$<techmap.v>:258$7790_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12589' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$and$<techmap.v>:260$7791_Y [1] = \u2.cnt [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12604' (1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$not$<techmap.v>:258$7789_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12596' (101) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$ternary$<techmap.v>:258$7790_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12588' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$and$<techmap.v>:260$7791_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12571' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$xor$<techmap.v>:262$7792_Y [0] = \u2.cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13394' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:212$10293_Y = \u2.cnt [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13410' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1037 [0] = \u2.cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12591' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$and$<techmap.v>:260$7791_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12590' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$and$<techmap.v>:260$7791_Y [2] = \u2.cnt [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13412' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:221$10299_Y = $techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:221$10298_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12593' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$and$<techmap.v>:260$7791_Y [5] = \u2.cnt [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12592' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$and$<techmap.v>:260$7791_Y [4] = \u2.cnt [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12595' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$and$<techmap.v>:260$7791_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12594' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$and$<techmap.v>:260$7791_Y [6] = \u2.cnt [6]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13414' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$or$<techmap.v>:221$10305_Y = $techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:221$10304_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12843' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$ternary$<techmap.v>:258$9504_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12818' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:262$9506_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12844' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$ternary$<techmap.v>:258$9504_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12819' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:262$9506_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12841' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$ternary$<techmap.v>:258$9504_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12842' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$ternary$<techmap.v>:258$9504_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12839' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$ternary$<techmap.v>:258$9504_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12814' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:262$9506_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12840' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$ternary$<techmap.v>:258$9504_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12838' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$ternary$<techmap.v>:258$9504_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12813' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:262$9506_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12837' (??1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$ternary$<techmap.v>:258$9504_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12830' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$and$<techmap.v>:260$9505_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12829' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$and$<techmap.v>:260$9505_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13486' (?1) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:212$10293_Y = $techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:262$9506_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13503' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1062 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:221$10295_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12832' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$and$<techmap.v>:260$9505_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12831' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$and$<techmap.v>:260$9505_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13488' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:221$10298_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13504' (?0) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:221$10299_Y = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12834' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$and$<techmap.v>:260$9505_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12833' (1?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$and$<techmap.v>:260$9505_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12836' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$and$<techmap.v>:260$9505_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12835' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$and$<techmap.v>:260$9505_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13490' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:221$10304_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13506' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:221$10305_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13508' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$or$<techmap.v>:221$10311_Y = $techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:221$10310_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11383' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5053_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11415' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [30] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10970' (00) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10969 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11319' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11351' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [30] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10971' (00) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10969 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11255' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [30] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10972' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10969 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [30]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10974' (00) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10973 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10976' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5088_Y = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [30]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11416' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10978' (0?) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10977 [0] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5053_Y [31]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11320' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11352' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10979' (00) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10977 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11256' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10980' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10977 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [31]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10982' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10981 = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5053_Y [31]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11382' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5053_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11414' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [29] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10986' (00) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10985 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11318' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11350' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [29] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10987' (00) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10985 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11254' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [29] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10988' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10985 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [29]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10990' (00) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10989 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10992' (0?) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$reduce_or$<techmap.v>:441$5087_Y = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [29]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11381' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5053_Y [28] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10994' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10993 [0] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [28]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11317' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11349' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [28] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10995' (00) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10993 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11253' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [28] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10996' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10993 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [28]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$10998' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$10997 = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [28]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11380' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5053_Y [27] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11002' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11001 [0] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [27]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11316' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11348' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [27] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11003' (00) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11001 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11252' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [27] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11004' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11001 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [27]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11006' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11005 = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [27]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11379' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5053_Y [26] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11010' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11009 [0] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [26]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11315' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11347' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [26] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11011' (00) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11009 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11251' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [26] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11012' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11009 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [26]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11014' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11013 = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [26]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11378' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5053_Y [25] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11018' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11017 [0] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [25]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11314' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11346' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [25] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11019' (00) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11017 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11250' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [25] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11020' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11017 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [25]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11022' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11021 = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [25]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11377' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5053_Y [24] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11026' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11025 [0] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11313' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11345' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [24] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11027' (00) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11025 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11249' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [24] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11028' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11025 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [24]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11030' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11029 = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [24]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11376' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5053_Y [23] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11034' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11033 [0] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5052_Y [23]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11312' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [23] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11035' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11033 [1] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [23]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11248' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [23] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11036' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11033 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [23]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11311' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [22] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11043' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11041 [1] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [22]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11247' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [22] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11044' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11041 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [22]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11310' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [21] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11051' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11049 [1] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [21]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11246' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [21] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11052' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11049 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [21]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11309' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [20] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11059' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11057 [1] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11245' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [20] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11060' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11057 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [20]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11308' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [19] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11067' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11065 [1] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [19]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11244' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [19] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11068' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11065 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [19]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11307' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [18] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11075' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11073 [1] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [18]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11243' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [18] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11076' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11073 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [18]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11306' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11083' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11081 [1] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [17]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11242' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [17] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11084' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11081 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [17]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11305' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5055_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11091' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11089 [1] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5054_Y [16]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11241' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [16] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11092' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11089 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [16]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11240' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11100' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11097 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11239' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11108' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11105 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11238' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11116' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11113 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11237' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11124' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11121 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11236' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11132' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11129 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11235' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11140' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11137 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [10]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11234' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11148' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11145 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11233' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11156' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11153 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11232' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11164' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11161 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11231' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11172' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11169 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11230' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11180' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11177 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11229' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11188' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11185 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11228' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11196' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11193 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11227' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11204' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11201 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11225' (const_and) in module `\ac97_top' with constant driver `$techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5057_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11220' (?0) in module `\ac97_top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$11217 [2] = $techmap$techmap\u13.$procmux$619.$and$<techmap.v>:434$5056_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11721' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1094.$xor$<techmap.v>:263$5391_Y [2] = $auto$alumacc.cc:484:replace_alu$1096 [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11883' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1263.$and$<techmap.v>:260$3254_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13170' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1265 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1263.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11880' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1263.$xor$<techmap.v>:263$3256_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1263.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11902' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.$and$<techmap.v>:260$3056_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13173' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13179' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13180' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1268 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11898' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1266.$xor$<techmap.v>:263$3058_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11915' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1127.$xor$<techmap.v>:263$5391_Y [2] = $auto$alumacc.cc:484:replace_alu$1129 [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11934' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.$and$<techmap.v>:260$3056_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13188' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13194' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13195' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1253 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11930' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1251.$xor$<techmap.v>:263$3058_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11964' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1254.$and$<techmap.v>:260$3254_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13202' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1256 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1254.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11961' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1254.$xor$<techmap.v>:263$3256_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1254.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$11983' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.$and$<techmap.v>:260$3056_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13205' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13211' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13212' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1259 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11979' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1257.$xor$<techmap.v>:263$3058_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$11996' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1138.$xor$<techmap.v>:263$5391_Y [2] = $auto$alumacc.cc:484:replace_alu$1140 [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12012' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1242.$and$<techmap.v>:260$3254_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13223' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1244 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1242.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12009' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1242.$xor$<techmap.v>:263$3256_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1242.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12043' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.$and$<techmap.v>:260$3056_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13226' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13232' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13233' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1247 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12039' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1245.$xor$<techmap.v>:263$3058_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12064' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$and$<techmap.v>:260$3356_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13237' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13243' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13244' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1250 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12060' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1248.$xor$<techmap.v>:263$3358_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12085' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.$and$<techmap.v>:260$3056_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13248' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13254' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13255' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1235 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12081' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1233.$xor$<techmap.v>:263$3058_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12118' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$and$<techmap.v>:260$3356_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13259' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13265' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13266' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1238 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12114' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1236.$xor$<techmap.v>:263$3358_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12139' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$and$<techmap.v>:260$3356_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13270' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13276' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13277' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1241 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12135' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1239.$xor$<techmap.v>:263$3358_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12152' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1149.$xor$<techmap.v>:263$5391_Y [2] = $auto$alumacc.cc:484:replace_alu$1151 [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12171' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$and$<techmap.v>:260$3356_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13285' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13291' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13292' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1226 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12167' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1224.$xor$<techmap.v>:263$3358_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12201' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1227.$and$<techmap.v>:260$3254_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13299' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1229 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1227.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12198' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1227.$xor$<techmap.v>:263$3256_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1227.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12217' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1230.$and$<techmap.v>:260$3254_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13305' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1232 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1230.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12214' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1230.$xor$<techmap.v>:263$3256_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1230.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12228' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1160.$xor$<techmap.v>:263$5391_Y [2] = $auto$alumacc.cc:484:replace_alu$1162 [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12253' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$and$<techmap.v>:260$5779_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13104' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:221$12276_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13094' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$or$<techmap.v>:221$12277_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13092' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1217 [5] = $techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:229$12282_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12247' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1215.$xor$<techmap.v>:263$5781_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1215.lcu.$and$<techmap.v>:229$12282_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12462' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.$and$<techmap.v>:260$3056_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13312' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$and$<techmap.v>:221$9649_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13318' (00) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$or$<techmap.v>:221$9650_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13319' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1211 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12458' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1209.$xor$<techmap.v>:263$3058_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1209.lcu.$and$<techmap.v>:221$9652_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12482' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1212.$and$<techmap.v>:260$3254_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13337' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1214 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1212.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12479' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1212.$xor$<techmap.v>:263$3256_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1212.lcu.$and$<techmap.v>:229$9970_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13364' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1055 [4] = $techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:229$10322_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13362' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1055 [5] = $techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:229$10316_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12505' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1053.$xor$<techmap.v>:263$7569_Y [8] = $auto$alumacc.cc:484:replace_alu$1055 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13391' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1048 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:229$10319_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13392' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1048 [4] = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:229$10322_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12546' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:263$7569_Y [8] = $auto$alumacc.cc:484:replace_alu$1048 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12587' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1035.$xor$<techmap.v>:263$7793_Y [8] = $auto$alumacc.cc:484:replace_alu$1037 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13447' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1026 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:229$10319_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13449' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1026 [6] = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:229$10325_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12628' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:263$7945_Y [8] = $auto$alumacc.cc:484:replace_alu$1026 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12681' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1083.$xor$<techmap.v>:263$5391_Y [2] = $auto$alumacc.cc:484:replace_alu$1085 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12728' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1072.$xor$<techmap.v>:263$5391_Y [2] = $auto$alumacc.cc:484:replace_alu$1074 [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13483' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1069 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:229$10319_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13484' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1069 [4] = $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:229$10322_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13482' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1069 [5] = $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:229$10316_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13485' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1069 [6] = $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:229$10325_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12763' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:263$2279_Y [8] = $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10313_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13511' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1062 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:229$10319_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13513' (0?) in module `\ac97_top' with constant driver `$auto$alumacc.cc:484:replace_alu$1062 [6] = $techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:229$10325_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12828' (0?) in module `\ac97_top' with constant driver `$techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:263$9507_Y [8] = $auto$alumacc.cc:484:replace_alu$1062 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12912' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4797.$not$<techmap.v>:258$5387_Y [1] = \u9.wp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12910' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4797.$ternary$<techmap.v>:258$5388_Y [1] = $auto$rtlil.cc:1600:Not$4796 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12911' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4797.$not$<techmap.v>:258$5387_Y [0] = \u9.wp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12909' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4797.$ternary$<techmap.v>:258$5388_Y [0] = $auto$rtlil.cc:1600:Not$4796 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13514' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4797.lcu.$and$<techmap.v>:212$11728_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13516' (?0) in module `\ac97_top' with constant driver `$auto$maccmap.cc:247:synth$4800 [0] = $techmap$auto$maccmap.cc:240:synth$4797.$and$<techmap.v>:260$5389_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12904' (?0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4797.$xor$<techmap.v>:263$5391_Y [0] = $techmap$auto$maccmap.cc:240:synth$4797.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12906' (0?) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4797.$xor$<techmap.v>:263$5391_Y [2] = $auto$maccmap.cc:247:synth$4800 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12923' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4791.$not$<techmap.v>:258$5387_Y [1] = \u8.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12921' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4791.$ternary$<techmap.v>:258$5388_Y [1] = $auto$rtlil.cc:1600:Not$4790 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12922' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4791.$not$<techmap.v>:258$5387_Y [0] = \u8.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12920' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4791.$ternary$<techmap.v>:258$5388_Y [0] = $auto$rtlil.cc:1600:Not$4790 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13518' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4791.lcu.$and$<techmap.v>:212$11728_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13520' (?0) in module `\ac97_top' with constant driver `$auto$maccmap.cc:247:synth$4794 [0] = $techmap$auto$maccmap.cc:240:synth$4791.$and$<techmap.v>:260$5389_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12915' (?0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4791.$xor$<techmap.v>:263$5391_Y [0] = $techmap$auto$maccmap.cc:240:synth$4791.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12917' (0?) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4791.$xor$<techmap.v>:263$5391_Y [2] = $auto$maccmap.cc:247:synth$4794 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12934' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4785.$not$<techmap.v>:258$5387_Y [1] = \u7.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12932' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4785.$ternary$<techmap.v>:258$5388_Y [1] = $auto$rtlil.cc:1600:Not$4784 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12933' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4785.$not$<techmap.v>:258$5387_Y [0] = \u7.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12931' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4785.$ternary$<techmap.v>:258$5388_Y [0] = $auto$rtlil.cc:1600:Not$4784 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13522' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4785.lcu.$and$<techmap.v>:212$11728_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13524' (?0) in module `\ac97_top' with constant driver `$auto$maccmap.cc:247:synth$4788 [0] = $techmap$auto$maccmap.cc:240:synth$4785.$and$<techmap.v>:260$5389_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12926' (?0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4785.$xor$<techmap.v>:263$5391_Y [0] = $techmap$auto$maccmap.cc:240:synth$4785.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12928' (0?) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4785.$xor$<techmap.v>:263$5391_Y [2] = $auto$maccmap.cc:247:synth$4788 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12975' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4330.$not$<techmap.v>:258$5387_Y [1] = \u6.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12973' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4330.$ternary$<techmap.v>:258$5388_Y [1] = $auto$rtlil.cc:1600:Not$4329 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12974' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4330.$not$<techmap.v>:258$5387_Y [0] = \u6.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$12972' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4330.$ternary$<techmap.v>:258$5388_Y [0] = $auto$rtlil.cc:1600:Not$4329 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13526' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4330.lcu.$and$<techmap.v>:212$11728_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13528' (?0) in module `\ac97_top' with constant driver `$auto$maccmap.cc:247:synth$4333 [0] = $techmap$auto$maccmap.cc:240:synth$4330.$and$<techmap.v>:260$5389_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12967' (?0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4330.$xor$<techmap.v>:263$5391_Y [0] = $techmap$auto$maccmap.cc:240:synth$4330.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12969' (0?) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4330.$xor$<techmap.v>:263$5391_Y [2] = $auto$maccmap.cc:247:synth$4333 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$13124' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4947.$not$<techmap.v>:258$5387_Y [1] = \u10.wp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$13126' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4947.$ternary$<techmap.v>:258$5388_Y [1] = $auto$rtlil.cc:1600:Not$4946 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$13123' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4947.$not$<techmap.v>:258$5387_Y [0] = \u10.wp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$13125' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4947.$ternary$<techmap.v>:258$5388_Y [0] = $auto$rtlil.cc:1600:Not$4946 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13530' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4947.lcu.$and$<techmap.v>:212$11728_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13532' (?0) in module `\ac97_top' with constant driver `$auto$maccmap.cc:247:synth$4950 [0] = $techmap$auto$maccmap.cc:240:synth$4947.$and$<techmap.v>:260$5389_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13129' (?0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4947.$xor$<techmap.v>:263$5391_Y [0] = $techmap$auto$maccmap.cc:240:synth$4947.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13131' (0?) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4947.$xor$<techmap.v>:263$5391_Y [2] = $auto$maccmap.cc:247:synth$4950 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$13135' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4953.$not$<techmap.v>:258$5387_Y [1] = \u5.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$13137' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4953.$ternary$<techmap.v>:258$5388_Y [1] = $auto$rtlil.cc:1600:Not$4952 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$13134' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4953.$not$<techmap.v>:258$5387_Y [0] = \u5.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$13136' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4953.$ternary$<techmap.v>:258$5388_Y [0] = $auto$rtlil.cc:1600:Not$4952 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13534' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4953.lcu.$and$<techmap.v>:212$11728_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13536' (?0) in module `\ac97_top' with constant driver `$auto$maccmap.cc:247:synth$4956 [0] = $techmap$auto$maccmap.cc:240:synth$4953.$and$<techmap.v>:260$5389_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13140' (?0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4953.$xor$<techmap.v>:263$5391_Y [0] = $techmap$auto$maccmap.cc:240:synth$4953.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13142' (0?) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4953.$xor$<techmap.v>:263$5391_Y [2] = $auto$maccmap.cc:247:synth$4956 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$13146' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4959.$not$<techmap.v>:258$5387_Y [1] = \u3.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$13148' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4959.$ternary$<techmap.v>:258$5388_Y [1] = $auto$rtlil.cc:1600:Not$4958 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$13145' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4959.$not$<techmap.v>:258$5387_Y [0] = \u3.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$13147' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4959.$ternary$<techmap.v>:258$5388_Y [0] = $auto$rtlil.cc:1600:Not$4958 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13538' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4959.lcu.$and$<techmap.v>:212$11728_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13540' (?0) in module `\ac97_top' with constant driver `$auto$maccmap.cc:247:synth$4962 [0] = $techmap$auto$maccmap.cc:240:synth$4959.$and$<techmap.v>:260$5389_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13151' (?0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4959.$xor$<techmap.v>:263$5391_Y [0] = $techmap$auto$maccmap.cc:240:synth$4959.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13153' (0?) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4959.$xor$<techmap.v>:263$5391_Y [2] = $auto$maccmap.cc:247:synth$4962 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$13157' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4965.$not$<techmap.v>:258$5387_Y [1] = \u4.rp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$13159' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4965.$ternary$<techmap.v>:258$5388_Y [1] = $auto$rtlil.cc:1600:Not$4964 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$13156' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4965.$not$<techmap.v>:258$5387_Y [0] = \u4.rp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$13158' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4965.$ternary$<techmap.v>:258$5388_Y [0] = $auto$rtlil.cc:1600:Not$4964 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13542' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4965.lcu.$and$<techmap.v>:212$11728_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13544' (?0) in module `\ac97_top' with constant driver `$auto$maccmap.cc:247:synth$4968 [0] = $techmap$auto$maccmap.cc:240:synth$4965.$and$<techmap.v>:260$5389_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13162' (?0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4965.$xor$<techmap.v>:263$5391_Y [0] = $techmap$auto$maccmap.cc:240:synth$4965.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13164' (0?) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$4965.$xor$<techmap.v>:263$5391_Y [2] = $auto$maccmap.cc:247:synth$4968 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$13324' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$5913.$not$<techmap.v>:258$5387_Y [1] = \u11.wp [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$13326' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$5913.$ternary$<techmap.v>:258$5388_Y [1] = $auto$rtlil.cc:1600:Not$5912 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$13323' (double_invert) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$5913.$not$<techmap.v>:258$5387_Y [0] = \u11.wp [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$13325' (??0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$5913.$ternary$<techmap.v>:258$5388_Y [0] = $auto$rtlil.cc:1600:Not$5912 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13546' (const_and) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$5913.lcu.$and$<techmap.v>:212$11728_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13548' (?0) in module `\ac97_top' with constant driver `$auto$maccmap.cc:247:synth$5916 [0] = $techmap$auto$maccmap.cc:240:synth$5913.$and$<techmap.v>:260$5389_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13329' (?0) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$5913.$xor$<techmap.v>:263$5391_Y [0] = $techmap$auto$maccmap.cc:240:synth$5913.$xor$<techmap.v>:262$5390_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13331' (0?) in module `\ac97_top' with constant driver `$techmap$auto$maccmap.cc:240:synth$5913.$xor$<techmap.v>:263$5391_Y [2] = $auto$maccmap.cc:247:synth$5916 [1]'.

5.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10426' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10795'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1194.$not$<techmap.v>:258$3354_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1191.$not$<techmap.v>:258$3054_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10426' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12999' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12899'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:222$9651_Y = $techmap$auto$alumacc.cc:470:replace_alu$1191.lcu.$and$<techmap.v>:222$9651_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12999' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12988' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13207'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1260.lcu.$and$<techmap.v>:222$9651_Y = $techmap$auto$alumacc.cc:470:replace_alu$1257.lcu.$and$<techmap.v>:222$9651_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12988' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13175' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13042'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1266.lcu.$and$<techmap.v>:222$9651_Y = $techmap$auto$alumacc.cc:470:replace_alu$1269.lcu.$and$<techmap.v>:222$9651_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13175' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10260' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10260' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13396' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12962'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:221$10298_Y = $techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:222$10300_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13396' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$12721' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12028'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$12720 = $auto$simplemap.cc:127:simplemap_reduce$12027
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$12721' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10005' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10774'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1200.$not$<techmap.v>:258$3054_Y [1] = $auto$rtlil.cc:1600:Not$4790 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10005' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10004' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11810'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1200.$not$<techmap.v>:258$3054_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1272.$not$<techmap.v>:258$3354_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10004' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$12674' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12447'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$12673 = $auto$simplemap.cc:127:simplemap_reduce$12446
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$12674' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12567' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10263'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12567' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12563' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10259'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12563' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$9984' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10961'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1182.$not$<techmap.v>:258$3054_Y [1] = $auto$rtlil.cc:1600:Not$4946 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$9984' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12782' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10261'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12782' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12780' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10259'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12780' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12522' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10259'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12522' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12849' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10263'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12849' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12848' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10262'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12848' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12579' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$10345'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1035.$xor$<techmap.v>:263$7793_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:262$2278_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12579' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12846' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12846' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12871' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12882'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:222$9651_Y = $techmap$auto$alumacc.cc:470:replace_alu$1182.lcu.$and$<techmap.v>:222$9651_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$12871' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$12862' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$11746'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$12861 = $auto$simplemap.cc:127:simplemap_reduce$11745
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$12862' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12845' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10259'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12845' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12847' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10261'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12847' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$9629' is identical to cell `$auto$simplemap.cc:37:simplemap_not$9985'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1185.$not$<techmap.v>:258$3354_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1182.$not$<techmap.v>:258$3054_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$9629' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$9628' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10961'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1185.$not$<techmap.v>:258$3354_Y [1] = $auto$rtlil.cc:1600:Not$4946 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$9628' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$9627' is identical to cell `$auto$simplemap.cc:37:simplemap_not$9983'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1185.$not$<techmap.v>:258$3354_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1182.$not$<techmap.v>:258$3054_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$9627' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12851' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10265'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12851' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12526' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10263'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12526' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12524' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10261'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12524' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12786' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10265'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12786' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12787' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12852'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12787' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13346' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$9464'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:222$10300_Y = $auto$simplemap.cc:127:simplemap_reduce$9461 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13346' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13250' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13261'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1233.lcu.$and$<techmap.v>:222$9651_Y = $techmap$auto$alumacc.cc:470:replace_alu$1236.lcu.$and$<techmap.v>:222$9651_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13250' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12564' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12564' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7947' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13432'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7946 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:222$10306_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7947' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12651' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10265'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12651' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12652' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12852'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12652' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12565' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10261'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12565' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13468' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$9277'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:222$10306_Y = $auto$simplemap.cc:127:simplemap_reduce$9276 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13468' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7783' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13395'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7779 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:221$10295_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7783' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7782' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13402'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7779 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:222$10300_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7782' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7780' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13404'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7779 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:222$10306_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7780' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12569' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10265'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12569' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12570' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12852'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12570' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12528' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10265'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12528' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12529' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12852'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12529' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7030' is identical to cell `$auto$simplemap.cc:177:logic_reduce$7045'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7026 [3] = $auto$simplemap.cc:168:logic_reduce$7041 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7030' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7028' is identical to cell `$auto$simplemap.cc:177:logic_reduce$7043'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7026 [1] = $auto$simplemap.cc:168:logic_reduce$7041 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7028' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12566' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10262'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12566' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7016' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$10345'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7014 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:262$2278_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7016' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7006' is identical to cell `$auto$simplemap.cc:177:logic_reduce$7045'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7002 [3] = $auto$simplemap.cc:168:logic_reduce$7041 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7006' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6997' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12576'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6990 [5] = $techmap$auto$alumacc.cc:470:replace_alu$1035.$xor$<techmap.v>:262$7792_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6997' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6992' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$10345'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6990 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$xor$<techmap.v>:262$2278_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6992' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6933' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12407'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6931 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1206.$xor$<techmap.v>:262$5780_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6933' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6917' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12450'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6915 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1209.$xor$<techmap.v>:262$3057_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6917' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6779' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6789'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6775 [2] = $auto$simplemap.cc:250:simplemap_eqne$6785 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6779' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13495' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$9278'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:222$10303_Y = $auto$simplemap.cc:127:simplemap_reduce$9276 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13495' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6723' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12235'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6721 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1215.$xor$<techmap.v>:262$5780_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6723' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6642' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6656'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6639 [1] = $auto$simplemap.cc:250:simplemap_eqne$6653 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6642' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6641' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6669'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6639 [0] = $auto$simplemap.cc:250:simplemap_eqne$6667 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6641' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6633' is identical to cell `$auto$simplemap.cc:177:logic_reduce$6683'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6632 = $auto$simplemap.cc:168:logic_reduce$6682
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6633' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12647' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10261'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12647' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6613' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6669'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6611 [0] = $auto$simplemap.cc:250:simplemap_eqne$6667 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6613' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6615' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6629'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6611 [2] = $auto$simplemap.cc:250:simplemap_eqne$6625 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6615' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6600' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6656'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6597 [1] = $auto$simplemap.cc:250:simplemap_eqne$6653 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6600' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12048' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12069'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1245.$not$<techmap.v>:258$3054_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1248.$not$<techmap.v>:258$3354_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12048' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6601' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6629'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6597 [2] = $auto$simplemap.cc:250:simplemap_eqne$6625 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6601' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13494' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$9279'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:222$10300_Y = $auto$simplemap.cc:127:simplemap_reduce$9276 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13494' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12649' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10263'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12649' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12645' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10259'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12645' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12178' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12350'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1224.$not$<techmap.v>:258$3354_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1221.$not$<techmap.v>:258$3054_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12178' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12179' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12351'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1224.$not$<techmap.v>:258$3354_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1221.$not$<techmap.v>:258$3054_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12179' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12812' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12755'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:262$9506_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:263$2279_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12812' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$12797' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$11871'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$12796 = $auto$simplemap.cc:127:simplemap_reduce$11870
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$12797' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12092' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12125'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1233.$not$<techmap.v>:258$3054_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1236.$not$<techmap.v>:258$3354_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12092' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12093' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12126'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1233.$not$<techmap.v>:258$3054_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1236.$not$<techmap.v>:258$3354_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12093' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12050' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12071'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1245.$not$<techmap.v>:258$3054_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1248.$not$<techmap.v>:258$3354_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12050' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12051' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12072'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1245.$not$<techmap.v>:258$3054_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1248.$not$<techmap.v>:258$3354_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12051' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12530' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12755'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:262$7568_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:263$2279_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12530' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12573' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6994'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1035.$xor$<techmap.v>:262$7792_Y [2] = $auto$simplemap.cc:250:simplemap_eqne$6990 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12573' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11941' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12146'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1251.$not$<techmap.v>:258$3054_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1239.$not$<techmap.v>:258$3354_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11941' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11942' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12147'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1251.$not$<techmap.v>:258$3054_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1239.$not$<techmap.v>:258$3354_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11942' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11860' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11990'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1260.$not$<techmap.v>:258$3354_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1257.$not$<techmap.v>:258$3054_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11860' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11861' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11991'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1260.$not$<techmap.v>:258$3354_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1257.$not$<techmap.v>:258$3054_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11861' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$12312' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12662'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$12311 = $auto$simplemap.cc:127:simplemap_reduce$12661
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$12312' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12648' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10262'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12648' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11812' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10006'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1272.$not$<techmap.v>:258$3354_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1200.$not$<techmap.v>:258$3054_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11812' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12176' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12348'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1224.$not$<techmap.v>:258$3354_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1221.$not$<techmap.v>:258$3054_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12176' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11779' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11909'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1269.$not$<techmap.v>:258$3354_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1266.$not$<techmap.v>:258$3054_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11779' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11780' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11910'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1269.$not$<techmap.v>:258$3354_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1266.$not$<techmap.v>:258$3054_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11780' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13287' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13079'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1224.lcu.$and$<techmap.v>:222$9651_Y = $techmap$auto$alumacc.cc:470:replace_alu$1221.lcu.$and$<techmap.v>:222$9651_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13287' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5263' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6669'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5261 [0] = $auto$simplemap.cc:250:simplemap_eqne$6667 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5263' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5247' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5266'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5242 [3] = $auto$simplemap.cc:250:simplemap_eqne$5261 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5247' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5245' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6656'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5242 [1] = $auto$simplemap.cc:250:simplemap_eqne$6653 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5245' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13272' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13190'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:222$9651_Y = $techmap$auto$alumacc.cc:470:replace_alu$1251.lcu.$and$<techmap.v>:222$9651_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13272' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5228' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5266'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5223 [3] = $auto$simplemap.cc:250:simplemap_eqne$5261 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5228' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5226' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6656'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5223 [1] = $auto$simplemap.cc:250:simplemap_eqne$6653 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5226' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5225' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6669'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5223 [0] = $auto$simplemap.cc:250:simplemap_eqne$6667 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5225' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5214' is identical to cell `$auto$simplemap.cc:177:logic_reduce$6683'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5213 [0] = $auto$simplemap.cc:168:logic_reduce$6682
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5214' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5209' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5266'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5204 [3] = $auto$simplemap.cc:250:simplemap_eqne$5261 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5209' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5208' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6629'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5204 [2] = $auto$simplemap.cc:250:simplemap_eqne$6625 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5208' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5190' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5266'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5185 [3] = $auto$simplemap.cc:250:simplemap_eqne$5261 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5190' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5189' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6629'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5185 [2] = $auto$simplemap.cc:250:simplemap_eqne$6625 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5189' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5187' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6669'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5185 [0] = $auto$simplemap.cc:250:simplemap_eqne$6667 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5187' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5171' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5266'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5166 [3] = $auto$simplemap.cc:250:simplemap_eqne$5261 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5171' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5170' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6629'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5166 [2] = $auto$simplemap.cc:250:simplemap_eqne$6625 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5170' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5169' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6656'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5166 [1] = $auto$simplemap.cc:250:simplemap_eqne$6653 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5169' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12144' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11939'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1239.$not$<techmap.v>:258$3354_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1251.$not$<techmap.v>:258$3054_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12144' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5152' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5266'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5147 [3] = $auto$simplemap.cc:250:simplemap_eqne$5261 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5152' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5151' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6629'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5147 [2] = $auto$simplemap.cc:250:simplemap_eqne$6625 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5151' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5150' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6656'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5147 [1] = $auto$simplemap.cc:250:simplemap_eqne$6653 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5150' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5149' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6669'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5147 [0] = $auto$simplemap.cc:250:simplemap_eqne$6667 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5149' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5138' is identical to cell `$auto$simplemap.cc:177:logic_reduce$6683'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5137 [0] = $auto$simplemap.cc:168:logic_reduce$6682
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5138' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11907' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11777'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1266.$not$<techmap.v>:258$3054_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1269.$not$<techmap.v>:258$3354_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11907' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10968' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12125'.
    Redirecting output \Y: $auto$rtlil.cc:1600:Not$4964 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1236.$not$<techmap.v>:258$3354_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10968' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10966' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12350'.
    Redirecting output \Y: $auto$rtlil.cc:1600:Not$4958 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1221.$not$<techmap.v>:258$3054_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10966' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10964' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12071'.
    Redirecting output \Y: $auto$rtlil.cc:1600:Not$4952 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1248.$not$<techmap.v>:258$3354_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10964' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10962' is identical to cell `$auto$simplemap.cc:37:simplemap_not$9985'.
    Redirecting output \Y: $auto$rtlil.cc:1600:Not$4946 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1182.$not$<techmap.v>:258$3054_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10962' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4881' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4894'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4879 [0] = $auto$simplemap.cc:250:simplemap_eqne$4892 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4881' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4882' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4895'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4879 [1] = $auto$simplemap.cc:250:simplemap_eqne$4892 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4882' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$11790' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12809'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$11789 = $auto$simplemap.cc:127:simplemap_reduce$12808
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11790' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10797' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12472'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1191.$not$<techmap.v>:258$3054_Y [2] = $auto$rtlil.cc:1600:Not$5912 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10797' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10777' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12146'.
    Redirecting output \Y: $auto$rtlil.cc:1600:Not$4796 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1239.$not$<techmap.v>:258$3354_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10777' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10775' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10006'.
    Redirecting output \Y: $auto$rtlil.cc:1600:Not$4790 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1200.$not$<techmap.v>:258$3054_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10775' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10773' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11909'.
    Redirecting output \Y: $auto$rtlil.cc:1600:Not$4784 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1266.$not$<techmap.v>:258$3054_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10773' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4546' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4559'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4544 [0] = $auto$simplemap.cc:250:simplemap_eqne$4557 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4546' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4547' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4560'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4544 [1] = $auto$simplemap.cc:250:simplemap_eqne$4557 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4547' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12525' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10262'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12525' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12575' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7020'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1035.$xor$<techmap.v>:262$7792_Y [4] = $auto$simplemap.cc:250:simplemap_eqne$7014 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12575' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13431' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7948'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:222$10303_Y = $auto$simplemap.cc:127:simplemap_reduce$7946 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13431' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13342' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$9277'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10304_Y = $auto$simplemap.cc:127:simplemap_reduce$9276 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13342' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10593' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11990'.
    Redirecting output \Y: $auto$rtlil.cc:1600:Not$4329 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1257.$not$<techmap.v>:258$3054_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10593' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4263' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4276'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4261 [0] = $auto$simplemap.cc:250:simplemap_eqne$4274 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4263' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4264' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4277'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4261 [1] = $auto$simplemap.cc:250:simplemap_eqne$4274 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4264' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12492' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12815'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.$xor$<techmap.v>:262$7568_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:262$9506_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12492' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13496' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$9277'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:222$10306_Y = $auto$simplemap.cc:127:simplemap_reduce$9276 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13496' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10428' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12472'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1194.$not$<techmap.v>:258$3354_Y [2] = $auto$rtlil.cc:1600:Not$5912 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10428' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10429' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10798'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1194.$not$<techmap.v>:258$3354_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1191.$not$<techmap.v>:258$3054_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10429' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$12103' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12709'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$12102 = $auto$simplemap.cc:127:simplemap_reduce$12708
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$12103' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12123' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12090'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1236.$not$<techmap.v>:258$3354_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1233.$not$<techmap.v>:258$3054_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12123' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$3770' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$9274'.
    Redirecting output \Q: \u8.rp [1] = $memory\u8.mem$rdreg[0]$q$1656 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$3770' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$3425' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$7931'.
    Redirecting output \Q: \u7.rp [1] = $memory\u7.mem$rdreg[0]$q$1605 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$3425' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13031' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13010'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1272.lcu.$and$<techmap.v>:222$9651_Y = $techmap$auto$alumacc.cc:470:replace_alu$1200.lcu.$and$<techmap.v>:222$9651_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13031' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$12189' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12697'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$12188 = $auto$simplemap.cc:127:simplemap_reduce$12696
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$12189' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12784' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10263'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12784' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12781' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12781' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12783' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10262'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12783' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13398' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12960'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:221$10304_Y = $techmap$auto$alumacc.cc:470:replace_alu$1203.lcu.$and$<techmap.v>:222$10306_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13398' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$3133' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$8452'.
    Redirecting output \Q: \u6.rp [1] = $memory\u6.mem$rdreg[0]$q$1554 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$3133' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$9986' is identical to cell `$auto$simplemap.cc:37:simplemap_not$9630'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1182.$not$<techmap.v>:258$3054_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1185.$not$<techmap.v>:258$3354_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$9986' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$11952' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12744'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$11951 = $auto$simplemap.cc:127:simplemap_reduce$12743
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11952' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10007' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11813'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1200.$not$<techmap.v>:258$3054_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1272.$not$<techmap.v>:258$3354_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10007' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2878' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$4185'.
    Redirecting output \Q: \u5.rp [1] = $memory\u5.mem$rdreg[0]$q$1503 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2878' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2499' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$4287'.
    Redirecting output \Q: \u4.rp [1] = $memory\u4.mem$rdreg[0]$q$1452 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2499' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12646' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12523'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12646' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10266' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12852'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [7] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10266' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11858' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11988'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1260.$not$<techmap.v>:258$3354_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1257.$not$<techmap.v>:258$3054_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11858' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2156' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$4334'.
    Redirecting output \Q: \u3.rp [1] = $memory\u3.mem$rdreg[0]$q$1401 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2156' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12650' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10264'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.$not$<techmap.v>:258$7941_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12650' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12568' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10264'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.$not$<techmap.v>:258$7565_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12568' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12527' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10264'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.$not$<techmap.v>:258$7565_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12527' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12850' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10264'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.$not$<techmap.v>:258$9503_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12850' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12785' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10264'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.$not$<techmap.v>:258$2275_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1203.$not$<techmap.v>:258$2275_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12785' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13239' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13228'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1248.lcu.$and$<techmap.v>:222$9651_Y = $techmap$auto$alumacc.cc:470:replace_alu$1245.lcu.$and$<techmap.v>:222$9651_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13239' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12620' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12755'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:263$7945_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:263$2279_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12620' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10796' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12471'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1191.$not$<techmap.v>:258$3054_Y [1] = $auto$rtlil.cc:1600:Not$5912 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10796' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$10427' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12471'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1194.$not$<techmap.v>:258$3354_Y [1] = $auto$rtlil.cc:1600:Not$5912 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$10427' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12177' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12349'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1224.$not$<techmap.v>:258$3354_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1221.$not$<techmap.v>:258$3054_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12177' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12124' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12091'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1236.$not$<techmap.v>:258$3354_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1233.$not$<techmap.v>:258$3054_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12124' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12145' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10776'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1239.$not$<techmap.v>:258$3354_Y [1] = $auto$rtlil.cc:1600:Not$4796 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12145' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12070' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12049'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1248.$not$<techmap.v>:258$3354_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1245.$not$<techmap.v>:258$3054_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12070' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11940' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10776'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1251.$not$<techmap.v>:258$3054_Y [1] = $auto$rtlil.cc:1600:Not$4796 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11940' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11859' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11989'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1260.$not$<techmap.v>:258$3354_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1257.$not$<techmap.v>:258$3054_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11859' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11778' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11908'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1269.$not$<techmap.v>:258$3354_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1266.$not$<techmap.v>:258$3054_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11778' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2810' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10961'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1310 = $auto$rtlil.cc:1600:Not$4946 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2810' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3359' is identical to cell `$auto$simplemap.cc:37:simplemap_not$9985'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1312 = $techmap$auto$alumacc.cc:470:replace_alu$1182.$not$<techmap.v>:258$3054_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3359' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2122' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12471'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1361 = $auto$rtlil.cc:1600:Not$5912 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2122' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$4368' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12472'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1363 = $auto$rtlil.cc:1600:Not$5912 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4368' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$8388' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12328'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1412 = $techmap$auto$alumacc.cc:470:replace_alu$1218.$not$<techmap.v>:258$3252_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8388' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$8242' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12329'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1414 = $techmap$auto$alumacc.cc:470:replace_alu$1218.$not$<techmap.v>:258$3252_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8242' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2528' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12221'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1463 = $techmap$auto$alumacc.cc:470:replace_alu$1230.$not$<techmap.v>:258$3252_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2528' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$6956' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12222'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1465 = $techmap$auto$alumacc.cc:470:replace_alu$1230.$not$<techmap.v>:258$3252_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6956' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3633' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12016'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1514 = $techmap$auto$alumacc.cc:470:replace_alu$1242.$not$<techmap.v>:258$3252_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3633' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3554' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12017'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1516 = $techmap$auto$alumacc.cc:470:replace_alu$1242.$not$<techmap.v>:258$3252_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3554' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$8907' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11968'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1565 = $techmap$auto$alumacc.cc:470:replace_alu$1254.$not$<techmap.v>:258$3252_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8907' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$9091' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11969'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1567 = $techmap$auto$alumacc.cc:470:replace_alu$1254.$not$<techmap.v>:258$3252_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$9091' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$8058' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11887'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1616 = $techmap$auto$alumacc.cc:470:replace_alu$1263.$not$<techmap.v>:258$3252_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8058' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$8080' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11888'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1618 = $techmap$auto$alumacc.cc:470:replace_alu$1263.$not$<techmap.v>:258$3252_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8080' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$9100' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11827'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1667 = $techmap$auto$alumacc.cc:470:replace_alu$1275.$not$<techmap.v>:258$3252_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$9100' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$9099' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11828'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1669 = $techmap$auto$alumacc.cc:470:replace_alu$1275.$not$<techmap.v>:258$3252_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$9099' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$8390' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10776'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1718 = $auto$rtlil.cc:1600:Not$4796 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8390' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$8389' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12146'.
    Redirecting output \Y: $auto$rtlil.cc:1641:Eq$1720 = $techmap$auto$alumacc.cc:470:replace_alu$1239.$not$<techmap.v>:258$3354_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8389' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3899' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12870'.
    Redirecting output \Y: $auto$rtlil.cc:1629:And$1336 = $techmap$auto$alumacc.cc:470:replace_alu$1185.lcu.$and$<techmap.v>:229$9655_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3899' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4108' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12998'.
    Redirecting output \Y: $auto$rtlil.cc:1629:And$1387 = $techmap$auto$alumacc.cc:470:replace_alu$1194.lcu.$and$<techmap.v>:229$9655_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4108' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3066' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13088'.
    Redirecting output \Y: $auto$rtlil.cc:1629:And$1438 = $techmap$auto$alumacc.cc:470:replace_alu$1218.lcu.$and$<techmap.v>:221$9967_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3066' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5280' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13301'.
    Redirecting output \Y: $auto$rtlil.cc:1629:And$1489 = $techmap$auto$alumacc.cc:470:replace_alu$1230.lcu.$and$<techmap.v>:221$9967_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5280' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2314' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13219'.
    Redirecting output \Y: $auto$rtlil.cc:1629:And$1540 = $techmap$auto$alumacc.cc:470:replace_alu$1242.lcu.$and$<techmap.v>:221$9967_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2314' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7620' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13198'.
    Redirecting output \Y: $auto$rtlil.cc:1629:And$1591 = $techmap$auto$alumacc.cc:470:replace_alu$1254.lcu.$and$<techmap.v>:221$9967_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7620' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$9508' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13166'.
    Redirecting output \Y: $auto$rtlil.cc:1629:And$1642 = $techmap$auto$alumacc.cc:470:replace_alu$1263.lcu.$and$<techmap.v>:221$9967_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$9508' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8808' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13023'.
    Redirecting output \Y: $auto$rtlil.cc:1629:And$1693 = $techmap$auto$alumacc.cc:470:replace_alu$1275.lcu.$and$<techmap.v>:221$9967_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8808' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8129' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13273'.
    Redirecting output \Y: $auto$rtlil.cc:1629:And$1744 = $techmap$auto$alumacc.cc:470:replace_alu$1239.lcu.$and$<techmap.v>:229$9655_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8129' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$4335' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2157'.
    Redirecting output \Q: $memory\u3.mem$rdreg[0]$q$1401 [1] = \u3.rp [2]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$4335' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$4288' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2500'.
    Redirecting output \Q: $memory\u4.mem$rdreg[0]$q$1452 [1] = \u4.rp [2]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$4288' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$4186' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2879'.
    Redirecting output \Q: $memory\u5.mem$rdreg[0]$q$1503 [1] = \u5.rp [2]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$4186' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$8453' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$3134'.
    Redirecting output \Q: $memory\u6.mem$rdreg[0]$q$1554 [1] = \u6.rp [2]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$8453' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$7932' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$3426'.
    Redirecting output \Q: $memory\u7.mem$rdreg[0]$q$1605 [1] = \u7.rp [2]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$7932' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$9275' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$3771'.
    Redirecting output \Q: $memory\u8.mem$rdreg[0]$q$1656 [1] = \u8.rp [2]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$9275' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:206:simplemap_lognot$4273' is identical to cell `$auto$simplemap.cc:37:simplemap_not$9983'.
    Redirecting output \Y: $techmap\u10.$logic_not$ac97_in_fifo.v:139$62_Y = $techmap$auto$alumacc.cc:470:replace_alu$1182.$not$<techmap.v>:258$3054_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$4273' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4259' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4278'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4257 = $auto$simplemap.cc:250:simplemap_eqne$4274 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4259' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:206:simplemap_lognot$4556' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10795'.
    Redirecting output \Y: $techmap\u11.$logic_not$ac97_in_fifo.v:139$62_Y = $techmap$auto$alumacc.cc:470:replace_alu$1191.$not$<techmap.v>:258$3054_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$4556' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13502' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13382'.
    Redirecting output \Y: $auto$alumacc.cc:484:replace_alu$1062 [0] = $auto$alumacc.cc:484:replace_alu$1048 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13502' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4542' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4561'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4540 = $auto$simplemap.cc:250:simplemap_eqne$4557 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4542' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$9579' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12234'.
    Redirecting output \Y: $techmap\u16.u0.$eq$ac97_dma_req.v:98$364_Y = $techmap$auto$alumacc.cc:470:replace_alu$1160.$not$<techmap.v>:258$5387_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$9579' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$9422' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12158'.
    Redirecting output \Y: $techmap\u16.u1.$eq$ac97_dma_req.v:98$364_Y = $techmap$auto$alumacc.cc:470:replace_alu$1149.$not$<techmap.v>:258$5387_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$9422' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$9235' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12002'.
    Redirecting output \Y: $techmap\u16.u2.$eq$ac97_dma_req.v:98$364_Y = $techmap$auto$alumacc.cc:470:replace_alu$1138.$not$<techmap.v>:258$5387_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$9235' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$9090' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11921'.
    Redirecting output \Y: $techmap\u16.u3.$eq$ac97_dma_req.v:98$364_Y = $techmap$auto$alumacc.cc:470:replace_alu$1127.$not$<techmap.v>:258$5387_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$9090' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$8913' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11840'.
    Redirecting output \Y: $techmap\u16.u4.$eq$ac97_dma_req.v:98$364_Y = $techmap$auto$alumacc.cc:470:replace_alu$1116.$not$<techmap.v>:258$5387_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8913' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$8702' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11759'.
    Redirecting output \Y: $techmap\u16.u5.$eq$ac97_dma_req.v:98$364_Y = $techmap$auto$alumacc.cc:470:replace_alu$1105.$not$<techmap.v>:258$5387_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8702' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$8463' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11736'.
    Redirecting output \Y: $techmap\u16.u6.$eq$ac97_dma_req.v:98$364_Y = $techmap$auto$alumacc.cc:470:replace_alu$1094.$not$<techmap.v>:258$5387_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8463' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$8201' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12687'.
    Redirecting output \Y: $techmap\u16.u7.$eq$ac97_dma_req.v:98$364_Y = $techmap$auto$alumacc.cc:470:replace_alu$1083.$not$<techmap.v>:258$5387_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8201' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$8316' is identical to cell `$auto$simplemap.cc:37:simplemap_not$12734'.
    Redirecting output \Y: $techmap\u16.u8.$eq$ac97_dma_req.v:98$364_Y = $techmap$auto$alumacc.cc:470:replace_alu$1072.$not$<techmap.v>:258$5387_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8316' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$11748' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12864'.
    Redirecting output \Y: $techmap$techmap\u17.$procmux$644.$reduce_or$<techmap.v>:445$5398_Y = $techmap$techmap\u16.u0.$procmux$392.$reduce_or$<techmap.v>:445$5398_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11748' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$11792' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12811'.
    Redirecting output \Y: $techmap$techmap\u18.$procmux$644.$reduce_or$<techmap.v>:445$5398_Y = $techmap$techmap\u16.u1.$procmux$392.$reduce_or$<techmap.v>:445$5398_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11792' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$11873' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12799'.
    Redirecting output \Y: $techmap$techmap\u19.$procmux$644.$reduce_or$<techmap.v>:445$5398_Y = $techmap$techmap\u16.u2.$procmux$392.$reduce_or$<techmap.v>:445$5398_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11873' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$11954' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12746'.
    Redirecting output \Y: $techmap$techmap\u20.$procmux$644.$reduce_or$<techmap.v>:445$5398_Y = $techmap$techmap\u16.u3.$procmux$392.$reduce_or$<techmap.v>:445$5398_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$11954' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$12030' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12723'.
    Redirecting output \Y: $techmap$techmap\u21.$procmux$644.$reduce_or$<techmap.v>:445$5398_Y = $techmap$techmap\u16.u4.$procmux$392.$reduce_or$<techmap.v>:445$5398_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$12030' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$12105' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12711'.
    Redirecting output \Y: $techmap$techmap\u22.$procmux$644.$reduce_or$<techmap.v>:445$5398_Y = $techmap$techmap\u16.u5.$procmux$392.$reduce_or$<techmap.v>:445$5398_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$12105' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$12191' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12699'.
    Redirecting output \Y: $techmap$techmap\u23.$procmux$644.$reduce_or$<techmap.v>:445$5398_Y = $techmap$techmap\u16.u6.$procmux$392.$reduce_or$<techmap.v>:445$5398_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$12191' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$12314' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12664'.
    Redirecting output \Y: $techmap$techmap\u24.$procmux$644.$reduce_or$<techmap.v>:445$5398_Y = $techmap$techmap\u16.u7.$procmux$392.$reduce_or$<techmap.v>:445$5398_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$12314' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$12449' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$12676'.
    Redirecting output \Y: $techmap$techmap\u25.$procmux$644.$reduce_or$<techmap.v>:445$5398_Y = $techmap$techmap\u16.u8.$procmux$392.$reduce_or$<techmap.v>:445$5398_Y
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$12449' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6782' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6793'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6781 = $auto$simplemap.cc:127:simplemap_reduce$6792
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6782' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12538' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12820'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:263$7569_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:263$9507_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12538' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:206:simplemap_lognot$4891' is identical to cell `$auto$simplemap.cc:37:simplemap_not$11939'.
    Redirecting output \Y: $techmap\u9.$logic_not$ac97_in_fifo.v:139$62_Y = $techmap$auto$alumacc.cc:470:replace_alu$1251.$not$<techmap.v>:258$3054_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$4891' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4877' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4896'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4875 = $auto$simplemap.cc:250:simplemap_eqne$4892 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4877' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13370' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13432'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10304_Y = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:222$10306_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13370' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12616' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12816'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:262$7944_Y [4] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:262$9506_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12616' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12621' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12756'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:263$7945_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:263$2279_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12621' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13347' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13425'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:222$10303_Y = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10301_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13347' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$9463' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13425'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$9461 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10301_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$9463' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$9277' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13432'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$9276 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:222$10306_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$9277' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7950' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13459'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7946 [3] = $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10295_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7950' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7949' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13374'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7946 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:222$10300_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7949' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7600' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$9280'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7596 [3] = $auto$simplemap.cc:127:simplemap_reduce$9276 [3]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7600' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7599' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13374'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7596 [2] = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:222$10300_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7599' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7598' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13375'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7596 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:222$10303_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7598' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7597' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13376'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7596 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:222$10306_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7597' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7003' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7027'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7002 [0] = $auto$simplemap.cc:127:simplemap_reduce$7026 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7003' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6784' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6795'.
    Redirecting output \Y: $techmap\u26.$ne$ac97_rst.v:88$7_Y = $auto$simplemap.cc:256:simplemap_eqne$6790
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6784' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6619' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6675'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6618 = $auto$simplemap.cc:127:simplemap_reduce$6674
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6619' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6605' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6661'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6604 = $auto$simplemap.cc:127:simplemap_reduce$6660
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6605' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12755' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12489'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:263$2279_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$xor$<techmap.v>:262$7568_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12755' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13487' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13367'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:221$10295_Y = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10295_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13487' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13467' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13425'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:222$10303_Y = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10301_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13467' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13466' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13374'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:222$10300_Y = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:222$10300_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13466' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12536' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12495'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:262$7568_Y [6] = $techmap$auto$alumacc.cc:470:replace_alu$1053.$xor$<techmap.v>:262$7568_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12536' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5271' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6675'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5270 [0] = $auto$simplemap.cc:127:simplemap_reduce$6674
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5271' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5253' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5272'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5251 [1] = $auto$simplemap.cc:127:simplemap_reduce$5270 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5253' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5252' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6661'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5251 [0] = $auto$simplemap.cc:127:simplemap_reduce$6660
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5252' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5234' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5272'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5232 [1] = $auto$simplemap.cc:127:simplemap_reduce$5270 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5234' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5233' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6647'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5232 [0] = $auto$simplemap.cc:127:simplemap_reduce$6646
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5233' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5196' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5215'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5194 [1] = $auto$simplemap.cc:127:simplemap_reduce$5213 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5196' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5195' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6675'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5194 [0] = $auto$simplemap.cc:127:simplemap_reduce$6674
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5195' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5177' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5215'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5175 [1] = $auto$simplemap.cc:127:simplemap_reduce$5213 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5177' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5176' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6661'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5175 [0] = $auto$simplemap.cc:127:simplemap_reduce$6660
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5176' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5158' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5215'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5156 [1] = $auto$simplemap.cc:127:simplemap_reduce$5213 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5158' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5157' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6647'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5156 [0] = $auto$simplemap.cc:127:simplemap_reduce$6646
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5157' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4886' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4900'.
    Redirecting output \Y: $auto$simplemap.cc:256:simplemap_eqne$4883 = $auto$simplemap.cc:127:simplemap_reduce$4899
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4886' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4551' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4565'.
    Redirecting output \Y: $auto$simplemap.cc:256:simplemap_eqne$4548 = $auto$simplemap.cc:127:simplemap_reduce$4564
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4551' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12817' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12535'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:262$9506_Y [5] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:262$7568_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12817' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12822' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12540'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:263$9507_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:263$7569_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12822' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13433' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7952'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:222$10312_Y = $auto$simplemap.cc:127:simplemap_reduce$7951 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13433' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13340' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$9279'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10298_Y = $auto$simplemap.cc:127:simplemap_reduce$9276 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13340' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4268' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4282'.
    Redirecting output \Y: $auto$simplemap.cc:256:simplemap_eqne$4265 = $auto$simplemap.cc:127:simplemap_reduce$4281
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4268' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12497' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12820'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.$xor$<techmap.v>:263$7569_Y [0] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:263$9507_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12497' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13430' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13374'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:222$10300_Y = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:222$10300_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13430' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13423' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13459'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10295_Y = $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10295_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13423' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13435' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13471'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:229$10319_Y = $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:229$10319_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13435' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13403' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7781'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:222$10303_Y = $auto$simplemap.cc:127:simplemap_reduce$7779 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13403' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13469' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13428'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:222$10312_Y = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10310_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13469' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12623' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12758'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:263$7945_Y [3] = $techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:263$2279_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12623' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12539' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12821'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.$xor$<techmap.v>:263$7569_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:263$9507_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12539' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13382' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13354'.
    Redirecting output \Y: $auto$alumacc.cc:484:replace_alu$1048 [0] = $auto$alumacc.cc:484:replace_alu$1055 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$13382' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13348' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$9462'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:222$10306_Y = $auto$simplemap.cc:127:simplemap_reduce$9461 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13348' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12349' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10965'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1221.$not$<techmap.v>:258$3054_Y [1] = $auto$rtlil.cc:1600:Not$4958 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12349' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12091' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10967'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1233.$not$<techmap.v>:258$3054_Y [1] = $auto$rtlil.cc:1600:Not$4964 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12091' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$12049' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10963'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1245.$not$<techmap.v>:258$3054_Y [1] = $auto$rtlil.cc:1600:Not$4952 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$12049' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11989' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10592'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1257.$not$<techmap.v>:258$3054_Y [1] = $auto$rtlil.cc:1600:Not$4329 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11989' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11908' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10772'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1266.$not$<techmap.v>:258$3054_Y [1] = $auto$rtlil.cc:1600:Not$4784 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11908' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$11811' is identical to cell `$auto$simplemap.cc:37:simplemap_not$10774'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1272.$not$<techmap.v>:258$3354_Y [1] = $auto$rtlil.cc:1600:Not$4790 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$11811' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13367' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13339'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:221$10295_Y = $techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:221$10295_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13367' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$9462' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13376'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$9461 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:222$10306_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$9462' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$9280' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$9465'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$9276 [3] = $auto$simplemap.cc:127:simplemap_reduce$9461 [3]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$9280' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7953' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13427'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7951 [1] = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10307_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7953' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7602' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13377'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7601 [0] = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:222$10312_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7602' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13463' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13427'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.lcu.$and$<techmap.v>:221$10307_Y = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10307_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13463' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13497' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$9282'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:222$10312_Y = $auto$simplemap.cc:127:simplemap_reduce$9281 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13497' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13499' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13379'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:229$10319_Y = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:229$10319_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13499' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12757' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12622'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1067.$xor$<techmap.v>:263$2279_Y [2] = $techmap$auto$alumacc.cc:470:replace_alu$1024.$xor$<techmap.v>:263$7945_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12757' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13405' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7785'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1035.lcu.$and$<techmap.v>:222$10312_Y = $auto$simplemap.cc:127:simplemap_reduce$7784 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13405' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13489' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13375'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1060.lcu.$and$<techmap.v>:221$10301_Y = $techmap$auto$alumacc.cc:470:replace_alu$1046.lcu.$and$<techmap.v>:222$10303_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13489' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$12498' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$12821'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.$xor$<techmap.v>:263$7569_Y [1] = $techmap$auto$alumacc.cc:470:replace_alu$1060.$xor$<techmap.v>:263$9507_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$12498' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7955' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$13429'.
    Redirecting output \Y: $auto$rtlil.cc:1603:ReduceAnd$1028 = $techmap$auto$alumacc.cc:470:replace_alu$1024.lcu.$and$<techmap.v>:221$10313_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7955' from module `\ac97_top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$13349' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$9467'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:470:replace_alu$1053.lcu.$and$<techmap.v>:222$10312_Y = $auto$simplemap.cc:127:simplemap_reduce$9466 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$13349' from module `\ac97_top'.
Removed a total of 304 cells.

5.20.3. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7290 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$10798'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$10771'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$10769'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$10770'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$2031'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$2030'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$2028'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$2029'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2006'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2005'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2002'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2000'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1999'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1998'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1997'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1996'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1995'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1994'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1992'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1993'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1991'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1990'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1989'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1988'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1987'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1986'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1985'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1984'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1981'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1976'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1975'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1974'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1972'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1973'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1894'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1893'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1891'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1892'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1862'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1861'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1860'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1859'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1858'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1857'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1856'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1855'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1852'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1847'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1846'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1845'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1843'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1844'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1841'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1840'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1837'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1835'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1834'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1833'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1832'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1831'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1830'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1829'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1827'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1828'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$11832'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$11833'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$11829'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$11813'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$11810'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$11777'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$11751'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$11752'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12437'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12436'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12435'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12434'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12432'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12433'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12361'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12360'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12359'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12357'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12358'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12351'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12348'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12330'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12302'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12301'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12300'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12299'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12297'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12298'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6029'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6030'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6031'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6032'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6033'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6034'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6035'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6036'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6037'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6038'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6039'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6040'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6041'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6042'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6043'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6044'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6045'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6046'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6047'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6048'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6049'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6050'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6051'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$6052'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6193'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6194'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6195'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6196'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6197'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6198'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6199'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6200'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6201'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6202'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6203'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6204'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6205'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6206'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6207'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6208'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6209'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6210'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6211'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6212'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6213'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6214'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6215'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6216'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6407'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6408'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6409'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6410'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6411'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6412'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6413'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6414'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6415'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6416'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6417'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6418'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6419'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6420'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6421'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6422'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6423'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6424'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6425'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6426'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6427'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6428'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6429'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$6430'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$6929'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$9625'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$9624'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$9626'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$9630'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$11720'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$11719'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$11889'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$11910'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$11914'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$11913'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$11970'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$11988'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$11991'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$11995'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$11994'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12018'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12069'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12072'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12090'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12126'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12147'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12151'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12150'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12206'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12205'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12207'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12223'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12227'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12226'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12468'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12467'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12469'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12470'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12487'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12486'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$12488'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12499'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12500'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12501'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12502'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12503'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12504'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12540'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12541'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12542'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12543'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12544'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12545'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12580'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12581'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12582'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12583'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12584'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12585'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12586'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12622'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12624'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12625'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12626'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12627'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12680'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12679'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12727'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12726'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12756'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12758'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12759'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12760'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12761'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12762'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12821'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12820'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12823'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12824'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12825'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12826'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$12827'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12872'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12882'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12883'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12890'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12899'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12900'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12914'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12925'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12936'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12940'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12959'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12963'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12977'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13122'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$12989'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13000'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13010'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13011'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13022'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13032'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13042'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13043'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13065'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13066'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13079'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13080'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13087'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13100'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13101'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13115'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13133'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13144'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13155'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13322'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13167'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13174'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13189'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13190'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13199'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13206'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13207'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13220'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13227'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13228'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13238'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13249'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13260'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13261'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13271'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13286'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13296'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13302'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13313'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13314'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13334'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13350'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13351'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13352'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13353'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13363'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13365'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13378'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13379'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13380'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13381'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13390'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13393'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13406'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13407'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13408'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13409'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13418'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13419'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13420'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13421'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13434'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13436'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13437'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13446'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13448'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13470'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13471'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13472'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13473'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13498'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13500'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13501'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13510'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13512'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13515'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13517'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13519'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13521'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13523'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13525'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13527'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13529'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13531'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13533'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13535'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13537'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13539'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13541'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13543'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13545'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$13547'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$13549'.
  removing unused non-port wire \u2.resume_done.
  removed 1 unused temporary wires.

5.20.5. Rerunning OPT passes. (Removed registers in this run.)

5.20.6. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7546' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [1] = 1'0'.

5.20.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.8. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7291 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.10. Rerunning OPT passes. (Removed registers in this run.)

5.20.11. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7547' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [2] = 1'0'.

5.20.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.13. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7292 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.15. Rerunning OPT passes. (Removed registers in this run.)

5.20.16. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7548' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [3] = 1'0'.

5.20.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.18. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7293 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.20. Rerunning OPT passes. (Removed registers in this run.)

5.20.21. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7549' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [4] = 1'0'.

5.20.22. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.23. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7294 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.25. Rerunning OPT passes. (Removed registers in this run.)

5.20.26. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7550' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [5] = 1'0'.

5.20.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.28. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7295 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.30. Rerunning OPT passes. (Removed registers in this run.)

5.20.31. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7551' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [6] = 1'0'.

5.20.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.33. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7296 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.35. Rerunning OPT passes. (Removed registers in this run.)

5.20.36. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7552' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [7] = 1'0'.

5.20.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.38. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7297 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.40. Rerunning OPT passes. (Removed registers in this run.)

5.20.41. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7553' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [8] = 1'0'.

5.20.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.43. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7298 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.45. Rerunning OPT passes. (Removed registers in this run.)

5.20.46. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7554' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [9] = 1'0'.

5.20.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.48. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7299 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.50. Rerunning OPT passes. (Removed registers in this run.)

5.20.51. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7555' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [10] = 1'0'.

5.20.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.53. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7300 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.55. Rerunning OPT passes. (Removed registers in this run.)

5.20.56. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7556' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [11] = 1'0'.

5.20.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.58. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7301 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.60. Rerunning OPT passes. (Removed registers in this run.)

5.20.61. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7557' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [12] = 1'0'.

5.20.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.63. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7302 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.65. Rerunning OPT passes. (Removed registers in this run.)

5.20.66. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7558' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [13] = 1'0'.

5.20.67. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.68. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7303 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.70. Rerunning OPT passes. (Removed registers in this run.)

5.20.71. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7559' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [14] = 1'0'.

5.20.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.73. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7304 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.75. Rerunning OPT passes. (Removed registers in this run.)

5.20.76. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7560' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [15] = 1'0'.

5.20.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.78. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7305 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.80. Rerunning OPT passes. (Removed registers in this run.)

5.20.81. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7561' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [16] = 1'0'.

5.20.82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.83. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7306 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.84. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.85. Rerunning OPT passes. (Removed registers in this run.)

5.20.86. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7562' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [17] = 1'0'.

5.20.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.88. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7307 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.90. Rerunning OPT passes. (Removed registers in this run.)

5.20.91. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7563' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [18] = 1'0'.

5.20.92. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.93. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7308 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.94. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.95. Rerunning OPT passes. (Removed registers in this run.)

5.20.96. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7564' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt12_r[19:0] [19] = 1'0'.

5.20.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.98. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7309 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..
  removing unused non-port wire \u0.slt12_r.
  removed 1 unused temporary wires.

5.20.100. Rerunning OPT passes. (Removed registers in this run.)

5.20.101. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7526' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [0] = 1'0'.

5.20.102. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.103. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7270 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.105. Rerunning OPT passes. (Removed registers in this run.)

5.20.106. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7527' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [1] = 1'0'.

5.20.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.108. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7271 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.110. Rerunning OPT passes. (Removed registers in this run.)

5.20.111. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7528' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [2] = 1'0'.

5.20.112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.113. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7272 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.115. Rerunning OPT passes. (Removed registers in this run.)

5.20.116. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7529' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [3] = 1'0'.

5.20.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.118. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7273 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.120. Rerunning OPT passes. (Removed registers in this run.)

5.20.121. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7530' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [4] = 1'0'.

5.20.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.123. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7274 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.125. Rerunning OPT passes. (Removed registers in this run.)

5.20.126. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7531' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [5] = 1'0'.

5.20.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.128. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7275 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.130. Rerunning OPT passes. (Removed registers in this run.)

5.20.131. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7532' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [6] = 1'0'.

5.20.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.133. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7276 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.135. Rerunning OPT passes. (Removed registers in this run.)

5.20.136. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7533' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [7] = 1'0'.

5.20.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.138. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7277 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.140. Rerunning OPT passes. (Removed registers in this run.)

5.20.141. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7534' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [8] = 1'0'.

5.20.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.143. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7278 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.145. Rerunning OPT passes. (Removed registers in this run.)

5.20.146. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7535' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [9] = 1'0'.

5.20.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.148. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7279 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.150. Rerunning OPT passes. (Removed registers in this run.)

5.20.151. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7536' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [10] = 1'0'.

5.20.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.153. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7280 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.155. Rerunning OPT passes. (Removed registers in this run.)

5.20.156. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7537' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [11] = 1'0'.

5.20.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.158. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7281 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.159. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.160. Rerunning OPT passes. (Removed registers in this run.)

5.20.161. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7538' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [12] = 1'0'.

5.20.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.163. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7282 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.165. Rerunning OPT passes. (Removed registers in this run.)

5.20.166. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7539' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [13] = 1'0'.

5.20.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.168. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7283 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.170. Rerunning OPT passes. (Removed registers in this run.)

5.20.171. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7540' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [14] = 1'0'.

5.20.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.173. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7284 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.175. Rerunning OPT passes. (Removed registers in this run.)

5.20.176. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7541' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [15] = 1'0'.

5.20.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.178. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7285 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.180. Rerunning OPT passes. (Removed registers in this run.)

5.20.181. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7542' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [16] = 1'0'.

5.20.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.183. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7286 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.185. Rerunning OPT passes. (Removed registers in this run.)

5.20.186. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7543' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [17] = 1'0'.

5.20.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.188. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7287 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.190. Rerunning OPT passes. (Removed registers in this run.)

5.20.191. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7544' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [18] = 1'0'.

5.20.192. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.193. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7288 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.194. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.195. Rerunning OPT passes. (Removed registers in this run.)

5.20.196. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7545' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt11_r[19:0] [19] = 1'0'.

5.20.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.198. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7289 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..
  removing unused non-port wire \u0.slt11_r.
  removed 1 unused temporary wires.

5.20.200. Rerunning OPT passes. (Removed registers in this run.)

5.20.201. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7506' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [0] = 1'0'.

5.20.202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.203. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7250 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.204. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.205. Rerunning OPT passes. (Removed registers in this run.)

5.20.206. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7507' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [1] = 1'0'.

5.20.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.208. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7251 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.209. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.210. Rerunning OPT passes. (Removed registers in this run.)

5.20.211. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7508' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [2] = 1'0'.

5.20.212. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.213. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7252 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.214. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.215. Rerunning OPT passes. (Removed registers in this run.)

5.20.216. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7509' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [3] = 1'0'.

5.20.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.218. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7253 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.219. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.220. Rerunning OPT passes. (Removed registers in this run.)

5.20.221. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7510' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [4] = 1'0'.

5.20.222. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.223. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7254 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.224. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.225. Rerunning OPT passes. (Removed registers in this run.)

5.20.226. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7511' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [5] = 1'0'.

5.20.227. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.228. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7255 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.230. Rerunning OPT passes. (Removed registers in this run.)

5.20.231. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7512' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [6] = 1'0'.

5.20.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.233. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7256 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.234. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.235. Rerunning OPT passes. (Removed registers in this run.)

5.20.236. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7513' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [7] = 1'0'.

5.20.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.238. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7257 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.239. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.240. Rerunning OPT passes. (Removed registers in this run.)

5.20.241. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7514' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [8] = 1'0'.

5.20.242. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.243. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7258 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.244. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.245. Rerunning OPT passes. (Removed registers in this run.)

5.20.246. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7515' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [9] = 1'0'.

5.20.247. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.248. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7259 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.250. Rerunning OPT passes. (Removed registers in this run.)

5.20.251. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7516' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [10] = 1'0'.

5.20.252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.253. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7260 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.254. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.255. Rerunning OPT passes. (Removed registers in this run.)

5.20.256. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7517' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [11] = 1'0'.

5.20.257. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.258. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7261 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.260. Rerunning OPT passes. (Removed registers in this run.)

5.20.261. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7518' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [12] = 1'0'.

5.20.262. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.263. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7262 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.265. Rerunning OPT passes. (Removed registers in this run.)

5.20.266. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7519' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [13] = 1'0'.

5.20.267. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.268. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7263 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.269. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.270. Rerunning OPT passes. (Removed registers in this run.)

5.20.271. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7520' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [14] = 1'0'.

5.20.272. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.273. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7264 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.274. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.275. Rerunning OPT passes. (Removed registers in this run.)

5.20.276. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7521' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [15] = 1'0'.

5.20.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.278. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7265 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.279. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.280. Rerunning OPT passes. (Removed registers in this run.)

5.20.281. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7522' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [16] = 1'0'.

5.20.282. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.283. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7266 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.284. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.285. Rerunning OPT passes. (Removed registers in this run.)

5.20.286. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7523' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [17] = 1'0'.

5.20.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.288. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7267 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.290. Rerunning OPT passes. (Removed registers in this run.)

5.20.291. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7524' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [18] = 1'0'.

5.20.292. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.293. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7268 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.295. Rerunning OPT passes. (Removed registers in this run.)

5.20.296. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7525' (00?) in module `\ac97_top' with constant driver `$techmap\u0.$0\slt10_r[19:0] [19] = 1'0'.

5.20.297. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.298. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7269 ($_DFF_P_) from module ac97_top.
Replaced 1 DFF cells.

5.20.299. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..
  removing unused non-port wire \u0.slt10_r.
  removed 1 unused temporary wires.

5.20.300. Rerunning OPT passes. (Removed registers in this run.)

5.20.301. Executing OPT_EXPR pass (perform const folding).

5.20.302. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
Removed a total of 0 cells.

5.20.303. Executing OPT_RMDFF pass (remove dff with constant values).

5.20.304. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..

5.20.305. Finished fast OPT passes.

5.21. Executing ABC pass (technology mapping using ABC).

5.21.1. Extracting gate netlist of module `\ac97_top' to `<abc-temp-dir>/input.blif'..
Extracted 6013 gates and 8192 wires to a netlist network with 2177 inputs and 2136 outputs.

5.21.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

5.21.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      738
ABC RESULTS:              AOI3 cells:      165
ABC RESULTS:              AOI4 cells:      187
ABC RESULTS:               MUX cells:     2855
ABC RESULTS:              NAND cells:      289
ABC RESULTS:               NOR cells:      304
ABC RESULTS:               NOT cells:      352
ABC RESULTS:              OAI3 cells:      126
ABC RESULTS:              OAI4 cells:       49
ABC RESULTS:                OR cells:      177
ABC RESULTS:              XNOR cells:       40
ABC RESULTS:               XOR cells:      124
ABC RESULTS:        internal signals:     3879
ABC RESULTS:           input signals:     2177
ABC RESULTS:          output signals:     2136
Removing temp directory.

5.22. Executing OPT pass (performing simple optimizations).

5.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18020' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18017' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18014' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18011' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18008' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18005' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18002' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17999' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17996' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17993' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17990' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17987' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17984' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17981' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17978' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17975' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17972' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17969' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17966' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17963' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17960' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17957' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17954' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17951' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17948' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17945' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17942' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17939' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17936' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17933' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17930' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17927' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17443' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16829' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16826' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16823' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16820' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16817' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16814' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16811' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16808' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16805' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16802' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16799' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16796' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16793' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16790' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16787' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16784' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16781' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16778' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16775' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16772' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16769' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16766' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16763' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16760' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16757' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16754' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16751' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16748' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16745' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16742' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16739' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16736' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16581' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16577' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16571' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16564' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16510' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16423' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16419' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16413' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16407' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16306' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16302' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16296' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16290' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16268' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16225' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16269' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16098' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16124' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16258' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16212' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16259' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16085' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16111' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16248' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16199' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16249' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16238' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16186' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16239' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16228' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16173' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16229' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16215' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16160' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16216' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16202' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16147' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16203' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16189' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16134' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16190' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16176' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16121' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16177' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16163' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16108' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16164' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16150' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16095' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16151' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16137' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16082' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16138' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16074' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16125' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16066' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16112' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16060' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16099' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16049' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16086' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16012' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16008' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15958' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15915' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15959' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15788' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15814' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15948' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15902' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15949' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15775' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15801' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15938' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15889' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15939' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15928' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15876' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15929' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15918' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15863' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15919' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15905' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15850' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15906' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15892' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15837' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15893' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15879' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15824' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15880' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15866' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15811' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15867' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15853' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15798' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15854' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15840' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15785' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15841' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15827' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15772' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15828' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15764' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15815' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15756' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15802' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15750' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15789' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15739' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15776' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15702' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15698' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15616' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15573' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15617' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15446' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15472' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15606' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15560' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15607' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15433' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15459' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15596' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15547' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15597' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15586' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15534' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15587' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15576' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15521' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15577' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15563' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15508' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15564' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15550' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15495' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15551' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15537' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15482' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15538' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15524' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15469' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15525' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15511' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15456' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15512' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15498' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15443' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15499' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15485' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15430' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15486' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15422' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15473' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15414' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15460' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15408' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15447' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15398' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15434' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15361' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15357' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15213' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15170' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15214' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15043' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15069' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15203' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15157' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15204' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15030' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15056' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15193' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15144' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15194' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15183' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15131' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15184' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15173' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15118' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15174' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15160' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15105' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15161' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15147' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15092' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15148' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15134' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15079' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15135' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15121' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15066' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15122' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15108' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15053' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15109' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15095' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15040' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15096' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15082' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15027' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15083' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15019' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15070' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15011' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15057' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15005' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15044' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14994' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15031' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14956' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14952' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14742' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14699' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14743' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14572' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14598' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14732' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14686' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14733' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14559' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14585' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14722' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14673' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14723' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14712' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14660' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14713' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14702' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14647' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14703' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14689' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14634' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14690' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14676' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14621' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14677' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14663' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14608' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14664' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14650' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14595' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14651' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14637' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14582' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14638' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14624' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14569' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14625' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14611' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14556' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14612' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14548' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14599' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14540' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14586' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14534' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14573' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14524' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14560' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14486' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14482' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14438' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14435' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14432' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14429' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14426' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14423' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14420' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14417' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14414' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14411' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14408' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14405' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14402' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14399' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14396' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14393' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14390' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14387' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14384' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14381' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14378' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14375' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14372' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14369' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14366' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14363' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14360' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14357' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14354' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14351' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14348' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14345' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14335' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14292' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14336' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14165' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14191' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14325' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14279' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14326' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14152' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14178' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14315' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14266' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14316' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14305' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14253' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14306' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14295' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14240' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14296' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14282' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14227' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14283' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14269' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14214' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14270' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14256' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14201' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14257' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14243' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14188' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14244' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14230' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14175' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14231' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14217' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14162' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14218' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14204' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14149' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14205' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14141' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14192' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14133' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14179' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14127' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14166' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14117' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14153' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14080' in module `ac97_top'.
Optimizing away select inverter for $_MUX_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14076' in module `ac97_top'.

5.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ac97_top'.
  Cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18295' is identical to cell `$abc$13550$auto$blifparse.cc:286:parse_blif$13623'.
    Redirecting output \Y: $abc$13550$n9061 = $abc$13550$n4386_1
    Removing $_NOR_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18295' from module `\ac97_top'.
  Cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18297' is identical to cell `$abc$13550$auto$blifparse.cc:286:parse_blif$13594'.
    Redirecting output \Y: $abc$13550$n9063 = $abc$13550$n4357
    Removing $_NOR_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18297' from module `\ac97_top'.
  Cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18376' is identical to cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18320'.
    Redirecting output \Y: $abc$13550$n9142 = $abc$13550$n7728
    Removing $_XNOR_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18376' from module `\ac97_top'.
  Cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18377' is identical to cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18321'.
    Redirecting output \Y: $abc$13550$n9143 = $abc$13550$n9087
    Removing $_XNOR_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18377' from module `\ac97_top'.
  Cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18385' is identical to cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18336'.
    Redirecting output \Y: $abc$13550$n9151 = $abc$13550$n7752
    Removing $_XNOR_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18385' from module `\ac97_top'.
  Cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18386' is identical to cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18337'.
    Redirecting output \Y: $abc$13550$n9152 = $abc$13550$n9103
    Removing $_XNOR_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18386' from module `\ac97_top'.
  Cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18415' is identical to cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18307'.
    Redirecting output \Y: $abc$13550$n9181 = $abc$13550$n7699
    Removing $_XNOR_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18415' from module `\ac97_top'.
  Cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18416' is identical to cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18304'.
    Redirecting output \Y: $abc$13550$n9182 = $abc$13550$n9070
    Removing $_XNOR_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18416' from module `\ac97_top'.
  Cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18719' is identical to cell `$abc$13550$auto$blifparse.cc:286:parse_blif$13625'.
    Redirecting output \Y: $abc$13550$n8016 = $abc$13550$n4388_1
    Removing $_AND_ cell `$abc$13550$auto$blifparse.cc:286:parse_blif$18719' from module `\ac97_top'.
Removed a total of 9 cells.

5.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

5.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$17924'.
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16733'.
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16575'.
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16557'.
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16417'.
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16401'.
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16300'.
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16283'.
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$16002'.
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15692'.
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$15351'.
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14950'.
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14476'.
  removing unused `$_NOT_' cell `$abc$13550$auto$blifparse.cc:286:parse_blif$14342'.
  removing unused non-port wire \crac_valid.
  removing unused non-port wire \crac_wr_done.
  removing unused non-port wire \i3_we.
  removing unused non-port wire \i4_we.
  removing unused non-port wire \i6_we.
  removing unused non-port wire \o3_full.
  removing unused non-port wire \o3_re.
  removing unused non-port wire \o4_full.
  removing unused non-port wire \o4_re.
  removing unused non-port wire \o6_full.
  removing unused non-port wire \o6_re.
  removing unused non-port wire \o7_full.
  removing unused non-port wire \o7_re.
  removing unused non-port wire \o8_full.
  removing unused non-port wire \o8_re.
  removing unused non-port wire \o9_full.
  removing unused non-port wire \o9_re.
  removing unused non-port wire \ps_ce.
  removing unused non-port wire \rf_dout.
  removing unused non-port wire \rf_re.
  removing unused non-port wire \u10.din_tmp.
  removing unused non-port wire \u10.m16b.
  removing unused non-port wire \u10.we.
  removing unused non-port wire \u10.wp_p1.
  removing unused non-port wire \u11.din_tmp.
  removing unused non-port wire \u11.m16b.
  removing unused non-port wire \u11.we.
  removing unused non-port wire \u11.wp_p1.
  removing unused non-port wire \u12.re.
  removing unused non-port wire \u12.rf_din.
  removing unused non-port wire \u12.rf_re.
  removing unused non-port wire \u12.we.
  removing unused non-port wire \u13.crac_wr_done.
  removing unused non-port wire \u13.int_all.
  removing unused non-port wire \u13.rf_dout.
  removing unused non-port wire \u13.rf_re.
  removing unused non-port wire \u14.crac_valid.
  removing unused non-port wire \u14.i3_we.
  removing unused non-port wire \u14.i4_we.
  removing unused non-port wire \u14.i6_we.
  removing unused non-port wire \u14.o3_re.
  removing unused non-port wire \u14.o4_re.
  removing unused non-port wire \u14.o6_re.
  removing unused non-port wire \u14.o7_re.
  removing unused non-port wire \u14.o8_re.
  removing unused non-port wire \u14.o9_re.
  removing unused non-port wire \u14.u0.en_out.
  removing unused non-port wire \u14.u0.req.
  removing unused non-port wire \u14.u1.en_out.
  removing unused non-port wire \u14.u1.req.
  removing unused non-port wire \u14.u2.en_out.
  removing unused non-port wire \u14.u2.req.
  removing unused non-port wire \u14.u3.en_out.
  removing unused non-port wire \u14.u3.req.
  removing unused non-port wire \u14.u4.en_out.
  removing unused non-port wire \u14.u4.req.
  removing unused non-port wire \u14.u5.en_out.
  removing unused non-port wire \u14.u5.req.
  removing unused non-port wire \u14.u6.en_out.
  removing unused non-port wire \u14.u7.en_out.
  removing unused non-port wire \u14.u8.en_out.
  removing unused non-port wire \u15.crac_valid.
  removing unused non-port wire \u15.crac_wr_done.
  removing unused non-port wire \u15.valid_ne.
  removing unused non-port wire \u15.valid_pe.
  removing unused non-port wire \u16.u0.dma_req_d.
  removing unused non-port wire \u16.u1.dma_req_d.
  removing unused non-port wire \u16.u2.dma_req_d.
  removing unused non-port wire \u16.u3.dma_req_d.
  removing unused non-port wire \u16.u4.dma_req_d.
  removing unused non-port wire \u16.u5.dma_req_d.
  removing unused non-port wire \u16.u6.dma_req_d.
  removing unused non-port wire \u16.u7.dma_req_d.
  removing unused non-port wire \u16.u8.dma_req_d.
  removing unused non-port wire \u17.full.
  removing unused non-port wire \u17.re.
  removing unused non-port wire \u18.full.
  removing unused non-port wire \u18.re.
  removing unused non-port wire \u19.full.
  removing unused non-port wire \u19.re.
  removing unused non-port wire \u2.ps_ce.
  removing unused non-port wire \u20.full.
  removing unused non-port wire \u20.re.
  removing unused non-port wire \u21.full.
  removing unused non-port wire \u21.re.
  removing unused non-port wire \u22.full.
  removing unused non-port wire \u22.re.
  removing unused non-port wire \u23.we.
  removing unused non-port wire \u24.we.
  removing unused non-port wire \u25.we.
  removing unused non-port wire \u26.ce.
  removing unused non-port wire \u26.ps_ce.
  removing unused non-port wire \u26.to.
  removing unused non-port wire \u3.dout_tmp.
  removing unused non-port wire \u3.dout_tmp1.
  removing unused non-port wire \u3.full.
  removing unused non-port wire \u3.m16b.
  removing unused non-port wire \u3.re.
  removing unused non-port wire \u3.rp_p1.
  removing unused non-port wire \u3.wp_p1.
  removing unused non-port wire \u4.dout_tmp.
  removing unused non-port wire \u4.dout_tmp1.
  removing unused non-port wire \u4.full.
  removing unused non-port wire \u4.m16b.
  removing unused non-port wire \u4.re.
  removing unused non-port wire \u4.rp_p1.
  removing unused non-port wire \u4.wp_p1.
  removing unused non-port wire \u5.dout_tmp.
  removing unused non-port wire \u5.dout_tmp1.
  removing unused non-port wire \u5.full.
  removing unused non-port wire \u5.m16b.
  removing unused non-port wire \u5.re.
  removing unused non-port wire \u5.rp_p1.
  removing unused non-port wire \u5.wp_p1.
  removing unused non-port wire \u6.dout_tmp.
  removing unused non-port wire \u6.dout_tmp1.
  removing unused non-port wire \u6.full.
  removing unused non-port wire \u6.m16b.
  removing unused non-port wire \u6.re.
  removing unused non-port wire \u6.rp_p1.
  removing unused non-port wire \u6.wp_p1.
  removing unused non-port wire \u7.dout_tmp.
  removing unused non-port wire \u7.dout_tmp1.
  removing unused non-port wire \u7.full.
  removing unused non-port wire \u7.m16b.
  removing unused non-port wire \u7.re.
  removing unused non-port wire \u7.rp_p1.
  removing unused non-port wire \u7.wp_p1.
  removing unused non-port wire \u8.dout_tmp.
  removing unused non-port wire \u8.dout_tmp1.
  removing unused non-port wire \u8.full.
  removing unused non-port wire \u8.m16b.
  removing unused non-port wire \u8.re.
  removing unused non-port wire \u8.rp_p1.
  removing unused non-port wire \u8.wp_p1.
  removing unused non-port wire \u9.din_tmp.
  removing unused non-port wire \u9.m16b.
  removing unused non-port wire \u9.we.
  removing unused non-port wire \u9.wp_p1.
  removed 139 unused temporary wires.

5.22.5. Finished fast OPT passes.

5.23. Executing HIERARCHY pass (managing design hierarchy).

5.23.1. Analyzing design hierarchy..
Top module:  \ac97_top

5.23.2. Analyzing design hierarchy..
Top module:  \ac97_top
Removed 0 unused modules.

5.24. Printing statistics.

=== ac97_top ===

   Number of wires:               6081
   Number of wire bits:          10152
   Number of public wires:         701
   Number of public wire bits:    4772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7582
     $_AND_                        737
     $_AOI3_                       165
     $_AOI4_                       187
     $_DFF_N_                        1
     $_DFF_P_                     2198
     $_MUX_                       2855
     $_NAND_                       289
     $_NOR_                        302
     $_NOT_                        338
     $_OAI3_                       126
     $_OAI4_                        49
     $_OR_                         177
     $_XNOR_                        34
     $_XOR_                        124

5.25. Executing CHECK pass (checking for obvious problems).
checking module ac97_top..
found and reported 0 problems.

yosys> exit

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\ac97_top' to `<abc-temp-dir>/input.blif'..
Extracted 5383 gates and 7560 wires to a netlist network with 2177 inputs and 2136 outputs.

6.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs 
ABC: + lutpack 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     7682
ABC RESULTS:        internal signals:     3247
ABC RESULTS:           input signals:     2177
ABC RESULTS:          output signals:     2136
Removing temp directory.

7. Executing SYNTH pass.

7.1. Executing HIERARCHY pass (managing design hierarchy).

7.1.1. Analyzing design hierarchy..
Top module:  \ac97_top

7.1.2. Analyzing design hierarchy..
Top module:  \ac97_top
Removed 0 unused modules.

7.2. Printing statistics.

=== ac97_top ===

   Number of wires:              12099
   Number of wire bits:          16170
   Number of public wires:         701
   Number of public wire bits:    4772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6040
     $_DFF_N_                        1
     $_DFF_P_                     2198
     $lut                         3841

7.3. Executing CHECK pass (checking for obvious problems).
checking module ac97_top..
found and reported 0 problems.

8. Printing statistics.

=== ac97_top ===

   Number of wires:              12099
   Number of wire bits:          16170
   Number of public wires:         701
   Number of public wire bits:    4772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6040
     $_DFF_N_                        1
     $_DFF_P_                     2198
     $lut                         3841

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ac97_top..
  removing unused non-port wire \adr.
  removing unused non-port wire \in_slt0.
  removing unused non-port wire \in_valid_s.
  removing unused non-port wire \out_slt0.
  removing unused non-port wire \out_slt1.
  removing unused non-port wire \out_slt2.
  removing unused non-port wire \u0.clk.
  removing unused non-port wire \u0.rst.
  removing unused non-port wire \u0.sdata_out.
  removing unused non-port wire \u0.slt0.
  removing unused non-port wire \u0.slt1.
  removing unused non-port wire \u0.slt2.
  removing unused non-port wire \u0.slt3.
  removing unused non-port wire \u0.slt4.
  removing unused non-port wire \u0.slt6.
  removing unused non-port wire \u0.slt7.
  removing unused non-port wire \u0.slt8.
  removing unused non-port wire \u0.slt9.
  removing unused non-port wire \u0.so_ld.
  removing unused non-port wire \u1.clk.
  removing unused non-port wire \u1.out_le.
  removing unused non-port wire \u1.rst.
  removing unused non-port wire \u1.sdata_in.
  removing unused non-port wire \u1.slt0.
  removing unused non-port wire \u1.slt1.
  removing unused non-port wire \u1.slt2.
  removing unused non-port wire \u1.slt3.
  removing unused non-port wire \u1.slt4.
  removing unused non-port wire \u1.slt6.
  removing unused non-port wire \u10.clk.
  removing unused non-port wire \u10.din.
  removing unused non-port wire \u10.dout.
  removing unused non-port wire \u10.empty.
  removing unused non-port wire \u10.full.
  removing unused non-port wire \u10.mode.
  removing unused non-port wire \u10.re.
  removing unused non-port wire \u10.rst.
  removing unused non-port wire \u10.status.
  removing unused non-port wire \u11.clk.
  removing unused non-port wire \u11.din.
  removing unused non-port wire \u11.dout.
  removing unused non-port wire \u11.empty.
  removing unused non-port wire \u11.full.
  removing unused non-port wire \u11.mode.
  removing unused non-port wire \u11.re.
  removing unused non-port wire \u11.rst.
  removing unused non-port wire \u11.status.
  removing unused non-port wire \u12.adr.
  removing unused non-port wire \u12.clk.
  removing unused non-port wire \u12.i3_din.
  removing unused non-port wire \u12.i3_re.
  removing unused non-port wire \u12.i4_din.
  removing unused non-port wire \u12.i4_re.
  removing unused non-port wire \u12.i6_din.
  removing unused non-port wire \u12.i6_re.
  removing unused non-port wire \u12.o3_we.
  removing unused non-port wire \u12.o4_we.
  removing unused non-port wire \u12.o6_we.
  removing unused non-port wire \u12.o7_we.
  removing unused non-port wire \u12.o8_we.
  removing unused non-port wire \u12.o9_we.
  removing unused non-port wire \u12.rf_we.
  removing unused non-port wire \u12.rst.
  removing unused non-port wire \u12.wb_ack_o.
  removing unused non-port wire \u12.wb_addr_i.
  removing unused non-port wire \u12.wb_cyc_i.
  removing unused non-port wire \u12.wb_data_i.
  removing unused non-port wire \u12.wb_data_o.
  removing unused non-port wire \u12.wb_sel_i.
  removing unused non-port wire \u12.wb_stb_i.
  removing unused non-port wire \u12.wb_we_i.
  removing unused non-port wire \u13.ac97_rst_force.
  removing unused non-port wire \u13.adr.
  removing unused non-port wire \u13.clk.
  removing unused non-port wire \u13.crac.
  removing unused non-port wire \u13.crac_din.
  removing unused non-port wire \u13.crac_dout_r.
  removing unused non-port wire \u13.crac_out.
  removing unused non-port wire \u13.crac_r.
  removing unused non-port wire \u13.crac_rd_done.
  removing unused non-port wire \u13.crac_we.
  removing unused non-port wire \u13.csr.
  removing unused non-port wire \u13.ic0_cfg.
  removing unused non-port wire \u13.ic0_int_set.
  removing unused non-port wire \u13.ic1_cfg.
  removing unused non-port wire \u13.ic1_int_set.
  removing unused non-port wire \u13.ic2_cfg.
  removing unused non-port wire \u13.ic2_int_set.
  removing unused non-port wire \u13.icc.
  removing unused non-port wire \u13.icc_r.
  removing unused non-port wire \u13.int.
  removing unused non-port wire \u13.intm_r.
  removing unused non-port wire \u13.ints_r.
  removing unused non-port wire \u13.oc0_cfg.
  removing unused non-port wire \u13.oc0_int_set.
  removing unused non-port wire \u13.oc1_cfg.
  removing unused non-port wire \u13.oc1_int_set.
  removing unused non-port wire \u13.oc2_cfg.
  removing unused non-port wire \u13.oc2_int_set.
  removing unused non-port wire \u13.oc3_cfg.
  removing unused non-port wire \u13.oc3_int_set.
  removing unused non-port wire \u13.oc4_cfg.
  removing unused non-port wire \u13.oc4_int_set.
  removing unused non-port wire \u13.oc5_cfg.
  removing unused non-port wire \u13.oc5_int_set.
  removing unused non-port wire \u13.occ0.
  removing unused non-port wire \u13.occ0_r.
  removing unused non-port wire \u13.occ1.
  removing unused non-port wire \u13.occ1_r.
  removing unused non-port wire \u13.resume_req.
  removing unused non-port wire \u13.rf_din.
  removing unused non-port wire \u13.rf_we.
  removing unused non-port wire \u13.rst.
  removing unused non-port wire \u13.suspended.
  removing unused non-port wire \u14.clk.
  removing unused non-port wire \u14.crac_wr.
  removing unused non-port wire \u14.i3_full.
  removing unused non-port wire \u14.i4_full.
  removing unused non-port wire \u14.i6_full.
  removing unused non-port wire \u14.ic0_cfg.
  removing unused non-port wire \u14.ic1_cfg.
  removing unused non-port wire \u14.ic2_cfg.
  removing unused non-port wire \u14.in_slt0.
  removing unused non-port wire \u14.in_slt1.
  removing unused non-port wire \u14.in_valid.
  removing unused non-port wire \u14.o3_empty.
  removing unused non-port wire \u14.o4_empty.
  removing unused non-port wire \u14.o6_empty.
  removing unused non-port wire \u14.o7_empty.
  removing unused non-port wire \u14.o8_empty.
  removing unused non-port wire \u14.o9_empty.
  removing unused non-port wire \u14.oc0_cfg.
  removing unused non-port wire \u14.oc1_cfg.
  removing unused non-port wire \u14.oc2_cfg.
  removing unused non-port wire \u14.oc3_cfg.
  removing unused non-port wire \u14.oc4_cfg.
  removing unused non-port wire \u14.oc5_cfg.
  removing unused non-port wire \u14.out_slt0.
  removing unused non-port wire \u14.rst.
  removing unused non-port wire \u14.u0.clk.
  removing unused non-port wire \u14.u0.en_out_l.
  removing unused non-port wire \u14.u0.full_empty.
  removing unused non-port wire \u14.u1.clk.
  removing unused non-port wire \u14.u1.crdy.
  removing unused non-port wire \u14.u1.en_out_l.
  removing unused non-port wire \u14.u1.full_empty.
  removing unused non-port wire \u14.u1.valid.
  removing unused non-port wire \u14.u2.clk.
  removing unused non-port wire \u14.u2.crdy.
  removing unused non-port wire \u14.u2.en_out_l.
  removing unused non-port wire \u14.u2.full_empty.
  removing unused non-port wire \u14.u2.valid.
  removing unused non-port wire \u14.u3.clk.
  removing unused non-port wire \u14.u3.crdy.
  removing unused non-port wire \u14.u3.en_out_l.
  removing unused non-port wire \u14.u3.full_empty.
  removing unused non-port wire \u14.u3.valid.
  removing unused non-port wire \u14.u4.clk.
  removing unused non-port wire \u14.u4.crdy.
  removing unused non-port wire \u14.u4.en_out_l.
  removing unused non-port wire \u14.u4.full_empty.
  removing unused non-port wire \u14.u4.valid.
  removing unused non-port wire \u14.u5.clk.
  removing unused non-port wire \u14.u5.crdy.
  removing unused non-port wire \u14.u5.en_out_l.
  removing unused non-port wire \u14.u5.full_empty.
  removing unused non-port wire \u14.u5.valid.
  removing unused non-port wire \u14.u6.clk.
  removing unused non-port wire \u14.u6.crdy.
  removing unused non-port wire \u14.u6.full_empty.
  removing unused non-port wire \u14.u7.ch_en.
  removing unused non-port wire \u14.u7.clk.
  removing unused non-port wire \u14.u7.crdy.
  removing unused non-port wire \u14.u7.full_empty.
  removing unused non-port wire \u14.u8.ch_en.
  removing unused non-port wire \u14.u8.clk.
  removing unused non-port wire \u14.u8.crdy.
  removing unused non-port wire \u14.u8.full_empty.
  removing unused non-port wire \u14.valid.
  removing unused non-port wire \u15.clk.
  removing unused non-port wire \u15.crac_din.
  removing unused non-port wire \u15.crac_out.
  removing unused non-port wire \u15.crac_rd_done.
  removing unused non-port wire \u15.crac_we.
  removing unused non-port wire \u15.crac_wr.
  removing unused non-port wire \u15.in_slt2.
  removing unused non-port wire \u15.out_slt1.
  removing unused non-port wire \u15.out_slt2.
  removing unused non-port wire \u15.rst.
  removing unused non-port wire \u15.valid.
  removing unused non-port wire \u16.clk.
  removing unused non-port wire \u16.dma_ack.
  removing unused non-port wire \u16.dma_req.
  removing unused non-port wire \u16.i3_full.
  removing unused non-port wire \u16.i3_status.
  removing unused non-port wire \u16.i4_full.
  removing unused non-port wire \u16.i4_status.
  removing unused non-port wire \u16.i6_full.
  removing unused non-port wire \u16.i6_status.
  removing unused non-port wire \u16.ic0_cfg.
  removing unused non-port wire \u16.ic1_cfg.
  removing unused non-port wire \u16.ic2_cfg.
  removing unused non-port wire \u16.o3_empty.
  removing unused non-port wire \u16.o3_status.
  removing unused non-port wire \u16.o4_empty.
  removing unused non-port wire \u16.o4_status.
  removing unused non-port wire \u16.o6_empty.
  removing unused non-port wire \u16.o6_status.
  removing unused non-port wire \u16.o7_empty.
  removing unused non-port wire \u16.o7_status.
  removing unused non-port wire \u16.o8_empty.
  removing unused non-port wire \u16.o8_status.
  removing unused non-port wire \u16.o9_empty.
  removing unused non-port wire \u16.o9_status.
  removing unused non-port wire \u16.oc0_cfg.
  removing unused non-port wire \u16.oc1_cfg.
  removing unused non-port wire \u16.oc2_cfg.
  removing unused non-port wire \u16.oc3_cfg.
  removing unused non-port wire \u16.oc4_cfg.
  removing unused non-port wire \u16.oc5_cfg.
  removing unused non-port wire \u16.rst.
  removing unused non-port wire \u16.u0.cfg.
  removing unused non-port wire \u16.u0.clk.
  removing unused non-port wire \u16.u0.dma_ack.
  removing unused non-port wire \u16.u0.full_empty.
  removing unused non-port wire \u16.u0.rst.
  removing unused non-port wire \u16.u0.status.
  removing unused non-port wire \u16.u1.cfg.
  removing unused non-port wire \u16.u1.clk.
  removing unused non-port wire \u16.u1.dma_ack.
  removing unused non-port wire \u16.u1.full_empty.
  removing unused non-port wire \u16.u1.rst.
  removing unused non-port wire \u16.u1.status.
  removing unused non-port wire \u16.u2.cfg.
  removing unused non-port wire \u16.u2.clk.
  removing unused non-port wire \u16.u2.dma_ack.
  removing unused non-port wire \u16.u2.full_empty.
  removing unused non-port wire \u16.u2.rst.
  removing unused non-port wire \u16.u2.status.
  removing unused non-port wire \u16.u3.cfg.
  removing unused non-port wire \u16.u3.clk.
  removing unused non-port wire \u16.u3.dma_ack.
  removing unused non-port wire \u16.u3.full_empty.
  removing unused non-port wire \u16.u3.rst.
  removing unused non-port wire \u16.u3.status.
  removing unused non-port wire \u16.u4.cfg.
  removing unused non-port wire \u16.u4.clk.
  removing unused non-port wire \u16.u4.dma_ack.
  removing unused non-port wire \u16.u4.full_empty.
  removing unused non-port wire \u16.u4.rst.
  removing unused non-port wire \u16.u4.status.
  removing unused non-port wire \u16.u5.cfg.
  removing unused non-port wire \u16.u5.clk.
  removing unused non-port wire \u16.u5.dma_ack.
  removing unused non-port wire \u16.u5.full_empty.
  removing unused non-port wire \u16.u5.rst.
  removing unused non-port wire \u16.u5.status.
  removing unused non-port wire \u16.u6.cfg.
  removing unused non-port wire \u16.u6.clk.
  removing unused non-port wire \u16.u6.dma_ack.
  removing unused non-port wire \u16.u6.full_empty.
  removing unused non-port wire \u16.u6.rst.
  removing unused non-port wire \u16.u6.status.
  removing unused non-port wire \u16.u7.cfg.
  removing unused non-port wire \u16.u7.clk.
  removing unused non-port wire \u16.u7.dma_ack.
  removing unused non-port wire \u16.u7.full_empty.
  removing unused non-port wire \u16.u7.rst.
  removing unused non-port wire \u16.u7.status.
  removing unused non-port wire \u16.u8.cfg.
  removing unused non-port wire \u16.u8.clk.
  removing unused non-port wire \u16.u8.dma_ack.
  removing unused non-port wire \u16.u8.full_empty.
  removing unused non-port wire \u16.u8.rst.
  removing unused non-port wire \u16.u8.status.
  removing unused non-port wire \u17.cfg.
  removing unused non-port wire \u17.clk.
  removing unused non-port wire \u17.empty.
  removing unused non-port wire \u17.full_empty.
  removing unused non-port wire \u17.int_set.
  removing unused non-port wire \u17.rst.
  removing unused non-port wire \u17.status.
  removing unused non-port wire \u17.we.
  removing unused non-port wire \u18.cfg.
  removing unused non-port wire \u18.clk.
  removing unused non-port wire \u18.empty.
  removing unused non-port wire \u18.full_empty.
  removing unused non-port wire \u18.int_set.
  removing unused non-port wire \u18.rst.
  removing unused non-port wire \u18.status.
  removing unused non-port wire \u18.we.
  removing unused non-port wire \u19.cfg.
  removing unused non-port wire \u19.clk.
  removing unused non-port wire \u19.empty.
  removing unused non-port wire \u19.full_empty.
  removing unused non-port wire \u19.int_set.
  removing unused non-port wire \u19.rst.
  removing unused non-port wire \u19.status.
  removing unused non-port wire \u19.we.
  removing unused non-port wire \u2.clk.
  removing unused non-port wire \u2.in_valid.
  removing unused non-port wire \u2.ld.
  removing unused non-port wire \u2.out_le.
  removing unused non-port wire \u2.resume.
  removing unused non-port wire \u2.rst.
  removing unused non-port wire \u2.suspended.
  removing unused non-port wire \u2.sync.
  removing unused non-port wire \u2.wclk.
  removing unused non-port wire \u20.cfg.
  removing unused non-port wire \u20.clk.
  removing unused non-port wire \u20.empty.
  removing unused non-port wire \u20.full_empty.
  removing unused non-port wire \u20.int_set.
  removing unused non-port wire \u20.rst.
  removing unused non-port wire \u20.status.
  removing unused non-port wire \u20.we.
  removing unused non-port wire \u21.cfg.
  removing unused non-port wire \u21.clk.
  removing unused non-port wire \u21.empty.
  removing unused non-port wire \u21.full_empty.
  removing unused non-port wire \u21.int_set.
  removing unused non-port wire \u21.rst.
  removing unused non-port wire \u21.status.
  removing unused non-port wire \u21.we.
  removing unused non-port wire \u22.cfg.
  removing unused non-port wire \u22.clk.
  removing unused non-port wire \u22.empty.
  removing unused non-port wire \u22.full_empty.
  removing unused non-port wire \u22.int_set.
  removing unused non-port wire \u22.rst.
  removing unused non-port wire \u22.status.
  removing unused non-port wire \u22.we.
  removing unused non-port wire \u23.cfg.
  removing unused non-port wire \u23.clk.
  removing unused non-port wire \u23.empty.
  removing unused non-port wire \u23.full.
  removing unused non-port wire \u23.full_empty.
  removing unused non-port wire \u23.int_set.
  removing unused non-port wire \u23.re.
  removing unused non-port wire \u23.rst.
  removing unused non-port wire \u23.status.
  removing unused non-port wire \u24.cfg.
  removing unused non-port wire \u24.clk.
  removing unused non-port wire \u24.empty.
  removing unused non-port wire \u24.full.
  removing unused non-port wire \u24.full_empty.
  removing unused non-port wire \u24.int_set.
  removing unused non-port wire \u24.re.
  removing unused non-port wire \u24.rst.
  removing unused non-port wire \u24.status.
  removing unused non-port wire \u25.cfg.
  removing unused non-port wire \u25.clk.
  removing unused non-port wire \u25.empty.
  removing unused non-port wire \u25.full.
  removing unused non-port wire \u25.full_empty.
  removing unused non-port wire \u25.int_set.
  removing unused non-port wire \u25.re.
  removing unused non-port wire \u25.rst.
  removing unused non-port wire \u25.status.
  removing unused non-port wire \u26.ac97_rst_.
  removing unused non-port wire \u26.clk.
  removing unused non-port wire \u26.rst.
  removing unused non-port wire \u26.rst_force.
  removing unused non-port wire \u3.clk.
  removing unused non-port wire \u3.din.
  removing unused non-port wire \u3.dout.
  removing unused non-port wire \u3.empty.
  removing unused non-port wire \u3.en.
  removing unused non-port wire \u3.mode.
  removing unused non-port wire \u3.rst.
  removing unused non-port wire \u3.status.
  removing unused non-port wire \u3.we.
  removing unused non-port wire \u4.clk.
  removing unused non-port wire \u4.din.
  removing unused non-port wire \u4.dout.
  removing unused non-port wire \u4.empty.
  removing unused non-port wire \u4.en.
  removing unused non-port wire \u4.mode.
  removing unused non-port wire \u4.rst.
  removing unused non-port wire \u4.status.
  removing unused non-port wire \u4.we.
  removing unused non-port wire \u5.clk.
  removing unused non-port wire \u5.din.
  removing unused non-port wire \u5.dout.
  removing unused non-port wire \u5.empty.
  removing unused non-port wire \u5.en.
  removing unused non-port wire \u5.mode.
  removing unused non-port wire \u5.rst.
  removing unused non-port wire \u5.status.
  removing unused non-port wire \u5.we.
  removing unused non-port wire \u6.clk.
  removing unused non-port wire \u6.din.
  removing unused non-port wire \u6.dout.
  removing unused non-port wire \u6.empty.
  removing unused non-port wire \u6.en.
  removing unused non-port wire \u6.mode.
  removing unused non-port wire \u6.rst.
  removing unused non-port wire \u6.status.
  removing unused non-port wire \u6.we.
  removing unused non-port wire \u7.clk.
  removing unused non-port wire \u7.din.
  removing unused non-port wire \u7.dout.
  removing unused non-port wire \u7.empty.
  removing unused non-port wire \u7.en.
  removing unused non-port wire \u7.mode.
  removing unused non-port wire \u7.rst.
  removing unused non-port wire \u7.status.
  removing unused non-port wire \u7.we.
  removing unused non-port wire \u8.clk.
  removing unused non-port wire \u8.din.
  removing unused non-port wire \u8.dout.
  removing unused non-port wire \u8.empty.
  removing unused non-port wire \u8.en.
  removing unused non-port wire \u8.mode.
  removing unused non-port wire \u8.rst.
  removing unused non-port wire \u8.status.
  removing unused non-port wire \u8.we.
  removing unused non-port wire \u9.clk.
  removing unused non-port wire \u9.din.
  removing unused non-port wire \u9.dout.
  removing unused non-port wire \u9.empty.
  removing unused non-port wire \u9.en.
  removing unused non-port wire \u9.full.
  removing unused non-port wire \u9.mode.
  removing unused non-port wire \u9.re.
  removing unused non-port wire \u9.rst.
  removing unused non-port wire \u9.status.
  removing unused non-port wire \valid.
  removing unused non-port wire \valid_s.
  removing unused non-port wire \wb_din.
  removed 430 unused temporary wires.

10. Printing statistics.

=== ac97_top ===

   Number of wires:               4109
   Number of wire bits:           6203
   Number of public wires:         271
   Number of public wire bits:    2365
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6040
     $_DFF_N_                        1
     $_DFF_P_                     2198
     $lut                         3841

11. Executing BLIF backend.

End of script. Logfile hash: 10164e3ff8
CPU: user 56.86s system 0.25s, MEM: 77.84 MB total, 43.72 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 29% 80x opt_expr (16 sec), 24% 82x opt_clean (14 sec), 24% 79x opt_merge (14 sec), ...

real	1m32.864s
user	1m0.470s
sys	0m0.696s

Script done on 2021-07-05 14:38:16+0500
