// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module qaoa_kernel_Block_entry_state_re_wr_d_rd_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        d_address0,
        d_ce0,
        d_q0,
        gamma,
        beta,
        get_best_state,
        best_state,
        best_state_ap_vld,
        ap_return
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [3:0] d_address0;
output   d_ce0;
input  [31:0] d_q0;
input  [31:0] gamma;
input  [31:0] beta;
input  [0:0] get_best_state;
output  [31:0] best_state;
output   best_state_ap_vld;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] d_address0;
reg d_ce0;
reg[31:0] best_state;
reg best_state_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] grp_fu_200_p3;
reg   [31:0] reg_215;
wire    ap_CS_fsm_state6;
wire    grp_expectation_cost_3_s_fu_175_ap_done;
wire   [0:0] get_best_state_read_read_fu_122_p2;
wire   [0:0] grp_fu_183_p2;
reg   [31:0] gamma_read_reg_722;
wire    ap_CS_fsm_state3;
reg   [31:0] beta_read_reg_727;
reg   [0:0] get_best_state_read_reg_732;
reg   [0:0] icmp_ln231_reg_736;
wire   [0:0] grp_fu_188_p3;
reg   [0:0] tmp_107_reg_740;
wire   [5:0] zext_ln231_fu_231_p1;
reg   [5:0] zext_ln231_reg_745;
wire   [5:0] sub_ln231_1_fu_235_p2;
reg   [5:0] sub_ln231_1_reg_750;
wire   [4:0] trunc_ln231_1_fu_241_p1;
reg   [4:0] trunc_ln231_1_reg_757;
reg   [0:0] icmp_ln228_reg_762;
reg   [0:0] tmp_reg_766;
wire   [5:0] zext_ln228_fu_254_p1;
reg   [5:0] zext_ln228_reg_771;
wire   [5:0] sub_ln228_1_fu_258_p2;
reg   [5:0] sub_ln228_1_reg_776;
wire   [4:0] trunc_ln228_1_fu_264_p1;
reg   [4:0] trunc_ln228_1_reg_783;
wire   [0:0] or_ln231_fu_354_p2;
reg   [0:0] or_ln231_reg_788;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln231_3_fu_364_p2;
reg   [0:0] icmp_ln231_3_reg_793;
wire   [63:0] lshr_ln231_fu_383_p2;
reg   [63:0] lshr_ln231_reg_798;
wire   [63:0] shl_ln231_fu_402_p2;
reg   [63:0] shl_ln231_reg_803;
wire   [0:0] or_ln228_fu_668_p2;
reg   [0:0] or_ln228_reg_808;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln228_3_fu_678_p2;
reg   [0:0] icmp_ln228_3_reg_813;
wire   [63:0] lshr_ln228_fu_697_p2;
reg   [63:0] lshr_ln228_reg_818;
wire   [63:0] shl_ln228_fu_716_p2;
reg   [63:0] shl_ln228_reg_823;
reg   [8:0] state_im_i_address0;
reg    state_im_i_ce0;
wire   [31:0] state_im_i_q0;
reg   [8:0] state_im_i_address1;
reg    state_im_i_ce1;
reg    state_im_i_we1;
reg   [31:0] state_im_i_d1;
reg   [8:0] state_re_i_address0;
reg    state_re_i_ce0;
wire   [31:0] state_re_i_q0;
reg   [8:0] state_re_i_address1;
reg    state_re_i_ce1;
reg    state_re_i_we1;
reg   [31:0] state_re_i_d1;
wire    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start;
wire    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_done;
wire    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_idle;
wire    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_ready;
wire   [8:0] grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_address1;
wire    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_ce1;
wire    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_we1;
wire   [31:0] grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_d1;
wire   [8:0] grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_address1;
wire    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_ce1;
wire    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_we1;
wire   [31:0] grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_d1;
wire    grp_qaoaStep_hls_3_1_s_fu_159_ap_start;
wire    grp_qaoaStep_hls_3_1_s_fu_159_ap_done;
wire    grp_qaoaStep_hls_3_1_s_fu_159_ap_idle;
wire    grp_qaoaStep_hls_3_1_s_fu_159_ap_ready;
wire   [8:0] grp_qaoaStep_hls_3_1_s_fu_159_state_re_address0;
wire    grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce0;
wire   [8:0] grp_qaoaStep_hls_3_1_s_fu_159_state_re_address1;
wire    grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce1;
wire    grp_qaoaStep_hls_3_1_s_fu_159_state_re_we1;
wire   [31:0] grp_qaoaStep_hls_3_1_s_fu_159_state_re_d1;
wire   [8:0] grp_qaoaStep_hls_3_1_s_fu_159_state_im_address0;
wire    grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce0;
wire   [8:0] grp_qaoaStep_hls_3_1_s_fu_159_state_im_address1;
wire    grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce1;
wire    grp_qaoaStep_hls_3_1_s_fu_159_state_im_we1;
wire   [31:0] grp_qaoaStep_hls_3_1_s_fu_159_state_im_d1;
wire   [3:0] grp_qaoaStep_hls_3_1_s_fu_159_d_address0;
wire    grp_qaoaStep_hls_3_1_s_fu_159_d_ce0;
wire  signed [31:0] grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din0;
wire  signed [31:0] grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din1;
wire    grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_ce;
wire    grp_expectation_cost_3_s_fu_175_ap_start;
wire    grp_expectation_cost_3_s_fu_175_ap_idle;
wire    grp_expectation_cost_3_s_fu_175_ap_ready;
wire   [8:0] grp_expectation_cost_3_s_fu_175_state_re_address0;
wire    grp_expectation_cost_3_s_fu_175_state_re_ce0;
wire   [8:0] grp_expectation_cost_3_s_fu_175_state_im_address0;
wire    grp_expectation_cost_3_s_fu_175_state_im_ce0;
wire   [3:0] grp_expectation_cost_3_s_fu_175_d_address0;
wire    grp_expectation_cost_3_s_fu_175_d_ce0;
wire   [31:0] grp_expectation_cost_3_s_fu_175_ap_return_0;
wire   [31:0] grp_expectation_cost_3_s_fu_175_ap_return_1;
wire  signed [31:0] grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din0;
wire  signed [31:0] grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din1;
wire    grp_expectation_cost_3_s_fu_175_grp_fu_828_p_ce;
wire   [31:0] bitcast_ln758_fu_577_p1;
reg   [31:0] ap_phi_mux_retval_0_loc_0_phi_fu_139_p8;
reg   [31:0] retval_0_loc_0_reg_135;
wire    ap_CS_fsm_state8;
wire   [31:0] bitcast_ln758_1_fu_490_p1;
reg    grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg;
reg    ap_block_state1_ignore_call9;
wire    ap_CS_fsm_state2;
reg    grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_expectation_cost_3_s_fu_175_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [31:0] best_state_preg;
wire   [31:0] grp_fu_195_p2;
wire   [31:0] grp_fu_207_p1;
wire   [31:0] grp_fu_207_p3;
wire   [4:0] trunc_ln231_fu_227_p1;
wire   [4:0] trunc_ln228_fu_250_p1;
wire  signed [5:0] add_ln231_fu_268_p2;
wire   [4:0] tmp_108_fu_277_p4;
wire   [4:0] sub_ln231_4_fu_293_p2;
wire   [31:0] zext_ln231_2_fu_298_p1;
wire   [31:0] lshr_ln231_2_fu_302_p2;
wire   [31:0] and_ln231_fu_308_p2;
wire   [0:0] icmp_ln231_1_fu_287_p2;
wire   [0:0] icmp_ln231_2_fu_314_p2;
wire   [0:0] tmp_109_fu_326_p3;
wire  signed [31:0] tmp_110_fu_340_p2;
wire   [0:0] tmp_110_fu_340_p3;
wire   [0:0] xor_ln231_fu_334_p2;
wire   [0:0] phi_ln231_1_fu_348_p2;
wire   [0:0] phi_ln231_fu_320_p2;
wire   [5:0] add_ln231_1_fu_370_p2;
wire  signed [31:0] sext_ln231_1_fu_375_p1;
wire   [63:0] zext_ln231_1_fu_360_p1;
wire   [63:0] zext_ln231_3_fu_379_p1;
wire   [5:0] sub_ln231_2_fu_389_p2;
wire  signed [31:0] sext_ln231_2_fu_394_p1;
wire   [63:0] zext_ln231_6_fu_398_p1;
wire   [63:0] cond46_i_i53_i_i_i_i_fu_408_p3;
wire   [63:0] zext_ln231_4_fu_413_p1;
wire   [63:0] add_ln231_2_fu_416_p2;
wire   [62:0] lshr_ln231_1_fu_422_p4;
wire   [0:0] tmp_111_fu_436_p3;
wire   [5:0] sub_ln231_3_fu_452_p2;
wire   [7:0] select_ln231_1_fu_444_p3;
wire  signed [7:0] sext_ln231_3_fu_457_p1;
wire   [7:0] add_ln231_3_fu_461_p2;
wire   [63:0] zext_ln231_5_fu_432_p1;
wire   [8:0] tmp_12_i_fu_467_p3;
wire   [63:0] pi_1_fu_474_p5;
wire   [31:0] trunc_ln757_1_fu_486_p1;
wire   [63:0] cond46_i_i_i_i_i_i_fu_495_p3;
wire   [63:0] zext_ln228_4_fu_500_p1;
wire   [63:0] add_ln228_2_fu_503_p2;
wire   [62:0] lshr_ln228_1_fu_509_p4;
wire   [0:0] tmp_106_fu_523_p3;
wire   [5:0] sub_ln228_3_fu_539_p2;
wire   [7:0] select_ln228_1_fu_531_p3;
wire  signed [7:0] sext_ln228_3_fu_544_p1;
wire   [7:0] add_ln228_3_fu_548_p2;
wire   [63:0] zext_ln228_5_fu_519_p1;
wire   [8:0] tmp_11_i_fu_554_p3;
wire   [63:0] pi_fu_561_p5;
wire   [31:0] trunc_ln757_fu_573_p1;
wire  signed [5:0] add_ln228_fu_582_p2;
wire   [4:0] tmp_103_fu_591_p4;
wire   [4:0] sub_ln228_4_fu_607_p2;
wire   [31:0] zext_ln228_2_fu_612_p1;
wire   [31:0] lshr_ln228_2_fu_616_p2;
wire   [31:0] and_ln228_fu_622_p2;
wire   [0:0] icmp_ln228_1_fu_601_p2;
wire   [0:0] icmp_ln228_2_fu_628_p2;
wire   [0:0] tmp_104_fu_640_p3;
wire  signed [31:0] tmp_105_fu_654_p2;
wire   [0:0] tmp_105_fu_654_p3;
wire   [0:0] xor_ln228_fu_648_p2;
wire   [0:0] phi_ln228_1_fu_662_p2;
wire   [0:0] phi_ln228_fu_634_p2;
wire   [5:0] add_ln228_1_fu_684_p2;
wire  signed [31:0] sext_ln228_1_fu_689_p1;
wire   [63:0] zext_ln228_1_fu_674_p1;
wire   [63:0] zext_ln228_3_fu_693_p1;
wire   [5:0] sub_ln228_2_fu_703_p2;
wire  signed [31:0] sext_ln228_2_fu_708_p1;
wire   [63:0] zext_ln228_6_fu_712_p1;
wire   [51:0] grp_fu_828_p2;
reg  signed [31:0] grp_fu_828_p0;
reg  signed [31:0] grp_fu_828_p1;
reg    grp_fu_828_ce;
reg   [8:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire   [31:0] grp_fu_207_p0;
wire   [0:0] grp_fu_207_p2;
wire   [0:0] tmp_110_fu_340_p0;
wire   [0:0] tmp_105_fu_654_p0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg = 1'b0;
#0 grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg = 1'b0;
#0 grp_expectation_cost_3_s_fu_175_ap_start_reg = 1'b0;
#0 best_state_preg = 32'd0;
end

qaoa_kernel_Block_entry_state_re_wr_d_rd_proc_state_im_i_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
state_im_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(state_im_i_address0),
    .ce0(state_im_i_ce0),
    .q0(state_im_i_q0),
    .address1(state_im_i_address1),
    .ce1(state_im_i_ce1),
    .we1(state_im_i_we1),
    .d1(state_im_i_d1)
);

qaoa_kernel_Block_entry_state_re_wr_d_rd_proc_state_im_i_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
state_re_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(state_re_i_address0),
    .ce0(state_re_i_ce0),
    .q0(state_re_i_q0),
    .address1(state_re_i_address1),
    .ce1(state_re_i_ce1),
    .we1(state_re_i_we1),
    .d1(state_re_i_d1)
);

qaoa_kernel_Block_entry_state_re_wr_d_rd_proc_Pipeline_1 grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start),
    .ap_done(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_done),
    .ap_idle(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_idle),
    .ap_ready(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_ready),
    .state_re_i_address1(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_address1),
    .state_re_i_ce1(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_ce1),
    .state_re_i_we1(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_we1),
    .state_re_i_d1(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_d1),
    .state_im_i_address1(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_address1),
    .state_im_i_ce1(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_ce1),
    .state_im_i_we1(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_we1),
    .state_im_i_d1(grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_d1)
);

qaoa_kernel_qaoaStep_hls_3_1_s grp_qaoaStep_hls_3_1_s_fu_159(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_qaoaStep_hls_3_1_s_fu_159_ap_start),
    .ap_done(grp_qaoaStep_hls_3_1_s_fu_159_ap_done),
    .ap_idle(grp_qaoaStep_hls_3_1_s_fu_159_ap_idle),
    .ap_ready(grp_qaoaStep_hls_3_1_s_fu_159_ap_ready),
    .state_re_address0(grp_qaoaStep_hls_3_1_s_fu_159_state_re_address0),
    .state_re_ce0(grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce0),
    .state_re_q0(state_re_i_q0),
    .state_re_address1(grp_qaoaStep_hls_3_1_s_fu_159_state_re_address1),
    .state_re_ce1(grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce1),
    .state_re_we1(grp_qaoaStep_hls_3_1_s_fu_159_state_re_we1),
    .state_re_d1(grp_qaoaStep_hls_3_1_s_fu_159_state_re_d1),
    .state_im_address0(grp_qaoaStep_hls_3_1_s_fu_159_state_im_address0),
    .state_im_ce0(grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce0),
    .state_im_q0(state_im_i_q0),
    .state_im_address1(grp_qaoaStep_hls_3_1_s_fu_159_state_im_address1),
    .state_im_ce1(grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce1),
    .state_im_we1(grp_qaoaStep_hls_3_1_s_fu_159_state_im_we1),
    .state_im_d1(grp_qaoaStep_hls_3_1_s_fu_159_state_im_d1),
    .d_address0(grp_qaoaStep_hls_3_1_s_fu_159_d_address0),
    .d_ce0(grp_qaoaStep_hls_3_1_s_fu_159_d_ce0),
    .d_q0(d_q0),
    .gamma_0_0_val(gamma_read_reg_722),
    .beta_0_0_val(beta_read_reg_727),
    .grp_fu_828_p_din0(grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din0),
    .grp_fu_828_p_din1(grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din1),
    .grp_fu_828_p_dout0(grp_fu_828_p2),
    .grp_fu_828_p_ce(grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_ce)
);

qaoa_kernel_expectation_cost_3_s grp_expectation_cost_3_s_fu_175(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_expectation_cost_3_s_fu_175_ap_start),
    .ap_done(grp_expectation_cost_3_s_fu_175_ap_done),
    .ap_idle(grp_expectation_cost_3_s_fu_175_ap_idle),
    .ap_ready(grp_expectation_cost_3_s_fu_175_ap_ready),
    .state_re_address0(grp_expectation_cost_3_s_fu_175_state_re_address0),
    .state_re_ce0(grp_expectation_cost_3_s_fu_175_state_re_ce0),
    .state_re_q0(state_re_i_q0),
    .state_im_address0(grp_expectation_cost_3_s_fu_175_state_im_address0),
    .state_im_ce0(grp_expectation_cost_3_s_fu_175_state_im_ce0),
    .state_im_q0(state_im_i_q0),
    .d_address0(grp_expectation_cost_3_s_fu_175_d_address0),
    .d_ce0(grp_expectation_cost_3_s_fu_175_d_ce0),
    .d_q0(d_q0),
    .ap_return_0(grp_expectation_cost_3_s_fu_175_ap_return_0),
    .ap_return_1(grp_expectation_cost_3_s_fu_175_ap_return_1),
    .grp_fu_828_p_din0(grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din0),
    .grp_fu_828_p_din1(grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din1),
    .grp_fu_828_p_dout0(grp_fu_828_p2),
    .grp_fu_828_p_ce(grp_expectation_cost_3_s_fu_175_grp_fu_828_p_ce)
);

qaoa_kernel_ctlz_32_32_1_1 #(
    .din_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ctlz_32_32_1_1_U109(
    .din(grp_fu_207_p1),
    .dout(grp_fu_207_p3)
);

qaoa_kernel_bitselect_1ns_32ns_32s_1_1_1 #(
    .DATAWIDTH( 32 ),
    .ADDRWIDTH( 32 ))
bitselect_1ns_32ns_32s_1_1_1_U110(
    .din(reg_215),
    .sel(tmp_110_fu_340_p2),
    .dout(tmp_110_fu_340_p3)
);

qaoa_kernel_bitselect_1ns_32ns_32s_1_1_1 #(
    .DATAWIDTH( 32 ),
    .ADDRWIDTH( 32 ))
bitselect_1ns_32ns_32s_1_1_1_U111(
    .din(reg_215),
    .sel(tmp_105_fu_654_p2),
    .dout(tmp_105_fu_654_p3)
);

qaoa_kernel_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_828_p0),
    .din1(grp_fu_828_p1),
    .ce(grp_fu_828_ce),
    .dout(grp_fu_828_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        best_state_preg <= 32'd0;
    end else begin
        if (((get_best_state_read_read_fu_122_p2 == 1'd1) & (grp_expectation_cost_3_s_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
            best_state_preg <= grp_expectation_cost_3_s_fu_175_ap_return_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call9) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg <= 1'b1;
        end else if ((grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_ready == 1'b1)) begin
            grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_expectation_cost_3_s_fu_175_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_expectation_cost_3_s_fu_175_ap_start_reg <= 1'b1;
        end else if ((grp_expectation_cost_3_s_fu_175_ap_ready == 1'b1)) begin
            grp_expectation_cost_3_s_fu_175_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg <= 1'b1;
        end else if ((grp_qaoaStep_hls_3_1_s_fu_159_ap_ready == 1'b1)) begin
            grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_fu_183_p2 == 1'd1) & (get_best_state_read_read_fu_122_p2 == 1'd1) & (grp_expectation_cost_3_s_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((grp_fu_183_p2 == 1'd1) & (get_best_state_read_read_fu_122_p2 == 1'd0) & (grp_expectation_cost_3_s_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        retval_0_loc_0_reg_135 <= 32'd0;
    end else if (((icmp_ln231_reg_736 == 1'd0) & (get_best_state_read_reg_732 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        retval_0_loc_0_reg_135 <= bitcast_ln758_1_fu_490_p1;
    end else if (((icmp_ln228_reg_762 == 1'd0) & (get_best_state_read_reg_732 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        retval_0_loc_0_reg_135 <= bitcast_ln758_fu_577_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        beta_read_reg_727 <= beta;
        gamma_read_reg_722 <= gamma;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_expectation_cost_3_s_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        get_best_state_read_reg_732 <= get_best_state;
        icmp_ln228_reg_762 <= grp_fu_183_p2;
        icmp_ln231_reg_736 <= grp_fu_183_p2;
        sub_ln228_1_reg_776 <= sub_ln228_1_fu_258_p2;
        sub_ln231_1_reg_750 <= sub_ln231_1_fu_235_p2;
        tmp_107_reg_740 <= grp_expectation_cost_3_s_fu_175_ap_return_0[32'd31];
        tmp_reg_766 <= grp_expectation_cost_3_s_fu_175_ap_return_0[32'd31];
        trunc_ln228_1_reg_783 <= trunc_ln228_1_fu_264_p1;
        trunc_ln231_1_reg_757 <= trunc_ln231_1_fu_241_p1;
        zext_ln228_reg_771[4 : 0] <= zext_ln228_fu_254_p1[4 : 0];
        zext_ln231_reg_745[4 : 0] <= zext_ln231_fu_231_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln228_3_reg_813 <= icmp_ln228_3_fu_678_p2;
        lshr_ln228_reg_818 <= lshr_ln228_fu_697_p2;
        or_ln228_reg_808 <= or_ln228_fu_668_p2;
        shl_ln228_reg_823 <= shl_ln228_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln231_3_reg_793 <= icmp_ln231_3_fu_364_p2;
        lshr_ln231_reg_798 <= lshr_ln231_fu_383_p2;
        or_ln231_reg_788 <= or_ln231_fu_354_p2;
        shl_ln231_reg_803 <= shl_ln231_fu_402_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_fu_183_p2 == 1'd0) & (get_best_state_read_read_fu_122_p2 == 1'd1) & (grp_expectation_cost_3_s_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((grp_fu_183_p2 == 1'd0) & (get_best_state_read_read_fu_122_p2 == 1'd0) & (grp_expectation_cost_3_s_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        reg_215 <= grp_fu_200_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_qaoaStep_hls_3_1_s_fu_159_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_expectation_cost_3_s_fu_175_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        if (((icmp_ln231_reg_736 == 1'd0) & (get_best_state_read_reg_732 == 1'd0))) begin
            ap_phi_mux_retval_0_loc_0_phi_fu_139_p8 = bitcast_ln758_1_fu_490_p1;
        end else if (((icmp_ln228_reg_762 == 1'd0) & (get_best_state_read_reg_732 == 1'd1))) begin
            ap_phi_mux_retval_0_loc_0_phi_fu_139_p8 = bitcast_ln758_fu_577_p1;
        end else begin
            ap_phi_mux_retval_0_loc_0_phi_fu_139_p8 = retval_0_loc_0_reg_135;
        end
    end else begin
        ap_phi_mux_retval_0_loc_0_phi_fu_139_p8 = retval_0_loc_0_reg_135;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((get_best_state_read_read_fu_122_p2 == 1'd1) & (grp_expectation_cost_3_s_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        best_state = grp_expectation_cost_3_s_fu_175_ap_return_1;
    end else begin
        best_state = best_state_preg;
    end
end

always @ (*) begin
    if (((get_best_state_read_read_fu_122_p2 == 1'd1) & (grp_expectation_cost_3_s_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        best_state_ap_vld = 1'b1;
    end else begin
        best_state_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        d_address0 = grp_expectation_cost_3_s_fu_175_d_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_address0 = grp_qaoaStep_hls_3_1_s_fu_159_d_address0;
    end else begin
        d_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        d_ce0 = grp_expectation_cost_3_s_fu_175_d_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_ce0 = grp_qaoaStep_hls_3_1_s_fu_159_d_ce0;
    end else begin
        d_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_828_ce = grp_expectation_cost_3_s_fu_175_grp_fu_828_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_828_ce = grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_ce;
    end else begin
        grp_fu_828_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_828_p0 = grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_828_p0 = grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din0;
    end else begin
        grp_fu_828_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_828_p1 = grp_expectation_cost_3_s_fu_175_grp_fu_828_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_828_p1 = grp_qaoaStep_hls_3_1_s_fu_159_grp_fu_828_p_din1;
    end else begin
        grp_fu_828_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        state_im_i_address0 = grp_expectation_cost_3_s_fu_175_state_im_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_im_i_address0 = grp_qaoaStep_hls_3_1_s_fu_159_state_im_address0;
    end else begin
        state_im_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        state_im_i_address1 = grp_qaoaStep_hls_3_1_s_fu_159_state_im_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_im_i_address1 = grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_address1;
    end else begin
        state_im_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        state_im_i_ce0 = grp_expectation_cost_3_s_fu_175_state_im_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_im_i_ce0 = grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce0;
    end else begin
        state_im_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        state_im_i_ce1 = grp_qaoaStep_hls_3_1_s_fu_159_state_im_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_im_i_ce1 = grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_ce1;
    end else begin
        state_im_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        state_im_i_d1 = grp_qaoaStep_hls_3_1_s_fu_159_state_im_d1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_im_i_d1 = grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_d1;
    end else begin
        state_im_i_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        state_im_i_we1 = grp_qaoaStep_hls_3_1_s_fu_159_state_im_we1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_im_i_we1 = grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_im_i_we1;
    end else begin
        state_im_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        state_re_i_address0 = grp_expectation_cost_3_s_fu_175_state_re_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_re_i_address0 = grp_qaoaStep_hls_3_1_s_fu_159_state_re_address0;
    end else begin
        state_re_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        state_re_i_address1 = grp_qaoaStep_hls_3_1_s_fu_159_state_re_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_re_i_address1 = grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_address1;
    end else begin
        state_re_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        state_re_i_ce0 = grp_expectation_cost_3_s_fu_175_state_re_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_re_i_ce0 = grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce0;
    end else begin
        state_re_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        state_re_i_ce1 = grp_qaoaStep_hls_3_1_s_fu_159_state_re_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_re_i_ce1 = grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_ce1;
    end else begin
        state_re_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        state_re_i_d1 = grp_qaoaStep_hls_3_1_s_fu_159_state_re_d1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_re_i_d1 = grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_d1;
    end else begin
        state_re_i_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        state_re_i_we1 = grp_qaoaStep_hls_3_1_s_fu_159_state_re_we1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_re_i_we1 = grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_state_re_i_we1;
    end else begin
        state_re_i_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_qaoaStep_hls_3_1_s_fu_159_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_fu_183_p2 == 1'd0) & (get_best_state_read_read_fu_122_p2 == 1'd1) & (grp_expectation_cost_3_s_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((grp_expectation_cost_3_s_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6) & (((grp_fu_183_p2 == 1'd1) & (get_best_state_read_read_fu_122_p2 == 1'd1)) | ((grp_fu_183_p2 == 1'd1) & (get_best_state_read_read_fu_122_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((grp_fu_183_p2 == 1'd0) & (get_best_state_read_read_fu_122_p2 == 1'd0) & (grp_expectation_cost_3_s_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln228_1_fu_684_p2 = ($signed(sub_ln228_1_reg_776) + $signed(6'd39));

assign add_ln228_2_fu_503_p2 = (cond46_i_i_i_i_i_i_fu_495_p3 + zext_ln228_4_fu_500_p1);

assign add_ln228_3_fu_548_p2 = ($signed(select_ln228_1_fu_531_p3) + $signed(sext_ln228_3_fu_544_p1));

assign add_ln228_fu_582_p2 = ($signed(sub_ln228_1_reg_776) + $signed(6'd40));

assign add_ln231_1_fu_370_p2 = ($signed(sub_ln231_1_reg_750) + $signed(6'd39));

assign add_ln231_2_fu_416_p2 = (cond46_i_i53_i_i_i_i_fu_408_p3 + zext_ln231_4_fu_413_p1);

assign add_ln231_3_fu_461_p2 = ($signed(select_ln231_1_fu_444_p3) + $signed(sext_ln231_3_fu_457_p1));

assign add_ln231_fu_268_p2 = ($signed(sub_ln231_1_reg_750) + $signed(6'd40));

assign and_ln228_fu_622_p2 = (reg_215 & lshr_ln228_2_fu_616_p2);

assign and_ln231_fu_308_p2 = (reg_215 & lshr_ln231_2_fu_302_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call9 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_return = ap_phi_mux_retval_0_loc_0_phi_fu_139_p8;

assign bitcast_ln758_1_fu_490_p1 = trunc_ln757_1_fu_486_p1;

assign bitcast_ln758_fu_577_p1 = trunc_ln757_fu_573_p1;

assign cond46_i_i53_i_i_i_i_fu_408_p3 = ((icmp_ln231_3_reg_793[0:0] == 1'b1) ? lshr_ln231_reg_798 : shl_ln231_reg_803);

assign cond46_i_i_i_i_i_i_fu_495_p3 = ((icmp_ln228_3_reg_813[0:0] == 1'b1) ? lshr_ln228_reg_818 : shl_ln228_reg_823);

assign get_best_state_read_read_fu_122_p2 = get_best_state;

assign grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start = grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151_ap_start_reg;

assign grp_expectation_cost_3_s_fu_175_ap_start = grp_expectation_cost_3_s_fu_175_ap_start_reg;

assign grp_fu_183_p2 = ((grp_expectation_cost_3_s_fu_175_ap_return_0 == 32'd0) ? 1'b1 : 1'b0);

assign grp_fu_188_p3 = grp_expectation_cost_3_s_fu_175_ap_return_0[32'd31];

assign grp_fu_195_p2 = (32'd0 - grp_expectation_cost_3_s_fu_175_ap_return_0);

assign grp_fu_200_p3 = ((grp_fu_188_p3[0:0] == 1'b1) ? grp_fu_195_p2 : grp_expectation_cost_3_s_fu_175_ap_return_0);

assign grp_fu_207_p1 = ((grp_fu_188_p3[0:0] == 1'b1) ? grp_fu_195_p2 : grp_expectation_cost_3_s_fu_175_ap_return_0);

assign grp_qaoaStep_hls_3_1_s_fu_159_ap_start = grp_qaoaStep_hls_3_1_s_fu_159_ap_start_reg;

assign icmp_ln228_1_fu_601_p2 = (($signed(tmp_103_fu_591_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln228_2_fu_628_p2 = ((and_ln228_fu_622_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln228_3_fu_678_p2 = (($signed(add_ln228_fu_582_p2) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign icmp_ln231_1_fu_287_p2 = (($signed(tmp_108_fu_277_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln231_2_fu_314_p2 = ((and_ln231_fu_308_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln231_3_fu_364_p2 = (($signed(add_ln231_fu_268_p2) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign lshr_ln228_1_fu_509_p4 = {{add_ln228_2_fu_503_p2[63:1]}};

assign lshr_ln228_2_fu_616_p2 = 32'd4294967295 >> zext_ln228_2_fu_612_p1;

assign lshr_ln228_fu_697_p2 = zext_ln228_1_fu_674_p1 >> zext_ln228_3_fu_693_p1;

assign lshr_ln231_1_fu_422_p4 = {{add_ln231_2_fu_416_p2[63:1]}};

assign lshr_ln231_2_fu_302_p2 = 32'd4294967295 >> zext_ln231_2_fu_298_p1;

assign lshr_ln231_fu_383_p2 = zext_ln231_1_fu_360_p1 >> zext_ln231_3_fu_379_p1;

assign or_ln228_fu_668_p2 = (phi_ln228_fu_634_p2 | phi_ln228_1_fu_662_p2);

assign or_ln231_fu_354_p2 = (phi_ln231_fu_320_p2 | phi_ln231_1_fu_348_p2);

assign phi_ln228_1_fu_662_p2 = (xor_ln228_fu_648_p2 & tmp_105_fu_654_p3);

assign phi_ln228_fu_634_p2 = (icmp_ln228_2_fu_628_p2 & icmp_ln228_1_fu_601_p2);

assign phi_ln231_1_fu_348_p2 = (xor_ln231_fu_334_p2 & tmp_110_fu_340_p3);

assign phi_ln231_fu_320_p2 = (icmp_ln231_2_fu_314_p2 & icmp_ln231_1_fu_287_p2);

assign pi_1_fu_474_p5 = {{zext_ln231_5_fu_432_p1[63:32]}, {tmp_12_i_fu_467_p3}, {zext_ln231_5_fu_432_p1[22:0]}};

assign pi_fu_561_p5 = {{zext_ln228_5_fu_519_p1[63:32]}, {tmp_11_i_fu_554_p3}, {zext_ln228_5_fu_519_p1[22:0]}};

assign select_ln228_1_fu_531_p3 = ((tmp_106_fu_523_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln231_1_fu_444_p3 = ((tmp_111_fu_436_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign sext_ln228_1_fu_689_p1 = $signed(add_ln228_1_fu_684_p2);

assign sext_ln228_2_fu_708_p1 = $signed(sub_ln228_2_fu_703_p2);

assign sext_ln228_3_fu_544_p1 = $signed(sub_ln228_3_fu_539_p2);

assign sext_ln231_1_fu_375_p1 = $signed(add_ln231_1_fu_370_p2);

assign sext_ln231_2_fu_394_p1 = $signed(sub_ln231_2_fu_389_p2);

assign sext_ln231_3_fu_457_p1 = $signed(sub_ln231_3_fu_452_p2);

assign shl_ln228_fu_716_p2 = zext_ln228_1_fu_674_p1 << zext_ln228_6_fu_712_p1;

assign shl_ln231_fu_402_p2 = zext_ln231_1_fu_360_p1 << zext_ln231_6_fu_398_p1;

assign sub_ln228_1_fu_258_p2 = ($signed(6'd32) - $signed(zext_ln228_fu_254_p1));

assign sub_ln228_2_fu_703_p2 = (6'd25 - sub_ln228_1_reg_776);

assign sub_ln228_3_fu_539_p2 = (6'd12 - zext_ln228_reg_771);

assign sub_ln228_4_fu_607_p2 = ($signed(5'd25) - $signed(trunc_ln228_1_reg_783));

assign sub_ln231_1_fu_235_p2 = ($signed(6'd32) - $signed(zext_ln231_fu_231_p1));

assign sub_ln231_2_fu_389_p2 = (6'd25 - sub_ln231_1_reg_750);

assign sub_ln231_3_fu_452_p2 = (6'd12 - zext_ln231_reg_745);

assign sub_ln231_4_fu_293_p2 = ($signed(5'd25) - $signed(trunc_ln231_1_reg_757));

assign tmp_103_fu_591_p4 = {{add_ln228_fu_582_p2[5:1]}};

assign tmp_104_fu_640_p3 = add_ln228_fu_582_p2[32'd5];

assign tmp_105_fu_654_p2 = add_ln228_fu_582_p2;

assign tmp_106_fu_523_p3 = add_ln228_2_fu_503_p2[32'd25];

assign tmp_108_fu_277_p4 = {{add_ln231_fu_268_p2[5:1]}};

assign tmp_109_fu_326_p3 = add_ln231_fu_268_p2[32'd5];

assign tmp_110_fu_340_p2 = add_ln231_fu_268_p2;

assign tmp_111_fu_436_p3 = add_ln231_2_fu_416_p2[32'd25];

assign tmp_11_i_fu_554_p3 = {{tmp_reg_766}, {add_ln228_3_fu_548_p2}};

assign tmp_12_i_fu_467_p3 = {{tmp_107_reg_740}, {add_ln231_3_fu_461_p2}};

assign trunc_ln228_1_fu_264_p1 = sub_ln228_1_fu_258_p2[4:0];

assign trunc_ln228_fu_250_p1 = grp_fu_207_p3[4:0];

assign trunc_ln231_1_fu_241_p1 = sub_ln231_1_fu_235_p2[4:0];

assign trunc_ln231_fu_227_p1 = grp_fu_207_p3[4:0];

assign trunc_ln757_1_fu_486_p1 = pi_1_fu_474_p5[31:0];

assign trunc_ln757_fu_573_p1 = pi_fu_561_p5[31:0];

assign xor_ln228_fu_648_p2 = (tmp_104_fu_640_p3 ^ 1'd1);

assign xor_ln231_fu_334_p2 = (tmp_109_fu_326_p3 ^ 1'd1);

assign zext_ln228_1_fu_674_p1 = reg_215;

assign zext_ln228_2_fu_612_p1 = sub_ln228_4_fu_607_p2;

assign zext_ln228_3_fu_693_p1 = $unsigned(sext_ln228_1_fu_689_p1);

assign zext_ln228_4_fu_500_p1 = or_ln228_reg_808;

assign zext_ln228_5_fu_519_p1 = lshr_ln228_1_fu_509_p4;

assign zext_ln228_6_fu_712_p1 = $unsigned(sext_ln228_2_fu_708_p1);

assign zext_ln228_fu_254_p1 = trunc_ln228_fu_250_p1;

assign zext_ln231_1_fu_360_p1 = reg_215;

assign zext_ln231_2_fu_298_p1 = sub_ln231_4_fu_293_p2;

assign zext_ln231_3_fu_379_p1 = $unsigned(sext_ln231_1_fu_375_p1);

assign zext_ln231_4_fu_413_p1 = or_ln231_reg_788;

assign zext_ln231_5_fu_432_p1 = lshr_ln231_1_fu_422_p4;

assign zext_ln231_6_fu_398_p1 = $unsigned(sext_ln231_2_fu_394_p1);

assign zext_ln231_fu_231_p1 = trunc_ln231_fu_227_p1;

always @ (posedge ap_clk) begin
    zext_ln231_reg_745[5] <= 1'b0;
    zext_ln228_reg_771[5] <= 1'b0;
end

endmodule //qaoa_kernel_Block_entry_state_re_wr_d_rd_proc
