<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005961A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005961</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17692371</doc-number><date>20220311</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0086006</doc-number><date>20210630</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>12</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>16</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>124</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>167</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>05</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>32</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>83</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05022</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05026</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05166</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05558</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05565</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05567</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05573</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05647</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>32013</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>32111</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>32238</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>3224</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>83365</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>83801</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>8313</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">DISPLAY DEVICE AND MANUFACTURING METHOD OF THE SAME</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Samsung Display Co., LTD.</orgname><address><city>Yongin-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>JANG</last-name><first-name>Dae Hwan</first-name><address><city>Yongin-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>NAM</last-name><first-name>Seok Hyun</first-name><address><city>Yongin-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>CHO</last-name><first-name>Jin Ho</first-name><address><city>Yongin-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Samsung Display Co., LTD.</orgname><role>03</role><address><city>Yongin-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A display device includes a first base layer including a first opening; a first barrier layer located on a surface of the first base layer, and including a second opening; and a pad electrode located on the first barrier layer and overlapping the second opening in a plan view. At least one first groove is formed at a surface of the first barrier layer, a second groove is formed at a surface of the pad electrode, and the first opening exposes the at least one first groove and the second groove.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="88.31mm" wi="153.59mm" file="US20230005961A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="155.53mm" wi="139.70mm" file="US20230005961A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="167.05mm" wi="147.40mm" file="US20230005961A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="143.85mm" wi="129.62mm" file="US20230005961A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="139.78mm" wi="159.68mm" file="US20230005961A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="178.39mm" wi="158.33mm" file="US20230005961A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="206.59mm" wi="160.53mm" orientation="landscape" file="US20230005961A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="158.92mm" wi="159.85mm" file="US20230005961A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="195.41mm" wi="160.02mm" file="US20230005961A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="221.74mm" wi="157.73mm" file="US20230005961A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="131.49mm" wi="159.51mm" file="US20230005961A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION(S)</heading><p id="p-0002" num="0001">The application claims priority to and the benefit of Korean patent application 10-2021-0086006 under 35 U.S.C. &#xa7; 119, filed on Jun. 30, 2021, in the Korean Intellectual Property Office (KIPO), the entire contents of which are incorporated herein by reference.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Technical Field</heading><p id="p-0003" num="0002">The disclosure generally relates to a display device and a manufacturing method of the same.</p><heading id="h-0004" level="1">2. Related Art</heading><p id="p-0004" num="0003">As interest in information displays and demand for portable information media increase, research and commercialization has focused on display devices.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0005" num="0004">Embodiments provide a display device and a manufacturing method of the same, in which a short circuit of the display device can be prevented.</p><p id="p-0006" num="0005">In accordance with an aspect of the disclosure, there is provided a display device including a first base layer including a first opening; a first barrier layer located on a surface of the first base layer, and including a second opening; and a pad electrode located on the first barrier layer, and overlapping the second opening in a plan view. At least one first groove is formed at a surface of the first barrier layer, and a second groove is formed at a surface of the pad electrode, and the first opening exposes the at least one first groove and the second groove.</p><p id="p-0007" num="0006">The pad electrode and a chip on film may be electrically connected to each other through the first opening.</p><p id="p-0008" num="0007">The pad electrode and the chip on film may be electrically connected to each other through a connection ball.</p><p id="p-0009" num="0008">The connection ball may be located in the second groove formed in the pad electrode.</p><p id="p-0010" num="0009">The pad electrode may include a first layer and a second layer. The first layer may include titanium, and the second layer may include copper.</p><p id="p-0011" num="0010">The second groove may be formed at a lower surface of the second layer.</p><p id="p-0012" num="0011">The display device may further include a second barrier layer overlapping an upper surface of the first barrier layer and an upper surface of the pad electrode in a plan view; a second base layer located on the second barrier layer; and a pixel circuit layer located on the second base layer. The pixel circuit layer may include a data line.</p><p id="p-0013" num="0012">The second base layer may include an opening filled with a conductive material. The data line may be electrically connected to the pad electrode through the conductive material.</p><p id="p-0014" num="0013">In accordance with another aspect of the disclosure, there is provided a method of manufacturing a display device, the method including forming at least one metal part on a surface of a base layer; forming a first barrier layer on the base layer and the at least one metal part; forming a pad electrode on the first barrier layer; forming a second barrier layer on the first barrier layer and the pad electrode; and forming a first opening in the base layer, forming a first groove at a lower surface of the first barrier layer by removing the at least one metal part, and forming a second groove at a lower surface of the pad electrode by partially removing the pad electrode.</p><p id="p-0015" num="0014">The forming of the first groove and the forming of the second groove may include using an atmospheric pressure plasma process to form the first and second grooves.</p><p id="p-0016" num="0015">The forming of the first barrier layer may include depositing the barrier layer on the base layer and the at least one metal part, and forming a second opening in the first barrier layer.</p><p id="p-0017" num="0016">The forming of the pad electrode may include depositing a pad electrode material on the first barrier layer, and forming the pad electrode such that a portion of the pad electrode overlaps the second opening in a plan view.</p><p id="p-0018" num="0017">A second groove may be formed at the lower surface of the pad electrode disposed in the second opening.</p><p id="p-0019" num="0018">A connection ball electrically connecting a chip on film and the pad electrode to each other may be provided to correspond to the second groove.</p><p id="p-0020" num="0019">In accordance with still another aspect of the disclosure, there is provided a display device including at least one display panel including a first base layer including a first opening; a first barrier layer located on a surface of the first base layer, the first barrier layer including a second opening; and a pad electrode located on the first barrier layer and overlapping the second opening in a plan view. At least one first groove is formed at a surface of the first barrier layer, and a second groove is formed at a surface of the pad electrode, and the first opening exposes the at least one first groove and the second groove.</p><p id="p-0021" num="0020">In the first opening, the pad electrode and a chip on film may be electrically connected to each other through a connection ball.</p><p id="p-0022" num="0021">The pad electrode may include a first layer and a second layer. The first layer may include titanium, and the second layer may include copper.</p><p id="p-0023" num="0022">The second groove may be formed at a lower surface of the second layer.</p><p id="p-0024" num="0023">The display device may further include a second barrier layer overlapping an upper surface of the first barrier layer and an upper surface of the pad electrode in a plan view; a second base layer located on the second barrier layer; and a pixel circuit layer located on the second base layer. The pixel circuit layer may include a data line.</p><p id="p-0025" num="0024">The second base layer may include an opening filled with a conductive material. The data line may be electrically connected to the pad electrode through the conductive material.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0026" num="0025">Example embodiments will now be described more fully hereinafter with reference to the accompanying drawings; however, they may be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will convey the scope of the example embodiments to those skilled in the art.</p><p id="p-0027" num="0026">In the drawing figures, dimensions may be exaggerated for clarity of illustration. It will be understood that when an element is referred to as being &#x201c;between&#x201d; two elements, it can be the only element between the two elements, or one or more intervening elements may also be present. Like reference numerals refer to like elements throughout.</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic plan view illustrating a display device in accordance with an embodiment.</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a schematic plan view illustrating one display device in accordance with an embodiment.</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic diagram of an equivalent circuit illustrating a pixel of a display device in accordance with an embodiment.</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic cross-sectional view mainly illustrating a pixel circuit layer and a display element layer of a pixel of a display device in accordance with an embodiment.</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic cross-sectional view mainly illustrating a pixel circuit layer, a display element layer, a light conversion layer, and the like of a display device in accordance with an embodiment.</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic cross-sectional view mainly illustrating a pixel circuit layer, a display element layer, a light conversion layer, and the like of a display device in accordance with an embodiment.</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a schematic cross-sectional view illustrating a display device in accordance with an embodiment.</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIGS. <b>8</b> to <b>10</b></figref> are schematic cross-sectional views sequentially illustrating a manufacturing method of the display device shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a schematic cross-sectional view illustrating a state in which a chip on film is attached to a display device in accordance with an embodiment.</p><p id="p-0037" num="0036"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a schematic rear view illustrating a state in which a first opening is formed on a base layer of a display device in accordance with an embodiment.</p><p id="p-0038" num="0037"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a schematic rear view illustrating a state in which a chip on film is attached to a display device in accordance with an embodiment.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION OF THE EMBODIMENTS</heading><p id="p-0039" num="0038">The disclosure may apply various changes and different shape, therefore only illustrate in detail with particular examples. However, the examples do not limit to certain shapes but apply to all the change and equivalent material and replacement. The drawings included are illustrated a fashion where the figures are expanded for the better understanding.</p><p id="p-0040" num="0039">It will be understood that, although the terms &#x201c;first&#x201d;, &#x201c;second&#x201d;, and the like may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. Thus, a &#x201c;first&#x201d; element discussed below could also be termed a &#x201c;second&#x201d; element without departing from the teachings. As used herein, the singular forms are intended to include the plural forms as well, unless the context clearly indicates otherwise.</p><p id="p-0041" num="0040">It will be further understood that the terms &#x201c;includes&#x201d; and/or &#x201c;including&#x201d;, when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence and/or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. Further, an expression that an element such as a layer, region, substrate or plate is placed &#x201c;on&#x201d; or &#x201c;above&#x201d; another element indicates not only a case where the element is placed &#x201c;directly on&#x201d; or &#x201c;just above&#x201d; the other element but also a case where a further element is interposed between the element and the other element. On the contrary, an expression that an element such as a layer, region, substrate or plate is placed &#x201c;beneath&#x201d; or &#x201c;below&#x201d; another element indicates not only a case where the element is placed &#x201c;directly beneath&#x201d; or &#x201c;just below&#x201d; the other element but also a case where a further element is interposed between the element and the other element.</p><p id="p-0042" num="0041">The terms &#x201c;about&#x201d; or &#x201c;approximately&#x201d; as used herein is inclusive of the stated value and means within an acceptable range of deviation for the particular value as determined by one of ordinary skill in the art, considering the measurement in question and the error associated with measurement of the particular quantity (i.e., the limitations of the measurement system). For example, &#x201c;about&#x201d; may mean within one or more standard deviations, or within &#xb1;30%, 20%, 10%, 5% of the stated value.</p><p id="p-0043" num="0042">It will be understood that the terms &#x201c;contact,&#x201d; &#x201c;connected to,&#x201d; and &#x201c;coupled to&#x201d; may include a physical and/or electrical contact, connection, or coupling, and vice versa.</p><p id="p-0044" num="0043">The phrase &#x201c;at least one of&#x201d; is intended to include the meaning of &#x201c;at least one selected from the group of&#x201d; for the purpose of its meaning and interpretation. For example, &#x201c;at least one of A and B&#x201d; may be understood to mean &#x201c;A, B, or A and B.&#x201d;</p><p id="p-0045" num="0044">Unless otherwise defined or implied herein, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by those skilled in the art to which this disclosure pertains. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and the disclosure, an</p><p id="p-0046" num="0045">Hereinafter, embodiments will be described in detail with reference to the accompanying drawings.</p><p id="p-0047" num="0046"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic plan view illustrating a display device in accordance with an embodiment. <figref idref="DRAWINGS">FIG. <b>2</b></figref> is a schematic plan view illustrating a display device in accordance with an embodiment.</p><p id="p-0048" num="0047">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the display device may be a multi-screen display device TDD including display panels.</p><p id="p-0049" num="0048">The multi-screen display device TDD (also referred to as a tiled display) may include display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b> arranged in a matrix form in a first direction DR<b>1</b> and a second direction DR<b>2</b>.</p><p id="p-0050" num="0049">The display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b> may respectively display individual images, or divisionally display an image. The display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b> may include display panels having the same kind, structure, size or type, but the disclosure is not limited thereto.</p><p id="p-0051" num="0050">The display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b> may be physically combined with each other by a housing (not shown) which may be located on the bottom of the display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b>, to constitute a multi-screen display device TDD.</p><p id="p-0052" num="0051">The display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b> may be implemented in various shapes. Although <figref idref="DRAWINGS">FIG. <b>1</b></figref> illustrates that the display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b> have a rectangular plate shape, the disclosure is not limited thereto, and each of the display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b> may have a shape such as a circular shape or an elliptical shape.</p><p id="p-0053" num="0052">A display device DD<b>1</b> among the display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b> will be described with reference to <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0054" num="0053">The display device DD<b>1</b> includes a display area DA and a non-display area NA which are implemented or provided on a display panel DP. The display area DA is an area including pixels PXL, thereby displaying an image, and the non-display area NA is an area that is the display area DA, thereby not displaying an image. The non-display area NA may be a bezel area surrounding the display area DA.</p><p id="p-0055" num="0054">The display area DA may be located on a surface of the display device DD<b>1</b>. In an example, the display area DA may be located on a front surface of the display device DD<b>1</b>. The display area DA may be additionally located on a side surface and a back surface of the display device DD<b>1</b>.</p><p id="p-0056" num="0055">The non-display area NA may be located at the periphery of the display area DA to surround the display area DA, and selectively include lines, pads, a driving circuit, and the like, which are electrically connected to the pixels PXL of the display area DA.</p><p id="p-0057" num="0056">The display device DD<b>1</b> may include scan lines S<b>1</b>, . . . , Si, . . . , and Sn, control lines CL<b>1</b>, . . . , CLi, . . . , and CLn, data lines D<b>1</b>, . . . , Dj, . . . , and Dm, sensing lines SEN<b>1</b>, . . . , SENj, . . . , and SENm, and pixels PXL. A pixel PXL may be electrically connected to a scan line Si, a control line CLi, a data line Dj, and a sensing line SENj.</p><p id="p-0058" num="0057">Although not shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the scan lines S<b>1</b>, . . . , Si, . . . , and Sn and the control lines CL<b>1</b>, . . . , CLi, . . . , and CLn may be electrically connected to a gate pad unit (or gate pad part) disposed at one side of the display device D<b>1</b>. Also, the data lines D<b>1</b>, . . . , Dj, . . . , and Dm and the sensing lines SEN<b>1</b>, . . . , SENj, . . . , and SENm may be electrically connected to a data pad part disposed at a side of the display device DD<b>1</b>.</p><p id="p-0059" num="0058">In the display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b>, an image displayed on a screen of the multi-screen display device TDD may be broken off due to the non-display area NA located in a boundary area between the display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b>. In case that the non-display area NA has a relatively large width (or area), the breakoff of the image may be deepened in the boundary area between the display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b>. The non-display area NA located in the boundary area between the display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b> may be referred to as a seam area, an assembly joint area, or a dead space area.</p><p id="p-0060" num="0059">In case that the boundary area between the display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b> is visually recognized, the luminance of an image displayed on the screen of the multi-screen display device TDD may be deteriorated. A back surface bonding structure may be required, which can improve the color and luminance deviations of each display device and reduce the seam area such that the boundary area between the display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b> is not visually recognized. The back surface bonding structure refers to a structure in which, in each of the display devices DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, and DD<b>4</b>, a chip on film (COF), a flexible printed circuit board, and the like are electrically connected to a lower surface of the display device DD<b>1</b>, DD<b>2</b>, DD<b>3</b>, or DD<b>4</b>. The back surface bonding structure for reducing a seam area will be described in detail below.</p><p id="p-0061" num="0060">The pixels PXL may be provided in the display area DA. Each of the pixels PXL may be a minimum unit for displaying an image. Each of the pixels PXL may include a light emitting element emitting white light and/or colored light. Each of the pixels PXL may emit light of any one color among red, green, and blue. However, the disclosure is not limited thereto, and each of the pixels PXL may emit light of a color such as cyan, magenta, or yellow.</p><p id="p-0062" num="0061">Although a case where the pixel PXL has a rectangular shape has been illustrated in the drawing, the disclosure is not limited thereto, and the shape of the pixel PXL may be variously modified. Each of the pixels PXL may include a pixel circuit layer PCL located on a base layer BSL which will be described below, a display element layer DPL located on the pixel circuit layer PCL, and the like.</p><p id="p-0063" num="0062">Hereinafter, a connection relationship of a pixel of a display device in accordance with an embodiment will be described with reference to <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0064" num="0063"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic diagram of an equivalent circuit illustrating a pixel of a display device in accordance with an embodiment.</p><p id="p-0065" num="0064">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the pixel PXL may include at least one light emitting unit (light emitting part) EMU for generating light with a luminance corresponding to a data signal. The pixel PXL may selectively further include a pixel circuit PXC for driving the light emitting part EMU.</p><p id="p-0066" num="0065">The light emitting part EMU may include light emitting elements LD electrically connected in parallel between a first power line PL<b>1</b> to which a voltage of a first driving power source VDD is applied and a second power line PL<b>2</b> to which a voltage of a second driving power source VSS is applied.</p><p id="p-0067" num="0066">The light emitting part EMU may include a first electrode EL<b>1</b> electrically connected to the first driving power source VDD via the pixel circuit PXC and the first power line PL<b>1</b>, a second electrode EL<b>2</b> electrically connected to the second driving power source VSS through the second power line PL<b>2</b>, and light emitting elements LD electrically connected in parallel in a same direction between the first electrode EL<b>1</b> and the second electrode EL<b>2</b>. In an embodiment, the first electrode EL<b>1</b> may be an anode, and the second electrode EL<b>2</b> may be a cathode.</p><p id="p-0068" num="0067">Each of the light emitting elements LD included in the light emitting part EMU may include an end portion (or first end portion) electrically connected to the first driving power source VDD through the first electrode EL<b>1</b> and the other end portion (or second end portion) electrically connected to the second driving power source VSS through the second electrode EL<b>2</b>.</p><p id="p-0069" num="0068">The first driving power source VDD and the second driving power source VSS may have different potentials. In an example, the first driving power source VDD may be set as a high-potential power source, and the second driving power source VSS may be set as a low-potential power source. A potential difference between the first driving power source VDD and the second driving power source VSS may be set to be equal to or higher than a threshold voltage of the light emitting elements LD during an emission period of the pixel PXL.</p><p id="p-0070" num="0069">As described above, the light emitting elements LD electrically connected in parallel in the same direction (e.g., a forward direction) between the first electrode EL<b>1</b> and the second electrode EL<b>2</b> to which voltages having different potentials are supplied, may form effective light sources, respectively. The effective light sources may constitute the light emitting part EMU of the pixel PXL.</p><p id="p-0071" num="0070">In some embodiments, the light emitting part EMU may further include at least one ineffective light source, e.g., a reverse light emitting element LDr, in addition to the light emitting elements LD forming the respective effective light sources. The reverse light emitting element LDr along with the light emitting elements LD forming the effective light sources is electrically connected in parallel between the first electrode EL<b>1</b> and the second electrode EL<b>2</b>, and may be electrically connected between the first electrode EL<b>1</b> and the second electrode EL<b>2</b> in a direction opposite to that in which the light emitting elements LD are electrically connected. Although a predetermined driving voltage (e.g., a forward driving voltage) is applied between the first electrode EL<b>1</b> and the second electrode EL<b>2</b>, the reverse light emitting element LDr maintains an inactive state, and accordingly, no current substantially flows through the reverse light emitting element LDr.</p><p id="p-0072" num="0071">The light emitting elements LD of the light emitting part EMU may emit light with a luminance corresponding to a driving current supplied through the pixel circuit PXC. For example, during each frame period, the pixel circuit PXC may supply, to the light emitting part EMU, a driving current corresponding to a grayscale value of one frame datum (or data). The driving current supplied to the light emitting part EMU may be divided and flow through the light emitting elements LD. Accordingly, the light emitting part EMU can emit light with a luminance corresponding to the driving current while each light emitting element LD emits light with a luminance corresponding to the driving current flowing therethrough.</p><p id="p-0073" num="0072">Although <figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates an embodiment in which the light emitting elements LD constituting the light emitting part EMU are all electrically connected in parallel, the disclosure is not limited thereto. In some embodiments, the light emitting part EMU may include two serial stages. In some embodiments, the light emitting elements LD may be electrically connected to each other in n serial stages. For example, the light emitting part EMU may be configured in a series-parallel hybrid structure.</p><p id="p-0074" num="0073">The pixel circuit PXC may be electrically connected to a scan line Si and a data line Dj of the pixel PXL. In an example, in case that the pixel PXL is disposed on an i-th (i is a natural number) row and a j-th (j is a natural number) column of the display area DA (see <figref idref="DRAWINGS">FIG. <b>2</b></figref>), the pixel circuit PXC of the pixel PXL may be electrically connected to an i-th scan line Si and a j-th data line Dj of the display area DA. The pixel circuit PXC may be electrically connected to an i-th control line CLi and a j-th sensing line SENj of the display area DA.</p><p id="p-0075" num="0074">The pixel circuit PXC may include a first transistor T<b>1</b>, a second transistor T<b>2</b>, a third transistor T<b>3</b>, and a storage capacitor Cst.</p><p id="p-0076" num="0075">A first terminal of the first transistor T<b>1</b> (or driving transistor) may be electrically connected to the first driving power source VDD, and a second terminal of the first transistor T<b>1</b> may be electrically connected to the first electrode EL<b>1</b> of the light emitting part EMU. A gate electrode of the first transistor T<b>1</b> may be electrically connected to a first node N<b>1</b>. Accordingly, the first transistor T<b>1</b> may control an amount of driving current supplied to the light emitting elements LD, corresponding to a voltage of the first node N<b>1</b>.</p><p id="p-0077" num="0076">In an embodiment, the first transistor T<b>1</b> may selectively include a bottom metal layer BML. The gate electrode of the first transistor T<b>1</b> and the bottom metal layer BML may overlap each other with an insulating layer interposed therebetween, e.g., in a plan view.</p><p id="p-0078" num="0077">A first terminal of the second transistor T<b>2</b> (or switching transistor) may be electrically connected to the data line Dj, and a second terminal of the second transistor T<b>2</b> may be electrically connected to the first node N<b>1</b>. A gate electrode of the second transistor T<b>2</b> may be electrically connected to the scan line Si. The second transistor T<b>2</b> may be turned on in case that a scan signal (high level) having a turn-on voltage is supplied from the scan line Si, to electrically connect the data line Dj and the first node N<b>1</b> to each other. In case that a data signal of a frame is supplied to the data line Dj, the data signal is transmitted to the first node N<b>1</b>. The storage capacitor Cst may be changed with the data signal transmitted to the first node N<b>1</b>.</p><p id="p-0079" num="0078">The third transistor T<b>3</b> may be electrically connected between the first transistor T<b>1</b> and the sensing line SENj. A first terminal of the third transistor T<b>3</b> may be electrically connected to the first terminal of the first transistor T<b>1</b>, and a second terminal of the third transistor T<b>3</b> may be electrically connected to the sensing line SENj. A gate electrode of the third transistor T<b>3</b> may be electrically connected to the control line CLi. The third transistor T<b>3</b> may be turned on by a control signal (high level) having a gate-on voltage, which is supplied to the control line CLi during a sensing period, to electrically connect the sensing line SENj and the first transistor T<b>1</b> to each other. The sensing period may be a period in which characteristic information of each of the pixels PXL disposed in the display area DA (e.g., a threshold voltage of the first transistor T<b>1</b>, etc.) is extracted.</p><p id="p-0080" num="0079">An electrode of the storage capacitor Cst may be electrically connected to the first node N<b>1</b>, and another electrode of the storage capacitor Cst may be electrically connected to the second terminal of the first transistor T<b>1</b>. The storage capacitor Cst may be charged with a voltage corresponding to a difference between a voltage corresponding to the data signal supplied to the first node N<b>1</b> and a voltage of the second terminal of the first transistor T<b>1</b>, and maintain the charged voltage until a data signal of a next frame is supplied.</p><p id="p-0081" num="0080">Although <figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates an embodiment in which the first to third transistors T<b>1</b> to T<b>3</b> are N-type transistors, the disclosure is not limited thereto. In some embodiments, at least one of the first to third transistors T<b>1</b> to T<b>3</b> may be changed to a P-type transistor.</p><p id="p-0082" num="0081">Although <figref idref="DRAWINGS">FIG. <b>3</b></figref> illustrates an embodiment in which the light emitting part EMU is electrically connected between the pixel circuit PXC and the second driving power source VSS, the light emitting part EMU may also be electrically connected between the first driving power source VDD and the pixel circuit PXC.</p><p id="p-0083" num="0082">Hereinafter, a structure of a pixel of a display device in accordance with an embodiment will be described in detail with reference to <figref idref="DRAWINGS">FIGS. <b>4</b> to <b>6</b></figref></p><p id="p-0084" num="0083"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic cross-sectional view mainly illustrating a pixel circuit layer and a display element layer of a pixel of a display device in accordance with an embodiment. <figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic cross-sectional view mainly illustrating a pixel circuit layer, a display element layer, a light conversion layer, and the like of a pixel of a display device in accordance with an embodiment. <figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic cross-sectional view mainly illustrating a pixel circuit layer, a display element layer, a light conversion layer, and the like of a display device in accordance with an embodiment.</p><p id="p-0085" num="0084">First, referring to <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>5</b></figref>, a pixel in accordance with an embodiment may include a first base layer BSL<b>1</b>, a pixel circuit layer PCL, a display element layer DPL, a light conversion layer LCL, and a thin-film encapsulation layer TFE.</p><p id="p-0086" num="0085">The first base layer BSL<b>1</b> may be a rigid or flexible substrate. For example, in case that the first base layer BSL<b>1</b> is a rigid substrate, the first base layer BSL<b>1</b> may be formed as a glass substrate, a quartz substrate, a glass ceramic substrate, a crystalline glass substrate, or the like. In case that the first base layer BSL<b>1</b> is a flexible substrate, the first base layer BSL<b>1</b> may be formed as a polymer organic substrate including polyimide, polyamide or the like, a plastic substrate, or the like.</p><p id="p-0087" num="0086">A pixel circuit layer PCL is located on the first base layer BSL<b>1</b>.</p><p id="p-0088" num="0087">The pixel circuit layer PCL may include at least one transistor, a storage capacitor, and lines electrically connected thereto. The pixel circuit layer PCL may include a buffer layer BFL, a gate insulating layer GI, a first interlayer insulating layer ILD<b>1</b>, a second interlayer insulating layer ILD<b>2</b>, and/or a passivation layer PSV, which are sequentially stacked on a surface of the first base layer BSL<b>1</b>.</p><p id="p-0089" num="0088">A bottom metal layer BML is located on the first base layer BSL<b>1</b>. The bottom metal layer BML is located such that at least a portion of the bottom metal layer BML overlaps a semiconductor pattern SCP and a gate electrode GAT of a first transistor T<b>1</b> which will be described below. The bottom metal layer BML may be electrically connected to a second electrode TE<b>2</b> of the first transistor T<b>1</b> through a contact hole of the buffer layer BFL, the gate insulating layer GI, and the first interlayer insulating layer ILD<b>1</b>. The second electrode TE<b>2</b> of the first transistor T<b>1</b> may be substantially identical or similar to the second terminal of the first transistor T<b>1</b> shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0090" num="0089">The buffer layer BFL is located on the first base layer BSL<b>1</b> and the bottom metal layer BML. The buffer layer BFL may cover (or overlap) the first base layer BSL<b>1</b> and the bottom metal layer BML. The buffer layer BFL may prevent an impurity from being diffused into the pixel circuit layer PCL from the outside. The buffer layer BFL may include at least one of silicon nitride (SiN<sub>x</sub>), silicon oxide (SiO<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), and metal oxide such as aluminum oxide (AlO<sub>x</sub>). For example, the buffer layer BFL may have a thickness of about 5000 &#x212b;. In some embodiments, the buffer layer BFL may be omitted.</p><p id="p-0091" num="0090">The semiconductor pattern SCP of the first transistor T<b>1</b> is located on the buffer layer BFL. The semiconductor pattern SCP may include a channel region, and a source region and a drain region which are located at both sides of the channel region. The source region of the semiconductor pattern SCP may be electrically connected to the second electrode TE<b>2</b>, and the drain region of the semiconductor pattern SCP may be electrically connected to a first electrode TE<b>1</b>. For example, the source region and the drain region may extend to be electrically connected to electrodes of another layer through contact holes, respectively.</p><p id="p-0092" num="0091">The semiconductor pattern SCP may include at least one of polysilicon, amorphous silicon, and an oxide semiconductor.</p><p id="p-0093" num="0092">The gate insulating layer GI is located on the semiconductor pattern SCP and the buffer layer BFL. The gate insulating layer GI covers (or overlaps) the semiconductor pattern SCP and the buffer layer BFL. The gate insulating layer GI may include an inorganic material. In an example, the gate insulating layer GI may include at least one of silicon nitride (SiN<sub>x</sub>), silicon oxide (SiO<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), and aluminum oxide (AlO<sub>x</sub>). In some embodiments, the gate insulating layer GI may include an organic material.</p><p id="p-0094" num="0093">The gate electrode GAT of the first transistor T<b>1</b> is located on the gate insulating layer GI. The gate electrode GAT may be located to overlap the channel region of the semiconductor pattern SCP.</p><p id="p-0095" num="0094">The first interlayer insulating layer ILD<b>1</b> is located on the gate electrode GAT and the gate insulating layer GI. The first interlayer insulating layer ILD<b>1</b> covers the gate electrode GAT and the gate insulating layer GI.</p><p id="p-0096" num="0095">The first interlayer insulating layer ILD<b>1</b> and the gate insulating layer GI may include the same material. In an example, the first interlayer insulating layer ILD<b>1</b> may include at least one of silicon nitride (SiN<sub>x</sub>), silicon oxide (SiO<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), and aluminum oxide (AlO<sub>x</sub>).</p><p id="p-0097" num="0096">The first electrode TE<b>1</b> and the second electrode TE<b>2</b> of the first transistor T<b>1</b> are located on the first interlayer insulating layer ILD<b>1</b>. The first electrode TE<b>1</b> may be a drain electrode electrically connected to the drain region of the semiconductor pattern SCP, and the second electrode TE<b>2</b> may be a source electrode electrically connected to the source region of the semiconductor pattern SCP. The first electrode TE<b>1</b> may be substantially identical or similar to the first terminal of the first transistor T<b>1</b> shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>. Accordingly, the first electrode TE<b>1</b> may be applied with the voltage of the first driving power source VDD (see <figref idref="DRAWINGS">FIG. <b>3</b></figref>) through the first power line PL<b>1</b> (see <figref idref="DRAWINGS">FIG. <b>3</b></figref>). The second electrode TE<b>2</b> may be physically and/or electrically connected to a first electrode EL<b>1</b> of the display element layer DPL which will be described below through a first contact hole CH<b>1</b>. Therefore, the first transistor T<b>1</b> may transfer the voltage of the first driving power source VDD to the first electrode EL<b>1</b>. In some embodiments, the first electrode TE<b>1</b> may be the source electrode, and the second electrode TE<b>2</b> may be the drain electrode.</p><p id="p-0098" num="0097">A driving voltage line DVL is located on the first interlayer insulating layer ILD<b>1</b>. The driving voltage line DVL and a portion of the second power line PL<b>2</b> shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref> may have the same configuration. The driving voltage line DVL may be physically and/or electrically connected to a second electrode EL<b>2</b> of the display element layer DPL which will be described below through a second contact hole CH<b>2</b>. Therefore, the driving voltage line DVL may transmit the voltage of the second driving power source VSS (see <figref idref="DRAWINGS">FIG. <b>3</b></figref>) to the second electrode EL<b>2</b>.</p><p id="p-0099" num="0098">The second interlayer insulating layer ILD<b>2</b> is located on the first interlayer insulating layer ILD<b>1</b>, the first electrode TE<b>1</b> of the first transistor T<b>1</b>, the second electrode TE<b>2</b> of the first transistor T<b>1</b>, and the driving voltage line DVL. The second interlayer insulating layer ILD<b>2</b> covers (or overlaps) the first interlayer insulating layer ILD<b>1</b>, the first electrode TE<b>1</b> of the first transistor T<b>1</b>, the second electrode TE<b>2</b> of the first transistor T<b>1</b>, and the driving voltage line DVL.</p><p id="p-0100" num="0099">The second interlayer insulating layer ILD<b>2</b> may include at least one of silicon oxide (SiO<sub>x</sub>), silicon nitride (SiN<sub>x</sub>), and silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>). In some embodiments, the second interlayer insulating layer ILD<b>2</b> may be an organic insulating layer including an organic material.</p><p id="p-0101" num="0100">The passivation layer PSV is located on the second interlayer insulating layer ILD<b>2</b>. The passivation layer PSV may include at least one organic insulating layer and substantially planarize a surface of the pixel circuit layer PCL. The passivation layer PSV may be configured as a single layer or a multi-layer and include an inorganic insulating material and an organic insulating material. For example, the passivation layer PSV may include at least one of polyacrylates resin, epoxy resin, phenolic resin, polyamides resin, and polyimides resin.</p><p id="p-0102" num="0101">The display element layer DPL is located on the pixel circuit layer PCL including the passivation layer PSV. The first contact hole CH<b>1</b> of the passivation layer PSV may electrically connect the second electrode TE<b>2</b> of the first transistor T<b>1</b> and the first electrode EL<b>1</b> of the display element layer DPL to each other therethrough. The driving voltage line DVL and the second electrode EL<b>2</b> of the display element layer DPL may be electrically connected to each other through the second contact hole CH<b>2</b> of the passivation layer PSV.</p><p id="p-0103" num="0102">The display element layer DPL may include a light emitting element LD of each pixel PXL and electrodes electrically connected to the light emitting element LD. The light emitting element may be a micro inorganic light emitting diode small to a degree of nanometer scale or micrometer scale, which are manufactured by growing a nitride-based semiconductor. In an embodiment, each light emitting element LD may be a micro inorganic light emitting diode having a pillar or columnar shape with an aspect ratio of greater than 1, but the disclosure is not limited thereto.</p><p id="p-0104" num="0103">The display element layer DPL may include a first bank BNK<b>1</b>, a second bank BNK<b>2</b>, the first electrode EL<b>1</b>, and the second electrode EL<b>2</b>, a first insulating layer INS<b>1</b>, the light emitting element LD, a second insulating layer INS<b>2</b>, a first contact electrode CNE<b>1</b>, a second contact electrode CNE<b>2</b>, and a third insulating layer INS<b>3</b>.</p><p id="p-0105" num="0104">The first bank BNK<b>1</b> is located on the passivation layer PSV. The first bank BNK<b>1</b> may be disposed on the bottom of portions of the first electrode EL<b>1</b> and the second electrode EL<b>2</b> to guide light emitted from the light emitting element LD in an image display direction of the display device (e.g., an upper direction of each pixel PXL, e.g., a third direction DR<b>3</b>), so that the portions of the first electrode EL<b>1</b> and the second electrode EL<b>2</b> can protrude in the upper direction, e.g., the third direction DR<b>3</b></p><p id="p-0106" num="0105">The first bank BNK<b>1</b> may include an inorganic insulating layer made of an inorganic material or an organic insulating layer made of an organic material. In some embodiments, the first bank BNK<b>1</b> may include a single-layered organic insulating layer or a single-layered inorganic insulating layer, but the disclosure is not limited thereto.</p><p id="p-0107" num="0106">The second bank BNK<b>2</b> is located on the passivation layer PSV. The second bank BNK<b>2</b> is a structure for defining an emission area of each of the pixels PXL and may be located in a non-emission area of each pixel PXL to surround the emission area of each pixel PXL. For example, the second bank BNK<b>2</b> may be a pixel defining layer or a dam structure. The second bank BNK<b>2</b> may include at least one light blocking material and at least one reflective material. In some embodiments, the second bank BNK<b>2</b> may be implemented as a dam structure which overlaps a first light blocking part LBP<b>1</b> which will be described below, to determine an area in which light emitting elements LD are supplied (or input) in each pixel PXL.</p><p id="p-0108" num="0107">Each of the first electrode EL<b>1</b> and the second electrode EL<b>2</b> is located on the first bank BNK<b>1</b> and has a surface corresponding to the shape of the first bank BNK<b>1</b>. The first electrode EL<b>1</b> and the second electrode EL<b>2</b> may include a material having a uniform reflexibility. Accordingly, the first electrode EL<b>1</b> and the second electrode EL<b>2</b> enable light emitted from the light emitting element LD to advance in the image display direction of the display device (e.g., the third direction DR<b>3</b>). In an embodiment, the first electrode EL<b>1</b> may be an anode, and the second electrode EL<b>2</b> may be a cathode.</p><p id="p-0109" num="0108">The first insulating layer INS<b>1</b> is located between the passivation layer PSV and each of the first electrode EL<b>1</b> and the second electrode EL<b>2</b>. The first insulating layer INS<b>1</b> may fill a space between the light emitting element LD and the passivation layer PSV to stably support the light emitting element LD. The first insulating layer INS<b>1</b> may include at least one material selected from an inorganic insulating layer and an organic insulating layer and be configured as a single layer or a multi-layer.</p><p id="p-0110" num="0109">The light emitting element LD is located on the first insulating layer INS<b>1</b>. At least one light emitting element LD may be disposed between the first electrode EL<b>1</b> and the second electrode EL<b>2</b>. In some embodiments, light emitting elements LD may be disposed between the first electrode EL<b>1</b> and the second electrode EL<b>2</b> and be electrically connected in parallel to each other.</p><p id="p-0111" num="0110">Each of the light emitting elements LD may emit light of any one of a color, white, and blue. In an embodiment, the light emitting elements LD may be provided in a form which can be sprayed in a solution to be input to each pixel PXL.</p><p id="p-0112" num="0111">The light emitting element LD may include a first semiconductor layer SCL<b>1</b>, an active layer ACT, and a second semiconductor layer SCL<b>2</b>, which are sequentially disposed in the first direction DR<b>1</b>. The light emitting element LD may further include an insulative film (not shown) surrounding outer circumferential surfaces of the first semiconductor layer SCL<b>1</b>, the active layer ACT, and the second semiconductor layer SCL<b>2</b>.</p><p id="p-0113" num="0112">The first semiconductor layer SCL<b>1</b> may include a first conductivity type semiconductor. For example, the first semiconductor layer SCL<b>1</b> may include at least one P-type semiconductor layer. In an example, the first semiconductor layer SCL<b>1</b> may include at least one semiconductor material among InAlGaN, GaN, AlGaN, InGaN, AlN, and InN and include a P-type semiconductor layer doped with a first conductivity type dopant (or P-type dopant) such as Mg.</p><p id="p-0114" num="0113">The active layer ACT may be formed in a single-quantum well structure or a multi-quantum well structure. In some embodiments, a material such as AlGaN or AlInGaN may be used to form the active layer ACT. The active layer ACT may be formed of various materials. The position of the active layer ACT may be variously changed according to the kind of the light emitting element LD. The active layer ACT may emit light having a wavelength of about 400 nm to about 900 nm and use a double hetero-structure.</p><p id="p-0115" num="0114">The second semiconductor layer SCL<b>2</b> may include a semiconductor layer having a type different from that of the first semiconductor layer SCL<b>1</b>. For example, the second semiconductor layer SCL<b>2</b> may include at least one N-type semiconductor layer. In an example, the second semiconductor layer SCL<b>2</b> may include any one semiconductor material among InAlGaN, GaN, AlGaN, InGaN, AlN, and InN and be an N-type semiconductor layer doped with a second conductivity type dopant (or an N-type dopant) such as Si, Ge, or Sn.</p><p id="p-0116" num="0115">An end portion in the direction of the first semiconductor layer SCL<b>1</b> may be referred to as a first end portion EP<b>1</b> of the light emitting element LD, and the other end portion in the direction of the second semiconductor layer SCL<b>2</b> may be referred to as a second end portion EP<b>2</b> of the light emitting element LD.</p><p id="p-0117" num="0116">The second insulating layer INS<b>2</b> is located on a portion of the light emitting element LD. The second insulating layer INS<b>2</b> covers a portion of a top surface of each light emitting element LD and exposes the first end portion EP<b>1</b> and the second end portion EP<b>2</b> of the light emitting element LD. The second insulating layer INS<b>2</b> may stably fix the light emitting element LD. In case that an empty space exists between the first insulating layer INS<b>1</b> and the light emitting element LD before the second insulating layer INS<b>2</b> is formed, the empty space may be at least partially filled with the second insulating layer INS<b>2</b>.</p><p id="p-0118" num="0117">The first contact electrode CNE<b>1</b> is located on the first electrode ELL and the first contact electrode CNE<b>1</b> physically and/or electrically connects the first electrode EL<b>1</b> to an end portion (e.g., the first end portion EP<b>1</b>) of the light emitting element LD. The first contact electrode CNE<b>1</b> may be located to overlap portions of the first insulating layer INS<b>1</b>, the second insulating layer INS<b>2</b>, the first electrode ELL and the light emitting element LD. The first insulating layer INS<b>1</b> may be removed from a portion at which the first electrode EL<b>1</b> and the first contact electrode CNE<b>1</b> are electrically connected to each other, e.g., a portion at which the first electrode EL<b>1</b> and the first contact electrode CNE<b>1</b> directly contact each other.</p><p id="p-0119" num="0118">The second contact electrode CNE<b>2</b> is located on the second electrode EL<b>2</b>, and the second contact electrode CNE<b>2</b> physically and/or electrically connect the second electrode EL<b>2</b> to an end portion (e.g., the second end portion EP<b>2</b>) of the light emitting element LD. The second contact electrode CNE<b>2</b> may be located to overlap portions of the first insulating layer INS<b>1</b>, the second insulating layer INS<b>2</b>, the second electrode EL<b>2</b>, and the light emitting element LD. The first insulating layer INS may be removed from a portion at which the second electrode EL<b>2</b> and the second contact electrode CNE<b>2</b> are electrically connected to each other, e.g., a portion at which the second electrode EL<b>2</b> and the second contact electrode CNE<b>2</b> directly contact each other.</p><p id="p-0120" num="0119">The first contact electrode CNE<b>1</b> and the second contact electrode CNE<b>2</b> may be made of a transparent conductive material. For example, the first contact electrode CNE<b>1</b> and the second contact electrode CNE<b>2</b> may include a material such as indium tin oxide (ITO), indium zinc oxid (IZO), or indium tin zinc oxide (ITZO). Accordingly, the first contact electrode CNE<b>1</b> and the second contact electrode CNE<b>2</b> enable light which is emitted from the light emitting element LD and then reflected by the first electrode EL<b>1</b> and the second electrode EL<b>2</b> to advance in the image display direction of the display device (e.g., the third direction DR<b>3</b>).</p><p id="p-0121" num="0120">The third insulating layer INS<b>3</b> is located over the first contact electrode CNE<b>1</b>, the second contact electrode CNE<b>2</b>, and the second bank BNK<b>2</b>. The third insulating layer INS<b>3</b> may include at least one organic layer and at least one inorganic layer and be entirely located on a surface of the display element layer DPL.</p><p id="p-0122" num="0121">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the light conversion layer LCL is located on the display element layer DPL.</p><p id="p-0123" num="0122">The light conversion layer LCL may include at least one of a color conversion layer CCL including a quantum dot QD (e.g., red quantum dot QDr or green quantum dot QDg) and a color filter CF located on the display element layer DPL or the color conversion layer CCL. The light conversion layer LCL may further include the color conversion layer CCL, a cover layer CVL, the first light blocking part LBP<b>1</b>, a first planarization layer PLL<b>1</b>, the color filter CF, and a second light blocking part LBP<b>2</b>, which are sequentially disposed on the display element layer DPL.</p><p id="p-0124" num="0123">The color conversion layer CCL is disposed above the light emitting element LD and may include color conversion particles (e.g., the quantum dot QD of a color) for converting light of a first color, which is emitted from the light emitting element LD, into light of a second color.</p><p id="p-0125" num="0124">For example, in case that at least one pixel PXL is set as a pixel PXL of red (or green), and a blue light emitting element LD is disposed as a light source of the pixel PXL, a color conversion layer CCL including a quantum dot QD of red (or green) for converting light of blue into light of red (or green) may be disposed at an upper portion of the pixel PXL. A color filter CF of red (or green) may be disposed above the color conversion layer CCL.</p><p id="p-0126" num="0125">The cover layer CVL for protecting the color conversion layer CCL may be located over the color conversion layer CCL. The first light blocking part LBP<b>1</b> may be disposed on an area corresponding to the outside of the color conversion layer CCL.</p><p id="p-0127" num="0126">The first planarization layer PLL<b>1</b> may be located on the cover layer CVL and the first light blocking part LBP<b>1</b>. The first planarization layer PLL<b>1</b> may planarize top surfaces of the color conversion layer CCL and the first light blocking part LBP<b>1</b> and include an organic material or an inorganic material.</p><p id="p-0128" num="0127">The color filter CF may be disposed in the emission area in which light is emitted in each pixel PXL. The color filter CF may include a color filter material which allows light of a color corresponding to that of each pixel to be selectively transmitted therethrough. The second light blocking part LBP<b>2</b> may be disposed at the outside of the color filter CF.</p><p id="p-0129" num="0128">The thin-film encapsulation layer TFE is located on the light conversion layer LCL.</p><p id="p-0130" num="0129">The thin-film encapsulation layer TFE may be configured as a single layer or a multi-layer. The thin-film encapsulation layer TFE may include insulating layers covering the display element layer DPL. In an example, the thin-film encapsulation layer TFE may include at least one inorganic layer and at least one organic layer. For example, the thin-film encapsulation layer TFE may have a structure in which an inorganic layer and an organic layer are alternately stacked.</p><p id="p-0131" num="0130">The thin-film encapsulation layer TFE may include a first encapsulation layer ENC<b>1</b>, a second encapsulation layer ENC<b>2</b>, and a third encapsulation layer ENC<b>3</b>. For example, the first encapsulation layer ENC<b>1</b> and the third encapsulation layer ENC<b>3</b> may be configured as an inorganic layer including an inorganic material, and the second encapsulation layer ENC<b>2</b> may be configured as an organic layer including an organic material.</p><p id="p-0132" num="0131">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, a display device in accordance with an embodiment may include a first base layer BSL<b>1</b>, a pixel circuit layer PCL, a display element layer DPL, a light conversion layer LCL, a film layer FIL, a second base layer BSL<b>2</b>, a first barrier layer BRL<b>1</b>, a second barrier layer BRL<b>2</b>, and a pad electrode PAD. The first base layer BSL<b>1</b>, the pixel circuit layer PCL, and the display element layer DPL, which are shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, are substantially similar to those described with reference to <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>5</b></figref>, and therefore, differences therebetween will be mainly described below.</p><p id="p-0133" num="0132">The first base layer BSL<b>1</b> may further include an opening, and a conductive material CM may be filled in the opening of the first base layer BSL<b>1</b>. The conductive material CM may electrically connect a data line DL which will be described below and the pad electrode PAD to each other.</p><p id="p-0134" num="0133">The pixel circuit layer PCL may further include the data line DL located between the first base layer BSL<b>1</b> and a buffer layer BFL. The data line DL may correspond to a portion of the data line(s) DL shown in <figref idref="DRAWINGS">FIGS. <b>2</b> and <b>3</b></figref>.</p><p id="p-0135" num="0134">The data line DL may be electrically connected to the pad electrode PAD through the conductive material CM filled in the opening of the first base layer BSL<b>1</b>.</p><p id="p-0136" num="0135">The pixel circuit layer PCL may include a first transistor T<b>1</b>, and the first transistor T<b>1</b> may include a bottom metal layer BML, a semiconductor pattern SCP, a gate electrode GAT, a first electrode TE<b>1</b>, and a second electrode TE<b>2</b>. The second electrode TE<b>2</b> may be electrically connected to a source region of the semiconductor pattern SCP, and the first electrode TE<b>1</b> may be electrically connected to a drain region of the semiconductor pattern SCP. The first transistor T<b>1</b> may be a P-type transistor. Accordingly, the first electrode TE<b>1</b> of the first transistor T<b>1</b> may be physically and/or electrically connected to a first electrode EL<b>1</b> of the display element layer DPL.</p><p id="p-0137" num="0136">The pixel PXL may include a first sub-pixel PXL<b>1</b>, a second sub-pixel PXL<b>2</b>, and a third sub-pixel PXL<b>3</b>.</p><p id="p-0138" num="0137">The light conversion layer LCL may include first to third color filters CF<b>1</b>, CF<b>2</b>, and CF<b>3</b> which correspond to colors of the first to third sub-pixels PXL<b>1</b>, PXL<b>2</b>, and PXL<b>3</b>.</p><p id="p-0139" num="0138">The first color filter CF<b>1</b> may be disposed at an upper portion of the first sub-pixel PXL<b>1</b> to allow light generated from the first sub-pixel PXL<b>1</b> to be selectively transmitted therethrough. For example, the first color filter CF<b>1</b> may be a blue color filter.</p><p id="p-0140" num="0139">The second color filter CF<b>2</b> may be disposed at an upper portion of the second sub-pixel PXL<b>2</b> to allow light generated from the second sub-pixel PXL<b>2</b> to be selectively transmitted therethrough. For example, the second color filter CF<b>2</b> may be a green color filter.</p><p id="p-0141" num="0140">The third color filter CF<b>3</b> may be disposed at an upper portion of the third sub-pixel PXL<b>3</b> to allow light generated from the third sub-pixel PXL<b>3</b> to be selectively transmitted therethrough. For example, the third color filter CF<b>3</b> may be a red color filter.</p><p id="p-0142" num="0141">A first light blocking part LBP<b>1</b> is a part for blocking light and is located over a second bank BNK<b>2</b>. The first light blocking part LBP<b>1</b> may be located each of between a light scattering layer LSL including scatterers SCT and a first color conversion layer CCL<b>1</b>, between the first color conversion layer CCL<b>1</b> and a second color conversion layer CCL<b>2</b>, and the like. The first light blocking part LBP<b>1</b> and the second bank BNK<b>2</b> may be made of the same material, but the disclosure is not limited thereto. The first light blocking part LBP<b>1</b> along with the second bank BNK<b>2</b> may have a dam structure which determines an area in which light emitting elements LD are supplied in the first to third sub-pixels PXL<b>1</b>, PXL<b>2</b>, and PXL<b>3</b>.</p><p id="p-0143" num="0142">A second light blocking part LBP<b>2</b> is a part for blocking light and is located on a first planarization layer PLL<b>1</b>. The second light blocking part LBP<b>2</b> may be located between the first color filter CF<b>1</b> and the second color filter CF<b>2</b> and between the second color filter CF<b>2</b> and the third color filter CF<b>3</b>.</p><p id="p-0144" num="0143">In some embodiments, the second light blocking part LBP<b>2</b> may be configured such that portions of at least two of the first color filter CF<b>1</b>, the second color filter CF<b>2</b>, and the third color filter CF<b>3</b> overlap each other. For example, the second light blocking part LBP<b>2</b> located between the first color filter CF<b>1</b> and the second color filter CF<b>2</b> may include a portion of the first color filter CF<b>1</b>, a portion of the third color filter CF<b>3</b>, and a portion of the second color filter CF<b>2</b>, and the portions of the first to third color filters CF<b>1</b>, CF<b>2</b>, and CF<b>3</b> may be stacked to block light. The second light blocking part LBP<b>2</b> located between the second color filter CF<b>2</b> and the third color filter CF<b>3</b> may include a portion of the first color filter CF<b>1</b> and a portion of the third color filter CF<b>3</b>, and the portions of the first and third color filters CF<b>1</b> and CF<b>3</b> may be stacked to block light.</p><p id="p-0145" num="0144">A second planarization layer PLL<b>2</b> may be located on the first to third color filters CF<b>1</b>, CF<b>2</b>, and CF<b>3</b> and the second light blocking part LBP<b>2</b>. The second planarization layer PLL<b>2</b> may planarize top surfaces of the first to third color filters CF<b>1</b>, CF<b>2</b>, and CF<b>3</b> and the second light blocking part LBP<b>2</b> and include an organic material or an inorganic material.</p><p id="p-0146" num="0145">The film layer FIL is located on the second planarization layer PLL<b>2</b> and may be a film layer which prevents reflection of light incident from the outside. For example, the film layer FIL may include a protective film, tri-acetyl-cellulose (TAC), and a pressure-sensitive adhesive (PSA).</p><p id="p-0147" num="0146">In some embodiments, a thin-film encapsulation layer may be located between the second planarization layer PLL<b>2</b> and the film layer FIL, and the film layer FIL may be omitted.</p><p id="p-0148" num="0147">The second base layer BSL<b>2</b> is located under the first base layer BSL<b>1</b> and may include a first opening OPN<b>1</b>. A chip on film may be electrically connected to the display device through the first opening OPN<b>1</b>.</p><p id="p-0149" num="0148">The first barrier layer BRL<b>1</b> and the second barrier layer BRL<b>2</b> may be located between the first base layer BSL<b>1</b> and the second base layer BSL<b>2</b>.</p><p id="p-0150" num="0149">The pad electrode PAD may be located between the first base layer BSL<b>1</b> and the second base layer BSL<b>2</b>.</p><p id="p-0151" num="0150">The pad electrode PAD may be electrically connected to the data line DL through the conductive material CM.</p><p id="p-0152" num="0151">In some embodiments, a lower film and a heat dissipation film may be located under the second base layer BSL<b>2</b>. In addition, a chip on film may be located between the second base layer BSL<b>2</b> and the lower film and be located on the bottom of the heat dissipation film. In some embodiments, the positions of the lower film, the heat dissipation film, and the chip on film of the display device may be variously changed.</p><p id="p-0153" num="0152">Hereinafter, a display device and a manufacturing method of the same in accordance with an embodiment will be described with reference to <figref idref="DRAWINGS">FIGS. <b>7</b> to <b>10</b></figref>.</p><p id="p-0154" num="0153"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a schematic cross-sectional view illustrating a display device in accordance with an embodiment. <figref idref="DRAWINGS">FIGS. <b>8</b> to <b>10</b></figref> are schematic views sequentially illustrating a manufacturing method of the display device shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><p id="p-0155" num="0154">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the display device may include a second base layer BSL<b>2</b>, a first barrier layer BRL<b>1</b>, a pad electrode PAD, a second barrier layer BRL<b>2</b>, a first base layer BSL<b>1</b>, a buffer layer BFL, a pixel circuit layer PCL, a display element layer DPL, a light conversion layer LCL, and a film layer FIL. The first base layer BSL<b>1</b>, the buffer layer BFL, the pixel circuit layer PCL, the display element layer DPL, the light conversion layer LCL, and the film layer FIL are substantially identical or similar to those described with reference to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, and therefore, repetitive descriptions thereof will be omitted.</p><p id="p-0156" num="0155">The second base layer BSL<b>2</b> (or base layer BSL) may be a rigid or flexible substrate. For example, in case that the second base layer BSL<b>2</b> is a rigid substrate, the second base layer BSL<b>2</b> may be implemented as a glass substrate, a quartz substrate, a glass ceramic substrate, a crystalline glass substrate, or the like. In case that the second base layer BSL<b>2</b> is a flexible substrate, the second base layer BSL<b>2</b> may be implemented as a polymer organic substrate including polyimide, polyamide or the like, a plastic substrate, or the like.</p><p id="p-0157" num="0156">The second base layer BSL<b>2</b> may include a first opening OPN<b>1</b>. The first opening OPN<b>1</b> of the second base layer BSL<b>2</b> may expose at least one surface (e.g., a lower surface) of the first barrier layer BRL<b>1</b> which will be described below and at least one surface (e.g., a lower surface) of the pad electrode PAD which will be described below. The first opening OPN<b>1</b> of the second base layer BSL<b>2</b> may expose a first groove GRO<b>1</b> formed at the lower surface of the first barrier layer BRL<b>1</b> and a second groove GRO<b>2</b> formed at the lower surface of the pad electrode PAD.</p><p id="p-0158" num="0157">The pad electrode PAD and a chip on film may be electrically connected to each other through the first opening OPN<b>1</b> of the second base layer BSL<b>2</b>.</p><p id="p-0159" num="0158">The first barrier layer BRL<b>1</b> is located on a surface of the second base layer BSL<b>2</b>. For example, the first barrier layer BRL<b>1</b> may be located on a top surface of the second base layer BSL<b>2</b>. The first barrier layer BRL<b>1</b> may include at least one of amorphous silicon and metal oxide such as silicon oxide (SiO<sub>x</sub>). For example, the first barrier layer BRL<b>1</b> may have a thickness of about 6000 &#x212b;. However, the disclosure is not limited thereto.</p><p id="p-0160" num="0159">The first barrier layer BRL<b>1</b> may include a second opening OPN<b>2</b>. At least a portion of the pad electrode PAD which will be described below may be located in the second opening OPN<b>2</b> of the first barrier layer BRL<b>1</b>.</p><p id="p-0161" num="0160">The first barrier layer BRL<b>1</b> may include at least one first groove GRO<b>1</b> formed at a surface thereof. The first groove GRO<b>1</b> may be formed at the lower surface of the first barrier layer BRL<b>1</b>, and the lower surface of the first barrier layer BRL<b>1</b>, at which the first groove GRO<b>1</b> is formed, may be disposed in the first opening OPN<b>1</b> of the second base layer BSL<b>2</b>. For example, the at least one first groove GRO<b>1</b> formed on the first barrier layer BRL<b>1</b> may be exposed to the outside. In some embodiments, a desiccant, a vibration resistance agent, etc. may be located in the first groove GRO<b>1</b>.</p><p id="p-0162" num="0161">The pad electrode PAD is located on the first barrier layer BRL<b>1</b> and is located to cover (or overlap) the second opening OPN<b>2</b> of the first barrier layer BRL<b>1</b>. For example, the pad electrode PAD may overlap at least a portion of the top surface of the first barrier layer BRL<b>1</b> and overlap at least a portion of a side surface of the first barrier layer BRL<b>1</b> through the second opening OPN<b>2</b>.</p><p id="p-0163" num="0162">The pad electrode PAD may include a first layer PADa and a second layer PADb. For example, the first layer PADa may be made of titanium (Ti), and the second layer PADb may be made of copper (Cu). The first layer PADa may have a thickness of about 200 &#x212b;, and the second layer PADb may have a thickness of about 3000 &#x212b;. However, the disclosure is not limited thereto, and the material forming the pad electrode PAD may be variously changed in some embodiments. The thickness of the pad electrode PAD may be variously changed.</p><p id="p-0164" num="0163">The pad electrode PAD may include the second groove GRO<b>2</b> formed at a surface thereof. The second groove GRO<b>2</b> may be formed at a lower surface of the second layer PADb of the pad electrode PAD disposed in the second opening OPN<b>2</b> of the first barrier layer BRL<b>1</b>. In an embodiment, as the first layer PADa of the pad electrode PAD disposed in the second opening OPN<b>2</b> of the first barrier layer BRL<b>1</b> is removed by an atmospheric pressure plasma process, the second groove GRO<b>2</b> may be formed at the lower surface of the pad electrode PAD disposed in the second opening OPN<b>2</b> of the first barrier layer BRL<b>1</b>.</p><p id="p-0165" num="0164">A connection ball (or solder ball) may be located in the second groove GRO<b>2</b> of the pad electrode PAD to electrically connect the chip on film and the pad electrode PAD to each other. For example, in an embodiment, since the second groove GRO<b>2</b> is formed at the lower surface of the pad electrode PAD, a spot (or point) at which the connection ball is disposed in a jet soldering process can be easily detected, and connection balls can be prevented from being arbitrarily distributed on the lower surface of the display device. Thus, the connection ball electrically connecting the pad electrode PAD and the chip on film to each other is stably disposed, so that a short circuit between the pad electrode PAD and the chip on film can be prevented.</p><p id="p-0166" num="0165">In an embodiment, the jet soldering process may be used to electrically connect the pad electrode PAD and the chip on film to each other, so that damage to a display panel can be prevented.</p><p id="p-0167" num="0166">The second barrier layer BRL<b>2</b> are located on surfaces of the first barrier layer BRL<b>1</b> and the pad electrode PAD. For example, the second barrier layer BRL<b>2</b> may be located on the first barrier layer BRL<b>1</b> and the pad electrode PAD. The second barrier layer BRL<b>2</b> may cover an upper surface of the first barrier layer BRL<b>1</b> and an upper surface of the pad electrode PAD.</p><p id="p-0168" num="0167">The second barrier layer BRL<b>2</b> may include at least one of silicon nitride (SiN<sub>x</sub>), silicon oxide (SiO<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), and metal oxide such as aluminum oxide (AlO<sub>x</sub>) and be configured as a single layer or a multi-layer. For example, the second barrier layer BRL<b>2</b> may be configured as a double layer including silicon nitride (SiN<sub>x</sub>) and silicon oxide (SiO<sub>x</sub>). A first layer of the second barrier layer BRL<b>2</b>, which is made of silicon nitride (SiN<sub>x</sub>), may have a thickness of about 300 &#x212b;, and a second layer of the second barrier layer BRL<b>2</b>, which is made of silicon oxide (SiO<sub>x</sub>), may have with a thickness of about 2000 &#x212b;. However, the disclosure is not limited thereto. The second barrier layer BRL<b>2</b> may include various materials and have various thicknesses.</p><p id="p-0169" num="0168">The first base layer BSL<b>1</b>, the buffer layer BFL, the pixel circuit layer PCL, the display element layer DPL, the light conversion layer LCL, and the film layer FIL may be sequentially located on the second barrier layer BRL<b>2</b>. However, the disclosure is not limited thereto. In some embodiments, at least one of the buffer layer BFL, the light conversion layer LCL, and the film layer FIL may be omitted.</p><p id="p-0170" num="0169">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, a base layer BSL is prepared, and at least one metal part MET is formed on a surface of the base layer BSL. The at least one metal part MET may be formed by depositing a metal material on the base layer BSL and patterning the deposited metal material by a photolithography process including exposure, development, wet etching, and the like.</p><p id="p-0171" num="0170">The metal part MET may include a metal material. For example, the metal part MET may include a material such as titanium (Ti), but the disclosure is not limited thereto.</p><p id="p-0172" num="0171">The metal part MET is used to form a first groove GRO<b>1</b> at a lower surface of a first barrier layer BRL<b>1</b>. The metal part MET may be formed to correspond to the position, shape, size, etc., of the first groove GRO<b>1</b>. For example, as illustrated in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, three metal parts MET are located adjacent to each other, and two metal parts MET is located while being spaced apart from the three adjacent metal parts MET. However, the disclosure is not limited thereto. In some embodiments, the position, shape, size, etc. of the metal part MET may be variously changed.</p><p id="p-0173" num="0172">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the first barrier layer BRL<b>1</b>, a pad electrode PAD, and a second barrier layer BRL<b>2</b> may be sequentially formed on the base layer BSL and the metal part MET.</p><p id="p-0174" num="0173">First, a second opening OPN<b>2</b> may be formed in the first barrier layer BRL<b>1</b> by entirely depositing the first barrier layer BRL<b>1</b> on the base layer BSL and the metal part MET and patterning the deposited first barrier layer BRL<b>1</b> by a photolithography process including exposure, development, wet etching, and the like.</p><p id="p-0175" num="0174">The pad electrode PAD may be formed by depositing a pad electrode material on the first barrier layer BRL<b>1</b> and patterning the deposited pad electrode material by a photolithography process including exposure, development, wet etching, and the like. The pad electrode PAD may be located in the second opening OPN<b>2</b> of the first barrier layers BRL<b>1</b>, and a lower surface (e.g., a first layer PADa) of the pad electrode PAD, which is formed in the second opening OPN<b>2</b> of the first barrier layer BRL<b>1</b>, may contact a top surface of the base layer BSL.</p><p id="p-0176" num="0175">Subsequently, the second barrier layer BRL<b>2</b> may be deposited to cover (or overlap) surfaces of the first barrier layer BRL<b>1</b> and the pad electrode PAD.</p><p id="p-0177" num="0176">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, a first base layer BSL<b>1</b>, a buffer layer BFL, a pixel circuit layer PCL, a display element layer DPL, a light conversion layer LCL, and a film layer FIL may be sequentially formed on the second barrier layer BRL<b>2</b>.</p><p id="p-0178" num="0177">A method for forming the first base layer BSL<b>1</b>, the buffer layer BFL, the pixel circuit layer PCL, the display element layer DPL, the light conversion layer LCL, and the film layer FIL is substantially identical or similar to a manufacturing method of a general display device, and therefore, detailed descriptions thereof will be omitted.</p><p id="p-0179" num="0178">Referring back to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, a first opening OPN<b>1</b> is formed in the base layer BSL, the first groove GRO<b>1</b> is formed at the lower surface of the first barrier layer BRL<b>1</b> by removing the metal part MET, and a second groove GRO<b>2</b> is formed at a lower surface of the pad electrode PAD by removing a portion of the pad electrode PAD. In this case, an atmospheric pressure plasma process may be used.</p><p id="p-0180" num="0179">In an embodiment, as the metal part MET disposed on the bottom of the first barrier layer BRL<b>1</b> is removed by the atmospheric pressure plasma process, the first groove GRO<b>1</b> may be formed at the lower surface of the first barrier layer BRL<b>1</b>. As the first layer PADa of the pad electrode PAD disposed in the second opening OPN<b>2</b> of the first barrier layer BRL<b>1</b> is removed by the atmospheric pressure plasma process, the second groove GRO<b>2</b> may be formed at the lower surface of the pad electrode PAD disposed in the second opening OPN<b>2</b> of the first barrier layer BRL<b>1</b>.</p><p id="p-0181" num="0180">Hereinafter, a state in which a chip on film is attached to a display device in accordance with an embodiment will be described with reference to <figref idref="DRAWINGS">FIGS. <b>11</b> to <b>13</b></figref>.</p><p id="p-0182" num="0181"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a schematic cross-sectional view illustrating a state in which a chip on film is attached to a display device in accordance with an embodiment. <figref idref="DRAWINGS">FIG. <b>12</b></figref> is a rear view schematically illustrating a state in which a first opening is formed on a base layer of a display device in accordance with an embodiment. <figref idref="DRAWINGS">FIG. <b>13</b></figref> is a schematic rear view illustrating a state in which a chip on film is attached to a display device in accordance with an embodiment.</p><p id="p-0183" num="0182">First, referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the display device in accordance with the embodiment may further include a chip on film COF and a connection ball SB in the display device shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><p id="p-0184" num="0183">The chip on film COF may include a flexible film FF and a lead part LDP provided on the flexible film FF. The chip on film COF may electrically connect a pad electrode PAD of the display device and a flexible printed circuit board to each other.</p><p id="p-0185" num="0184">The flexible film FF and the lead part LDP may be located on a surface of a first barrier layer BRL<b>1</b> and a surface of the pad electrode PAD. The flexible film FF may be located such that at least a portion of the flexible film FF overlaps a lower surface of the first barrier layer BRL<b>1</b>, and may be located such that at least a portion of the flexible film FF overlaps a lower surface of the pad electrode PAD.</p><p id="p-0186" num="0185">Although the flexible film FF directly contacts the lower surface of the first barrier layer BRL<b>1</b>, the flexible film FF may prevent a step difference between the flexible film FF and a display panel, which may occur in case that the lower surface of the first barrier layer BRL<b>1</b> and the flexible film FF directly contact each other, by means of a first groove GRO<b>1</b> formed at the lower surface of the first barrier layer BRL<b>1</b>.</p><p id="p-0187" num="0186">The connection ball SB is located such that at least a portion of the connection ball SB overlaps the lower surface of the pad electrode PAD and the chip on film COF. The connection ball SB may be provided on a side surface of the chip on film COF. The connection ball SB contacts both the pad electrode PAD and the chip on film COF to electrically connect the pad electrode PAD and the chip on film COF to each other.</p><p id="p-0188" num="0187">The connection ball SB may be provided on a lower surface of the pad electrode PAD to correspond to a second groove GRO<b>2</b> in a jet soldering process.</p><p id="p-0189" num="0188">In an embodiment, since the second groove GRO<b>2</b> is formed at the lower surface of the pad electrode PAD, a spot at which the connection ball SB is disposed in the jet soldering process can be easily detected, and connection balls SB can be prevented from being arbitrarily distributed on a lower surface of the display device. Thus, the connection ball SB electrically connecting the pad electrode PAD and the chip on film COF is stably disposed, so that a short circuit between the pad electrode PAD and the chip on film COF can be prevented.</p><p id="p-0190" num="0189">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the rear view of the display device in accordance with an embodiment illustrates a state in which a first barrier layer BRL<b>1</b>, a pad electrode PAD, a second barrier layer BRL<b>2</b>, and a second base layer BSL<b>2</b> are attached to a lower surface of a display panel DP in a state in which the display device shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref> is viewed in the third direction.</p><p id="p-0191" num="0190">A base layer BSL (or a second base layer BSL<b>2</b>) may be a rigid or flexible substrate. For example, in case that the second base layer BSL<b>2</b> is a rigid substrate, the second base layer BSL<b>2</b> may be implemented as a glass substrate, a quartz substrate, a glass ceramic substrate, a crystalline glass substrate, or the like. In case that the second base layer BSL<b>2</b> is a flexible substrate, the second base layer BSL<b>2</b> may be implemented as a polymer organic substrate including polyimide, polyamide or the like, a plastic substrate, or the like.</p><p id="p-0192" num="0191">The base layer BSL may include a gate pad part <b>100</b> and a data pad part <b>200</b>. At least one pad electrode may be located in the gate pad part <b>100</b>. At least one pad electrode may be located in the data pad part <b>200</b>.</p><p id="p-0193" num="0192">The gate pad part <b>100</b> may be disposed at a side of the base layer BSL. The gate pad part <b>100</b> may be electrically connected to the scan line Si and the control line CLi, which are shown in <figref idref="DRAWINGS">FIGS. <b>2</b> and <b>3</b></figref>. The gate pad part <b>100</b> may be electrically connected to fan-out lines (not shown) disposed in a fan-out area FAN.</p><p id="p-0194" num="0193">Data pad parts <b>200</b> may be disposed at a side of the base layer BSL. The data pad part <b>200</b> may be electrically connected to the data line Dj and the sensing line SENj, which are shown in <figref idref="DRAWINGS">FIGS. <b>2</b> and <b>3</b></figref>. The data pad part <b>200</b> may be electrically connected to fan-out lines disposed in a fan-out area FAN.</p><p id="p-0195" num="0194">The base layer BSL may include first openings OPN<b>1</b>. Each first opening OPN<b>1</b> may surround the gate pad part <b>100</b> and surround the data pad part <b>200</b>. For example, the gate pad part <b>100</b> may be disposed in the first opening OPN<b>1</b>, and the data pad part <b>200</b> may be disposed in the first opening OPN<b>1</b>. The first opening OPN<b>1</b> of the base layer BSL may correspond to the first opening OPN<b>1</b> shown in <figref idref="DRAWINGS">FIGS. <b>7</b> and <b>11</b></figref>.</p><p id="p-0196" num="0195">Referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, a first opening OPN<b>1</b> and a chip on film COF of a base layer BSL of the display device in accordance with an embodiment are illustrated.</p><p id="p-0197" num="0196">The first opening OPN<b>1</b> may correspond to the first opening OPN<b>1</b> shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>. Accordingly, the lower surface of the first barrier layer BRL<b>1</b> and the lower surface of the pad electrode PAD, which are shown in <figref idref="DRAWINGS">FIGS. <b>7</b> to <b>11</b></figref>, are exposed in the first opening OPN<b>1</b>. First grooves GRO<b>1</b> formed at the lower surface of the first barrier layer BRL<b>1</b> are exposed in the first opening OPN<b>1</b>, and two second grooves GRO<b>2</b> formed at the lower surface of the pad electrode PAD are exposed in the first opening OPN<b>1</b>.</p><p id="p-0198" num="0197">A flexible film FF of the chip on film COF is located such that at least a portion of the flexible film FF overlaps the first opening OPN<b>1</b>. For example, the flexible film FF may be located to overlap a &#xbd; area of the first opening OPN<b>1</b>.</p><p id="p-0199" num="0198">A lead part LDP of the chip on film COF is located such that a portion of the lead part LDP overlaps the second groove GRO<b>2</b>. For example, the width of the lead part LDP of the chip on film COF may be smaller than that of the second groove GRO<b>2</b>. The lead part LDP may directly contact a lower surface (e.g., a second layer PADb) of the pad electrode PAD through the second layer GRO<b>2</b>.</p><p id="p-0200" num="0199">A connection ball SB may be located such that at least a portion of the connection ball SB overlaps each of the flexible film FF, the lead part LDP, and the pad electrode PAD. For example, a &#xbd; area of the connection ball SB may be located to overlap the flexible film FF and the lead part LDP. The connection ball SB may be located such that a majority of the connection ball SB overlaps the pad electrode PAD. Accordingly, the connection ball SB can electrically connect the pad electrode PAD and the chip on film COF to each other.</p><p id="p-0201" num="0200">Since the connection ball SB is disposed in the second groove GRO<b>2</b> formed at the lower surface of the pad electrode PAD, a spot at which the connection ball SB is disposed in the jet soldering process can be easily detected, and connection balls SB can be prevented from being arbitrarily distributed in the first groove GRO<b>1</b> and the like.</p><p id="p-0202" num="0201">Thus, the connection ball SB electrically connecting the pad electrode PAD and the chip on film COF is stably disposed, so that a short circuit between the pad electrode PAD and the chip on film COF can be prevented.</p><p id="p-0203" num="0202">In accordance with the disclosure, a groove is formed at a lower surface of a pad electrode, and a connection ball for electrically connecting the pad electrode and a chip on film is stably disposed in the groove formed at the lower surface of the pad electrode, so that a short circuit of the display device can be prevented.</p><p id="p-0204" num="0203">Further, a jet soldering process is used to electrically connect the pad electrode and the chip on film to each other, so that damage to the display panel can be prevented.</p><p id="p-0205" num="0204">Example embodiments have been disclosed herein, and although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. In some instances, as would be apparent to one of ordinary skill in the art as of the filing of the application, features, characteristics, and/or elements described in connection with a particular embodiment may be used singly or in combination with features, characteristics, and/or elements described in connection with other embodiments unless otherwise specifically indicated. Accordingly, it will be understood by those of skill in the art that various changes in form and details may be made without departing from the spirit and scope as set forth in the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A display device comprising:<claim-text>a first base layer including a first opening;</claim-text><claim-text>a first barrier layer located on a surface of the first base layer, and including a second opening; and</claim-text><claim-text>a pad electrode located on the first barrier layer and overlapping the second opening in a plan view, wherein</claim-text><claim-text>at least one first groove is formed at a surface of the first barrier layer,</claim-text><claim-text>a second groove is formed at a surface of the pad electrode, and the first opening exposes the at least one first groove and the second groove.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The display device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the pad electrode and a chip on film are electrically connected to each other through the first opening.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The display device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the pad electrode and the chip on film are electrically connected to each other through a connection ball.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The display device of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the connection ball is located in the second groove formed in the pad electrode.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The display device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the pad electrode includes a first layer and a second layer, the first layer includes titanium, and</claim-text><claim-text>the second layer includes copper.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The display device of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the second groove is formed at a lower surface of the second layer.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The display device of <claim-ref idref="CLM-00006">claim 6</claim-ref>, further comprising:<claim-text>a second barrier layer overlapping an upper surface of the first barrier layer and an upper surface of the pad electrode in a plan view;</claim-text><claim-text>a second base layer located on the second barrier layer; and</claim-text><claim-text>a pixel circuit layer located on the second base layer, wherein the pixel circuit layer includes a data line.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The display device of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein<claim-text>the second base layer includes an opening filled with a conductive material, and</claim-text><claim-text>the data line is electrically connected to the pad electrode through the conductive material.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. A method of manufacturing a display device, the method comprising:<claim-text>forming at least one metal part on a surface of a base layer;</claim-text><claim-text>forming a first barrier layer on the base layer and the at least one metal part;</claim-text><claim-text>forming a pad electrode on the first barrier layer;</claim-text><claim-text>forming a second barrier layer on the first barrier layer and the pad electrode; and</claim-text><claim-text>forming a first opening in the base layer, forming a first groove at a lower surface of the first barrier layer by removing the at least one metal part, and forming a second groove at a lower surface of the pad electrode by partially removing the pad electrode.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The method of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the forming of the first groove and the forming of the second groove include using an atmospheric pressure plasma process to form the first and second grooves.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The method of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the forming of the first barrier layer includes:<claim-text>depositing the first barrier layer on the base layer and the at least one metal part; and</claim-text><claim-text>forming a second opening in the first barrier layer.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The method of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the forming of the pad electrode includes:<claim-text>depositing a pad electrode material on the first barrier layer, and</claim-text><claim-text>forming the pad electrode such that a portion of the pad electrode overlaps the second opening in a plan view.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The method of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein a second groove is formed at the lower surface of the pad electrode disposed in the second opening.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein a connection ball electrically connecting a chip on film and the pad electrode to each other is provided to correspond to the second groove.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. A display device comprising:<claim-text>at least one display panel, the at least one display panel including:<claim-text>a first base layer including a first opening;</claim-text><claim-text>a first barrier layer located on a surface of the first base layer, the first barrier layer including a second opening; and</claim-text><claim-text>a pad electrode located on the first barrier layer and overlapping the second opening in a plan view, wherein</claim-text></claim-text><claim-text>at least one first groove is formed at a surface of the first barrier layer,</claim-text><claim-text>a second groove is formed at a surface of the pad electrode, and</claim-text><claim-text>the first opening exposes the at least one first groove and the second groove.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The display device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein in the first opening, the pad electrode and a chip on film are electrically connected to each other through a connection ball.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The display device of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein<claim-text>the pad electrode includes a first layer and a second layer,</claim-text><claim-text>the first layer includes titanium, and</claim-text><claim-text>the second layer includes copper.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The display device of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein the second groove is formed at a lower surface of the second layer.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The display device of <claim-ref idref="CLM-00018">claim 18</claim-ref>, further comprising:<claim-text>a second barrier layer overlapping an upper surface of the first barrier layer and an upper surface of the pad electrode in a plan view;</claim-text><claim-text>a second base layer located on the second barrier layer; and</claim-text><claim-text>a pixel circuit layer located on the second base layer,</claim-text><claim-text>wherein the pixel circuit layer includes a data line.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The display device of <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein<claim-text>the second base layer includes an opening filled with a conductive material, and</claim-text><claim-text>the data line is electrically connected to the pad electrode through the conductive material.</claim-text></claim-text></claim></claims></us-patent-application>