module SRAMTest(
	input [17:0]SW,
	inout [15:0] SRAM_DQ,   // SRAM Data bus 16 Bits
   output [17:0] SRAM_ADDR, // SRAM Address bus 18 Bits
   output SRAM_UB_N,        // SRAM High-byte Data Mask
   output SRAM_LB_N,        // SRAM Low-byte Data Mask 
   output reg SRAM_WE_N,    // SRAM Write Enable
   output SRAM_CE_N,        // SRAM Chip Enable
   output SRAM_OE_N,        // SRAM Output Enable
	output [17:0]  LEDR,  //  LED Red[17:0]
	input CLOCK_50,
	input [3:0]KEY
	);
	
	reg [7:0]mem_addr;
	reg write;
	reg [7:0]mem_in;
	reg [15:0]mem_out;
	reg valid;
	
	always @(posedge CLOCK_50)
	begin
		mem_in <= SW[7:0];
		write <= ~KEY[3];
	end
	always @(negedge KEY[1])
		mem_addr <= SW[17:10];
assign LEDR = (~KEY[2]? mem_addr:18'd0);
endmodule

SRAM u1(
	// Inputs
	CLOCK_50,
	~KEY[0],

	{10'd0,mem_addr},
	1'b0,
	KEY[2],
	write,
	{8'd0,mem_in},

	// Bi-Directional
	SRAM_DQ,

	// Outputs
	memout,
	valid,

	SRAM_ADDR,
	SRAM_LB_N,
	SRAM_UB_N,
	SRAM_CE_N,
	SRAM_OE_N,
	SRAM_WE_N	
);
