//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28845127
// Cuda compilation tools, release 11.0, V11.0.221
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_52
.address_size 64

	// .globl	_Z10add_kernelPdS_S_

.visible .entry _Z10add_kernelPdS_S_(
	.param .u64 _Z10add_kernelPdS_S__param_0,
	.param .u64 _Z10add_kernelPdS_S__param_1,
	.param .u64 _Z10add_kernelPdS_S__param_2
)
{
	.reg .b32 	%r<2>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z10add_kernelPdS_S__param_0];
	ld.param.u64 	%rd2, [_Z10add_kernelPdS_S__param_1];
	ld.param.u64 	%rd3, [_Z10add_kernelPdS_S__param_2];
	cvta.to.global.u64 	%rd4, %rd1;
	cvta.to.global.u64 	%rd5, %rd3;
	cvta.to.global.u64 	%rd6, %rd2;
	mov.u32 	%r1, %tid.x;
	mul.wide.s32 	%rd7, %r1, 8;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.f64 	%fd1, [%rd8];
	add.s64 	%rd9, %rd5, %rd7;
	ld.global.f64 	%fd2, [%rd9];
	add.f64 	%fd3, %fd1, %fd2;
	add.s64 	%rd10, %rd4, %rd7;
	st.global.f64 	[%rd10], %fd3;
	ret;
}

	// .globl	_Z10init_arrayPdS_
.visible .entry _Z10init_arrayPdS_(
	.param .u64 _Z10init_arrayPdS__param_0,
	.param .u64 _Z10init_arrayPdS__param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [_Z10init_arrayPdS__param_0];
	ld.param.u64 	%rd2, [_Z10init_arrayPdS__param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %tid.x;
	mul.wide.s32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	mov.u64 	%rd7, 4611686018427387904;
	st.global.u64 	[%rd6], %rd7;
	add.s64 	%rd8, %rd3, %rd5;
	mov.u64 	%rd9, 4617315517961601024;
	st.global.u64 	[%rd8], %rd9;
	ret;
}

	// .globl	_Z15init_array_setpPdS_
.visible .entry _Z15init_array_setpPdS_(
	.param .u64 _Z15init_array_setpPdS__param_0,
	.param .u64 _Z15init_array_setpPdS__param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<2>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [_Z15init_array_setpPdS__param_0];
	ld.param.u64 	%rd2, [_Z15init_array_setpPdS__param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %tid.x;
	setp.lt.s32	%p1, %r1, 16;
	mul.wide.s32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	add.s64 	%rd7, %rd3, %rd5;
	selp.f64	%fd1, 0d4000000000000000, 0d0000000000000000, %p1;
	selp.f64	%fd2, 0d4014000000000000, 0d0000000000000000, %p1;
	st.global.f64 	[%rd6], %fd1;
	st.global.f64 	[%rd7], %fd2;
	ret;
}

	// .globl	_Z14init_array_braPdS_
.visible .entry _Z14init_array_braPdS_(
	.param .u64 _Z14init_array_braPdS__param_0,
	.param .u64 _Z14init_array_braPdS__param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<2>;
	.reg .f64 	%fd<13>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd4, [_Z14init_array_braPdS__param_0];
	ld.param.u64 	%rd5, [_Z14init_array_braPdS__param_1];
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r1, %tid.x;
	setp.eq.s32	%p1, %r1, 0d0;
	cvta.to.global.u64 	%rd6, %rd4;
	mul.wide.s32 	%rd7, %r1, 8;
	add.s64 	%rd2, %rd6, %rd7;
	add.s64 	%rd3, %rd1, %rd7;
	@%p1 bra 	BB3_2;

	mov.u64 	%rd8, -4616189618054758400;
	st.global.u64 	[%rd2], %rd8;
	mov.u64 	%rd9, -4611686018427387904;
	st.global.u64 	[%rd3], %rd9;
	mov.f64 	%fd12, 0dC000000000000000;
	mov.f64 	%fd11, 0dBFF0000000000000;
	bra.uni 	BB3_3;

BB3_2:
	mov.u64 	%rd10, 4611686018427387904;
	st.global.u64 	[%rd2], %rd10;
	mov.u64 	%rd11, 4617315517961601024;
	st.global.u64 	[%rd1], %rd11;
	mov.f64 	%fd12, 0d4014000000000000;
	mov.f64 	%fd11, 0d4000000000000000;

BB3_3:
	ld.global.f64 	%fd7, [%rd2];
	add.f64 	%fd8, %fd11, %fd7;
	st.global.f64 	[%rd2], %fd8;
	ld.global.f64 	%fd9, [%rd3];
	add.f64 	%fd10, %fd12, %fd9;
	st.global.f64 	[%rd3], %fd10;
	ret;
}


