
---------- Begin Simulation Statistics ----------
final_tick                               1031626710000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67590                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701816                       # Number of bytes of host memory used
host_op_rate                                    67812                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16360.31                       # Real time elapsed on the host
host_tick_rate                               63056683                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105791767                       # Number of instructions simulated
sim_ops                                    1109417145                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.031627                       # Number of seconds simulated
sim_ticks                                1031626710000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.661788                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              144138591                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           168264747                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13251142                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        229719764                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21997077                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22143402                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          146325                       # Number of indirect misses.
system.cpu0.branchPred.lookups              294290494                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863416                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811482                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8942089                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260678032                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34512489                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441417                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      132140100                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050722594                       # Number of instructions committed
system.cpu0.commit.committedOps            1052536594                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1847054092                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.569846                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.384863                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1354332043     73.32%     73.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    294095697     15.92%     89.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     69087626      3.74%     92.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62822272      3.40%     96.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19830038      1.07%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3502435      0.19%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3233854      0.18%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5637638      0.31%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34512489      1.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1847054092                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857270                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015915966                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326216766                       # Number of loads committed
system.cpu0.commit.membars                    3625356                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625365      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583891965     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328028236     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127149539     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052536594                       # Class of committed instruction
system.cpu0.commit.refs                     455177810                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050722594                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052536594                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.960058                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.960058                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            303758487                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4316838                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142506658                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1210059234                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               710033472                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                839834033                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8955579                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15347168                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6898279                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  294290494                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                210933281                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1151050103                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4825972                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          165                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1241621756                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          337                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26529364                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142896                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         705164494                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         166135668                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.602882                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1869479850                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.667194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907636                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               984945403     52.69%     52.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               654328598     35.00%     87.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               138889041      7.43%     95.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67771612      3.63%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11906478      0.64%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7603104      0.41%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2112963      0.11%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816572      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  106079      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1869479850                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      189997365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9041882                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               275903366                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.559277                       # Inst execution rate
system.cpu0.iew.exec_refs                   514078987                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 142770246                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              258535929                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            378849918                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3576182                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3875004                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           147673345                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1184665267                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            371308741                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5986482                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1151818959                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2138271                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2325371                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8955579                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6540280                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        84075                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20561584                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40673                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13561                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7325414                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52633152                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18712301                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13561                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1152574                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7889308                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                489215354                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1139356197                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.848834                       # average fanout of values written-back
system.cpu0.iew.wb_producers                415262740                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.553226                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1139489242                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1405549057                       # number of integer regfile reads
system.cpu0.int_regfile_writes              728758019                       # number of integer regfile writes
system.cpu0.ipc                              0.510189                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.510189                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626902      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            628068838     54.25%     54.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035375      0.69%     55.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811563      0.16%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           374902323     32.38%     87.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141360372     12.21%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1157805442                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                73                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2124983                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001835                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 389628     18.34%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1532815     72.13%     90.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               202537      9.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1156303451                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4187330341                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1139356130                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1316806457                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1173944252                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1157805442                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10721015                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      132128669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           114766                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5279598                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     44228899                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1869479850                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.619320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.819131                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1030596666     55.13%     55.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          584195937     31.25%     86.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          206605916     11.05%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37287123      1.99%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6967683      0.37%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2784162      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             667883      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             258376      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             116104      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1869479850                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.562184                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         25049222                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4868647                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           378849918                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          147673345                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1521                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2059477215                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3777031                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              276209632                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670598603                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10299105                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               720421225                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7134147                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                30648                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1461197354                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1197980220                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          770914640                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                834755326                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10385514                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8955579                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28801549                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               100316032                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1461197298                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        336539                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4772                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22965314                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4771                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2997199174                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2391799168                       # The number of ROB writes
system.cpu0.timesIdled                       21674915                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1477                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.437349                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9354007                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10229963                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1997509                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17539258                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            407331                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         826333                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          419002                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19547211                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4953                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1120037                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12200937                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1258306                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434276                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20114947                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55069173                       # Number of instructions committed
system.cpu1.commit.committedOps              56880551                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    327820731                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173511                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.821590                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    304299547     92.82%     92.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11689940      3.57%     96.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3862231      1.18%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3533578      1.08%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       993165      0.30%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       386397      0.12%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1688647      0.52%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       108920      0.03%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1258306      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    327820731                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502226                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52966522                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16124685                       # Number of loads committed
system.cpu1.commit.membars                    3622525                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622525      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32006184     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935884     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3315817      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56880551                       # Class of committed instruction
system.cpu1.commit.refs                      21251713                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55069173                       # Number of Instructions Simulated
system.cpu1.committedOps                     56880551                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.018045                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.018045                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            287626117                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               883445                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8531877                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              83087977                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10711452                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27316467                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1120526                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1262611                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4287350                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19547211                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9834375                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    317692506                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               119574                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      94564381                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3996004                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.058982                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11371369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9761338                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.285341                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         331061912                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.296168                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.795182                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               275307097     83.16%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30686525      9.27%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14674087      4.43%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6440458      1.95%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1993700      0.60%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1047562      0.32%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  909210      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     102      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3171      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           331061912                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         346857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1181404                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14549126                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.194783                       # Inst execution rate
system.cpu1.iew.exec_refs                    22592384                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5236145                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              249892864                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21570319                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2538174                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1633356                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6779000                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           76988784                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17356239                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1082256                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64552723                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1762053                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1516742                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1120526                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5342972                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        16104                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          327266                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9505                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          513                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1832                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5445634                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1651972                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           513                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       202248                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        979156                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37290626                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64121051                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852866                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31803909                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193480                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64141037                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80420846                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42836244                       # number of integer regfile writes
system.cpu1.ipc                              0.166167                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166167                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622636      5.52%      5.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39270356     59.83%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19301692     29.41%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3440149      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65634979                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1907913                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029069                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 309236     16.21%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1432476     75.08%     91.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               166198      8.71%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63920241                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         464360092                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64121039                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         97097414                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  69375495                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65634979                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7613289                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20108232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           120336                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2179013                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12459429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    331061912                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198256                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655488                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          290414433     87.72%     87.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27217163      8.22%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7139152      2.16%     98.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2844581      0.86%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2501309      0.76%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             326762      0.10%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             414452      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             152469      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              51591      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      331061912                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198048                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15077532                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1702509                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21570319                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6779000                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       331408769                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1731835510                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              267867743                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37990493                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11441369                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13363331                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1608831                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                13504                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             98994621                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              80099598                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           54446132                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27516294                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7130929                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1120526                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21167014                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16455639                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        98994609                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27004                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               647                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22723600                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           646                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   403557689                       # The number of ROB reads
system.cpu1.rob.rob_writes                  157238672                       # The number of ROB writes
system.cpu1.timesIdled                          15028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7263812                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1396                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7300388                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                182996                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9743980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19435588                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       176751                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        76677                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64224448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4523547                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128430839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4600224                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7393115                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2825571                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6865935                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              390                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            277                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2349931                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2349925                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7393116                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           368                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29178628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29178628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    804391104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               804391104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9744082                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9744082    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9744082                       # Request fanout histogram
system.membus.respLayer1.occupancy        50393661076                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         33249551415                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    269788428.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   385642524.003927                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       117500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    975194500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1029738191000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1888519000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    182684283                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       182684283                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    182684283                       # number of overall hits
system.cpu0.icache.overall_hits::total      182684283                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28248998                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28248998                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28248998                       # number of overall misses
system.cpu0.icache.overall_misses::total     28248998                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 391702145996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 391702145996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 391702145996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 391702145996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    210933281                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    210933281                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    210933281                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    210933281                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.133924                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.133924                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.133924                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.133924                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13866.054506                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13866.054506                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13866.054506                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13866.054506                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2956                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.677419                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26430895                       # number of writebacks
system.cpu0.icache.writebacks::total         26430895                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1818068                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1818068                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1818068                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1818068                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26430930                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26430930                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26430930                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26430930                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 348388814999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 348388814999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 348388814999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 348388814999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125305                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125305                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125305                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125305                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13181.103162                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13181.103162                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13181.103162                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13181.103162                       # average overall mshr miss latency
system.cpu0.icache.replacements              26430895                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    182684283                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      182684283                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28248998                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28248998                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 391702145996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 391702145996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    210933281                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    210933281                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.133924                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.133924                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13866.054506                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13866.054506                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1818068                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1818068                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26430930                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26430930                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 348388814999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 348388814999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125305                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125305                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13181.103162                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13181.103162                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          209114999                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26430896                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.911764                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999958                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        448297490                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       448297490                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    420990982                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       420990982                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    420990982                       # number of overall hits
system.cpu0.dcache.overall_hits::total      420990982                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49300939                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49300939                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49300939                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49300939                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1125988942423                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1125988942423                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1125988942423                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1125988942423                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    470291921                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    470291921                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    470291921                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    470291921                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.104831                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.104831                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.104831                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.104831                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22839.097292                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22839.097292                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22839.097292                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22839.097292                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4302968                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       174135                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           104304                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2291                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.254103                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.008293                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35961110                       # number of writebacks
system.cpu0.dcache.writebacks::total         35961110                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14090046                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14090046                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14090046                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14090046                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35210893                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35210893                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35210893                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35210893                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 606247170264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 606247170264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 606247170264                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 606247170264                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17217.602810                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17217.602810                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17217.602810                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17217.602810                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35961110                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    304309802                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      304309802                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38835650                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38835650                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 738116191000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 738116191000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    343145452                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    343145452                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113175                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113175                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19006.150045                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19006.150045                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8311835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8311835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30523815                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30523815                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 454510897000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 454510897000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088953                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088953                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14890.369929                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14890.369929                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116681180                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116681180                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10465289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10465289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 387872751423                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 387872751423                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127146469                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127146469                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.082309                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.082309                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37062.784546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37062.784546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5778211                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5778211                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4687078                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4687078                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 151736273264                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 151736273264                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036864                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036864                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32373.319425                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32373.319425                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1414                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1414                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    114090500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    114090500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447894                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447894                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 80686.350778                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 80686.350778                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1396                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1396                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1293500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1293500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005702                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005702                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 71861.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71861.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2955                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2955                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       573000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       573000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3093                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3093                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044617                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044617                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4152.173913                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4152.173913                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          136                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       438000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       438000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.043970                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.043970                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3220.588235                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3220.588235                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        36500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        36500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        35500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        35500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051815                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051815                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759667                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759667                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65099652500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65099652500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811482                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811482                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419362                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419362                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85694.985434                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85694.985434                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759667                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759667                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64339985500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64339985500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419362                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419362                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84694.985434                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84694.985434                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987608                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          458017552                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35970261                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.733228                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987608                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        980189599                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       980189599                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26168247                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33889761                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               18980                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              385714                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60462702                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26168247                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33889761                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              18980                       # number of overall hits
system.l2.overall_hits::.cpu1.data             385714                       # number of overall hits
system.l2.overall_hits::total                60462702                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            262682                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2069655                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2122                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1407233                       # number of demand (read+write) misses
system.l2.demand_misses::total                3741692                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           262682                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2069655                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2122                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1407233                       # number of overall misses
system.l2.overall_misses::total               3741692                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  21638774000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 194423940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    190988000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 142875843500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     359129545500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  21638774000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 194423940000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    190988000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 142875843500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    359129545500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26430929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35959416                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           21102                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1792947                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64204394                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26430929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35959416                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          21102                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1792947                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64204394                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.057555                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.100559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.784871                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058278                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.057555                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.100559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.784871                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058278                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82376.310520                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93940.265407                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90003.770028                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101529.628356                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95980.520444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82376.310520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93940.265407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90003.770028                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101529.628356                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95980.520444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5638769                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2825571                       # number of writebacks
system.l2.writebacks::total                   2825571                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            140                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         202274                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96260                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              298705                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           140                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        202274                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96260                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             298705                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       262542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1867381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1310973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3442987                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       262542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1867381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1310973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6533781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9976768                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  19005140500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 161612935500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    168019000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 121880665002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 302666760002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  19005140500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 161612935500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    168019000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 121880665002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 500214166045                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 802880926047                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.051930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.099090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.731183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053625                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.051930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.099090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.731183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155391                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72388.953006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86545.239295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80353.419417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92969.622564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87908.191347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72388.953006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86545.239295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80353.419417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92969.622564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76558.146967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80475.052246                       # average overall mshr miss latency
system.l2.replacements                       14027289                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8735229                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8735229                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8735229                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8735229                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55296883                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55296883                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55296883                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55296883                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6533781                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6533781                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 500214166045                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 500214166045                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76558.146967                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76558.146967                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            92                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 97                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       151000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       151000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.901961                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.906542                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1641.304348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1556.701031                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1843500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1945000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.901961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.906542                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20038.043478                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20051.546392                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.939394                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       604500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       625000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.939394                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20150                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20161.290323                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4024696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           148640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4173336                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1411318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1090057                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2501375                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 135139503500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 111192247500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  246331751000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5436014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1238697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6674711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.259624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.880003                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.374754                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95754.113176                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102005.901985                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98478.537205                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       114139                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        58004                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           172143                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1297179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1032053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2329232                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 113559770000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96009995001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 209569765001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.238627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.833176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.348964                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87543.638927                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93028.163283                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89973.761738                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26168247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         18980                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26187227                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       262682                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           264804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  21638774000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    190988000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  21829762000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26430929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        21102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26452031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.100559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82376.310520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90003.770028                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82437.432969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          140                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           171                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       262542                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2091                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       264633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  19005140500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    168019000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  19173159500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.099090                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010004                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72388.953006                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80353.419417                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72451.884308                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29865065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       237074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          30102139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       658337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       317176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          975513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  59284436500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  31683596000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  90968032500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30523402                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       554250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31077652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.021568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.572262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90051.807053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99892.791384                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93251.481528                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        88135                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38256                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       126391                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       570202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       278920                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       849122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  48053165500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  25870670001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  73923835501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.018681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.503239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027323                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84273.933624                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92753.011620                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87059.145212                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          198                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               202                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          779                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             801                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     27483500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       833500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     28317000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          977                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1003                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.797339                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.798604                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 35280.487805                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 37886.363636                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 35352.059925                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          444                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          458                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          335                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          343                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6909475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       158000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7067475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.342886                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.307692                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.341974                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20625.298507                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20604.883382                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999927                       # Cycle average of tags in use
system.l2.tags.total_refs                   134237421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14027924                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.569301                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.851860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.757941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.549357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.012290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.816816                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.466435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.027468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.164834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.325263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1039929196                       # Number of tag accesses
system.l2.tags.data_accesses               1039929196                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      16802624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     120292224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        133824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84537344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    401788544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          623554560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     16802624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       133824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16936448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    180836544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       180836544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         262541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1879566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1320896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6277946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9743040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2825571                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2825571                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16287504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        116604410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           129721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         81945672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    389470862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             604438169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16287504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       129721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16417225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175292615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175292615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175292615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16287504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       116604410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          129721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        81945672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    389470862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            779730785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2737072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    262541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1777041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1297143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6260751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006641867000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168566                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168566                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18914897                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2576060                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9743041                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2825571                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9743041                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2825571                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 143474                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 88499                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            442543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            455499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            473220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            832455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            749653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            876148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            640630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            671274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            762704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            669869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           566037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           498300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           567932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           457311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           455246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           480746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            187380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            211500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            206328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            222851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            220940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           155542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           180315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           140166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146518                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 282317867365                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                47997835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            462309748615                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29409.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48159.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7488378                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1624464                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9743041                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2825571                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2080409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2114312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2153640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1192563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  946823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  660603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  180148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  128027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   87818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   23684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 179979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 181501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 182064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 183027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 185456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 175010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 172235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 171733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 172825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3223758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.913073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.589366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.439392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       888995     27.58%     27.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1439347     44.65%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       307532      9.54%     81.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       222176      6.89%     88.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        95267      2.96%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        50637      1.57%     93.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        44981      1.40%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        29022      0.90%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       145801      4.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3223758                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.947937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    302.936828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168561    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168566                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.237231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.739744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           150680     89.39%     89.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2048      1.21%     90.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11391      6.76%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3112      1.85%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              997      0.59%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              237      0.14%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               68      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168566                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              614372288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9182336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175170880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               623554624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180836544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       595.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       169.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    604.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1031626708001                       # Total gap between requests
system.mem_ctrls.avgGap                      82079.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     16802624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    113730624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       133824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83017152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    400688064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175170880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16287503.839445956051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 110243969.933659434319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 129721.340774513286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80472084.713665470481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 388404119.548242390156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 169800644.265986472368                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       262541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1879566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2091                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1320896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6277947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2825571                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8184410340                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  84662221443                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     80390899                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  67202992656                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 302179733277                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24613855060605                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31173.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45043.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38446.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50876.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48133.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8711108.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11197205040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5951432850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         31831155300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7245835020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81435497520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     179968995030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     244591818720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       562221939480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.985831                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 633920735771                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34448180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 363257794229                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11820512760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6282728760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36709753080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7041539880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81435497520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     320135967360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     126556473600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       589982472960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        571.895306                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 325611811931                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34448180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 671566718069                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9725461134.831461                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   45919045681.192421                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     95.51%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 347124051500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   166060669000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 865566041000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9810244                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9810244                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9810244                       # number of overall hits
system.cpu1.icache.overall_hits::total        9810244                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24131                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24131                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24131                       # number of overall misses
system.cpu1.icache.overall_misses::total        24131                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    513093500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    513093500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    513093500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    513093500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9834375                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9834375                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9834375                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9834375                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002454                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002454                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002454                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002454                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21262.836186                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21262.836186                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21262.836186                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21262.836186                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    21.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21070                       # number of writebacks
system.cpu1.icache.writebacks::total            21070                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3029                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3029                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3029                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3029                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        21102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        21102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        21102                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        21102                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    438010500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    438010500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    438010500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    438010500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002146                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002146                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002146                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002146                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20756.823998                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20756.823998                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20756.823998                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20756.823998                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21070                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9810244                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9810244                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24131                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24131                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    513093500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    513093500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9834375                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9834375                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002454                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002454                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21262.836186                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21262.836186                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3029                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3029                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        21102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        21102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    438010500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    438010500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20756.823998                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20756.823998                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.196734                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9466141                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            21070                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           449.271049                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356431500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.196734                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974898                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974898                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19689852                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19689852                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16394676                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16394676                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16394676                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16394676                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3889411                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3889411                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3889411                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3889411                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 322450421041                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 322450421041                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 322450421041                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 322450421041                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20284087                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20284087                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20284087                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20284087                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191747                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191747                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191747                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191747                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82904.692006                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82904.692006                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82904.692006                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82904.692006                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       939131                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       115343                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17783                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1233                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.810606                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    93.546634                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1792391                       # number of writebacks
system.cpu1.dcache.writebacks::total          1792391                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2794821                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2794821                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2794821                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2794821                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1094590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1094590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1094590                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1094590                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  88423817178                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  88423817178                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  88423817178                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  88423817178                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053963                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80782.591818                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80782.591818                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80782.591818                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80782.591818                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1792391                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14573156                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14573156                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2395547                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2395547                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 169321867500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 169321867500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16968703                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16968703                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141174                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141174                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70681.922542                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70681.922542                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1840772                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1840772                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       554775                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       554775                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  35522842500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  35522842500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032694                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032694                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64031.080168                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64031.080168                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1821520                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1821520                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1493864                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1493864                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 153128553541                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 153128553541                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3315384                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3315384                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.450586                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.450586                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 102505.016214                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102505.016214                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       954049                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       954049                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       539815                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       539815                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52900974678                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52900974678                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162821                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162821                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97998.341428                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97998.341428                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5778000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5778000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.385621                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.385621                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32644.067797                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32644.067797                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          173                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          173                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        35000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        35000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008715                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008715                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         8750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1457500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1457500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.325792                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.325792                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10121.527778                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10121.527778                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1313500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1313500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.325792                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.325792                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9121.527778                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9121.527778                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103297                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103297                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707902                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707902                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63112160000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63112160000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390847                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390847                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89153.809426                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89153.809426                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707902                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707902                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62404258000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62404258000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390847                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390847                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88153.809426                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88153.809426                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.829914                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19299754                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1802361                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.708040                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356443000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.829914                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932185                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932185                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45994763                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45994763                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1031626710000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57530608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11560800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55470225                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11201718                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9916595                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             393                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            672                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6693100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6693100                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26452031                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31078578                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1003                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1003                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79292752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107892323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        63274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5388042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192636391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3383156672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4602913856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2699008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    229461696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8218231232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23963748                       # Total snoops (count)
system.tol2bus.snoopTraffic                 182073792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         88169269                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055264                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.232270                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               83373365     94.56%     94.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4719227      5.35%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  76677      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           88169269                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128420875995                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53956083174                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39676326510                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2704519325                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          31681442                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            24008                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4896588097500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52582                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703672                       # Number of bytes of host memory used
host_op_rate                                    52639                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 70339.14                       # Real time elapsed on the host
host_tick_rate                               54947518                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698543488                       # Number of instructions simulated
sim_ops                                    3702571194                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.864961                       # Number of seconds simulated
sim_ticks                                3864961387500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.414754                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              214256421                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           222223686                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12890036                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        249134115                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            331343                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         343003                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11660                       # Number of indirect misses.
system.cpu0.branchPred.lookups              250153355                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9857                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201050                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12875840                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 171917948                       # Number of branches committed
system.cpu0.commit.bw_lim_events             39348258                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         609751                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      232646582                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1295137338                       # Number of instructions committed
system.cpu0.commit.committedOps            1295338276                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   7679034227                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.168685                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.980832                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   7348444387     95.69%     95.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    129192226      1.68%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     26181375      0.34%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9456339      0.12%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      7571274      0.10%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7180194      0.09%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     77179065      1.01%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     34481109      0.45%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     39348258      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   7679034227                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 426102553                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              682135                       # Number of function calls committed.
system.cpu0.commit.int_insts               1075946444                       # Number of committed integer instructions.
system.cpu0.commit.loads                    353789953                       # Number of loads committed
system.cpu0.commit.membars                     398516                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       399527      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       671055414     51.81%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12663      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169372793     13.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37193271      2.87%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12406496      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.96%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12406883      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197051210     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        714913      0.06%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    156939793     12.12%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25404674      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1295338276                       # Class of committed instruction
system.cpu0.commit.refs                     380110590                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1295137338                       # Number of Instructions Simulated
system.cpu0.committedOps                   1295338276                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.968093                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.968093                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           7215198075                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                14334                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           184203604                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1644742299                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                91654699                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                288208653                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13778270                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                21815                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            107721652                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  250153355                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48616967                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   7649059780                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               394794                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          245                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1898416813                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          197                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27584992                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.032363                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53708528                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         214587764                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.245607                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        7716561349                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.246057                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.765845                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              6537165249     84.72%     84.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               893658079     11.58%     96.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41777323      0.54%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               178225580      2.31%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9821376      0.13%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  753786      0.01%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42362891      0.55%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12783921      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          7716561349                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                457937253                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               410282293                       # number of floating regfile writes
system.cpu0.idleCycles                       12938987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13594952                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188877345                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.316490                       # Inst execution rate
system.cpu0.iew.exec_refs                  1469878717                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26830138                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             3359433335                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            416209643                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            291710                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10707458                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31141573                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1524612439                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1443048579                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11631948                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2446312718                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              23735265                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           2205711805                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13778270                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           2256067549                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    105632903                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          398293                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1040801                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62419690                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4820936                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1040801                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4048055                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9546897                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1174814101                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1370292247                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827216                       # average fanout of values written-back
system.cpu0.iew.wb_producers                971824855                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.177281                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1372417318                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2559008478                       # number of integer regfile reads
system.cpu0.int_regfile_writes              746859218                       # number of integer regfile writes
system.cpu0.ipc                              0.167558                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.167558                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           402346      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            732269347     29.79%     29.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13573      0.00%     29.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2002      0.00%     29.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171488957      6.98%     36.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                999      0.00%     36.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41380931      1.68%     38.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12981564      0.53%     39.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     39.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12813162      0.52%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           886011997     36.05%     76.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             726173      0.03%     76.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      561537545     22.85%     98.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25938420      1.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2457944665                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              969854064                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1809167144                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    435993534                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         588946945                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  341924620                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.139110                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               11176660      3.27%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 7671      0.00%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                61276      0.02%      3.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               61609      0.02%      3.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             63952080     18.70%     22.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               44226      0.01%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             199403374     58.32%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9749      0.00%     80.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         67207975     19.66%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1829612875                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       11172406397                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    934298713                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1165979046                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1523762932                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2457944665                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             849507                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      229274166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7198241                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        239756                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    216412246                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   7716561349                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.318528                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.062632                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         6836016573     88.59%     88.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          305373041      3.96%     92.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          143458665      1.86%     94.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           91577942      1.19%     95.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          194806216      2.52%     98.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           99649297      1.29%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           20570301      0.27%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           10847199      0.14%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14262115      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     7716561349                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.317995                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16918002                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10887189                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           416209643                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31141573                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              459687867                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             243758086                       # number of misc regfile writes
system.cpu0.numCycles                      7729500336                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      422565                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             5899930193                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1097348218                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             319704548                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               138693500                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            1163915771                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              9572316                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2246515451                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1578322514                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1340523134                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                322946205                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1985883                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13778270                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1340697146                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               243174921                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        573102772                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1673412679                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        516035                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             10998                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                689358876                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         10986                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9167601017                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3093538555                       # The number of ROB writes
system.cpu0.timesIdled                         161306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2789                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.977468                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              214696083                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           235988192                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12847993                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        249323704                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            301752                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         305683                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3931                       # Number of indirect misses.
system.cpu1.branchPred.lookups              250254701                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3152                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        198731                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12841079                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 172221875                       # Number of branches committed
system.cpu1.commit.bw_lim_events             39144870                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         606883                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      232037785                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1297614383                       # Number of instructions committed
system.cpu1.commit.committedOps            1297815773                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   7675177742                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169093                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.982624                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   7345031962     95.70%     95.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    128471464      1.67%     97.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     26043484      0.34%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9267547      0.12%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      7657150      0.10%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7141057      0.09%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     76979601      1.00%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     35440607      0.46%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     39144870      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   7675177742                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 426988574                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              619869                       # Number of function calls committed.
system.cpu1.commit.int_insts               1078079296                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354660990                       # Number of loads committed
system.cpu1.commit.membars                     398593                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       398593      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       672690163     51.83%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169904983     13.09%     64.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      37075968      2.86%     67.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12348704      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.95%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12348704      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      197273250     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        463545      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157586471     12.14%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25346144      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1297815773                       # Class of committed instruction
system.cpu1.commit.refs                     380669410                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1297614383                       # Number of Instructions Simulated
system.cpu1.committedOps                   1297815773                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.946132                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.946132                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           7213291219                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 6940                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           184701802                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1646511085                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                88885178                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                288934608                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13734211                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13539                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            107759327                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  250254701                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 48254174                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   7648210806                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               369688                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1899512947                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27482250                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.032434                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          50652612                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         214997835                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.246185                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        7712604543                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.246326                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.765495                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              6531528749     84.69%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               895220133     11.61%     96.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41617404      0.54%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               178821159      2.32%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9783556      0.13%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  745000      0.01%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                42185384      0.55%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12699785      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3373      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          7712604543                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                458591118                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               411175039                       # number of floating regfile writes
system.cpu1.idleCycles                        3181573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13575938                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               189105253                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.316870                       # Inst execution rate
system.cpu1.iew.exec_refs                  1466816284                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26509252                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3363589273                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            416920470                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            288618                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10818717                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30801990                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1526477227                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1440307032                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11564921                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2444904922                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              23944445                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           2200861890                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13734211                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           2251494230                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    105345497                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          386142                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1029568                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     62259480                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4793570                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1029568                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4023395                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9552543                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1176647746                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1372366803                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827885                       # average fanout of values written-back
system.cpu1.iew.wb_producers                974129312                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.177865                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1374495651                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2558044877                       # number of integer regfile reads
system.cpu1.int_regfile_writes              748104694                       # number of integer regfile writes
system.cpu1.ipc                              0.168177                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168177                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           400685      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            733648249     29.87%     29.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 979      0.00%     29.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          172006227      7.00%     36.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           41242964      1.68%     38.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12916564      0.53%     39.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12750861      0.52%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           883866436     35.98%     76.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             468988      0.02%     76.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      560914415     22.83%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25875203      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2456469843                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              969280961                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1808163933                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    436820073                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         589428400                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  341150308                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.138878                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               11255129      3.30%      3.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 6703      0.00%      3.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                62966      0.02%      3.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               59711      0.02%      3.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             63946618     18.74%     22.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               44651      0.01%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             198697926     58.24%     80.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  126      0.00%     80.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         67076478     19.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1827938505                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       11165700336                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    935546730                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1166738642                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1525631650                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2456469843                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             845577                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      228661454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          7169732                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        238694                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    216118197                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   7712604543                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.318501                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.062614                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         6832170007     88.58%     88.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          305600315      3.96%     92.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          143675422      1.86%     94.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           91754987      1.19%     95.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          194220999      2.52%     98.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           99313462      1.29%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           20616590      0.27%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           10919211      0.14%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14333550      0.19%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     7712604543                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.318369                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16787999                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10804433                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           416920470                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30801990                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              460393537                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             244055959                       # number of misc regfile writes
system.cpu1.numCycles                      7715786116                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14033561                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             5898783662                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1099800608                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             318605373                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               135906587                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            1163295710                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              9690483                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2249463205                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1580237113                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1342541756                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                323717450                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1986786                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13734211                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1340105855                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               242741148                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        573680109                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1675783096                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        356778                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11341                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                689416998                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11332                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9165834105                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3097175334                       # The number of ROB writes
system.cpu1.timesIdled                          34357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        430508943                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2089826                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           439605543                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3727                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10906203                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    595888219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1186639597                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10372185                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4818116                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    253889322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    225734189                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    506989556                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      230552305                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          593863385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5138406                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1502                       # Transaction distribution
system.membus.trans_dist::CleanEvict        585616216                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           277189                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4986                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1737910                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1733805                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     593863388                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1782236787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1782236787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  38447174272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             38447174272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           224356                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         595883473                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               595883473    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           595883473                       # Request fanout histogram
system.membus.respLayer1.occupancy       3030680689796                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             78.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1391173791814                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              36.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1144                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          572                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          369875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   263075.393269                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          572    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1779000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            572                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3864749819000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    211568500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48455561                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48455561                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48455561                       # number of overall hits
system.cpu0.icache.overall_hits::total       48455561                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       161403                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        161403                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       161403                       # number of overall misses
system.cpu0.icache.overall_misses::total       161403                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10155984996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10155984996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10155984996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10155984996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48616964                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48616964                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48616964                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48616964                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003320                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003320                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003320                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003320                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62923.148863                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62923.148863                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62923.148863                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62923.148863                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3634                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              102                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.627451                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       148389                       # number of writebacks
system.cpu0.icache.writebacks::total           148389                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13014                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13014                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13014                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13014                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       148389                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       148389                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       148389                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       148389                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9286195997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9286195997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9286195997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9286195997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003052                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003052                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003052                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003052                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62580.083409                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62580.083409                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62580.083409                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62580.083409                       # average overall mshr miss latency
system.cpu0.icache.replacements                148389                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48455561                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48455561                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       161403                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       161403                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10155984996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10155984996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48616964                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48616964                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003320                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003320                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62923.148863                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62923.148863                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13014                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13014                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       148389                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       148389                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9286195997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9286195997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003052                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003052                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62580.083409                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62580.083409                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48604162                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           148421                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           327.474966                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         97382317                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        97382317                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    185740846                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       185740846                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    185740846                       # number of overall hits
system.cpu0.dcache.overall_hits::total      185740846                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    218716112                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     218716112                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    218716112                       # number of overall misses
system.cpu0.dcache.overall_misses::total    218716112                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 20333006106311                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 20333006106311                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 20333006106311                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 20333006106311                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404456958                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404456958                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404456958                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404456958                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.540765                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.540765                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.540765                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.540765                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 92965.286921                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92965.286921                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 92965.286921                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92965.286921                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   6072168361                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       992416                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        106853447                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          15027                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.827070                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.042191                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126090797                       # number of writebacks
system.cpu0.dcache.writebacks::total        126090797                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     92469371                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     92469371                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     92469371                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     92469371                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126246741                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126246741                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126246741                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126246741                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 13891597310158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 13891597310158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 13891597310158                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 13891597310158                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312139                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312139                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312139                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312139                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 110035.294378                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110035.294378                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 110035.294378                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110035.294378                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126090700                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167465885                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167465885                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    210877871                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    210877871                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 19920086520500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 19920086520500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378343756                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378343756                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.557371                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.557371                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 94462.668966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94462.668966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     86257940                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     86257940                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124619931                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124619931                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 13802437695000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 13802437695000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110756.261733                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110756.261733                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18274961                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18274961                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7838241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7838241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 412919585811                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 412919585811                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26113202                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26113202                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.300164                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.300164                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52680.133950                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52680.133950                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6211431                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6211431                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1626810                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1626810                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  89159615158                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  89159615158                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.062298                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.062298                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 54806.409573                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54806.409573                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5306                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5306                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1794                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     78998000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     78998000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.252676                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.252676                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44034.559643                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44034.559643                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1670                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1670                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          124                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          124                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1065000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1065000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017465                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017465                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8588.709677                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8588.709677                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4189                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4189                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10087000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10087000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6350                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6350                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.340315                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.340315                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4667.746414                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4667.746414                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7929000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7929000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.340000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.340000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3672.533580                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3672.533580                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         4911                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           4911                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       196139                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       196139                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4912777500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4912777500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201050                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201050                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.975573                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.975573                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25047.428099                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25047.428099                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       196139                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       196139                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4716638500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4716638500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.975573                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.975573                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24047.428099                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24047.428099                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.979876                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          312276548                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126317307                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.472160                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.979876                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999371                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999371                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935660191                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935660191                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               52943                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13420185                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9804                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            13529239                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27012171                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              52943                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13420185                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9804                       # number of overall hits
system.l2.overall_hits::.cpu1.data           13529239                       # number of overall hits
system.l2.overall_hits::total                27012171                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95447                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         112667459                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             25302                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         112466160                       # number of demand (read+write) misses
system.l2.demand_misses::total              225254368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95447                       # number of overall misses
system.l2.overall_misses::.cpu0.data        112667459                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            25302                       # number of overall misses
system.l2.overall_misses::.cpu1.data        112466160                       # number of overall misses
system.l2.overall_misses::total             225254368                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8484079496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 13488956144926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2240679497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 13460548263820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     26960229167739                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8484079496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 13488956144926                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2240679497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 13460548263820                       # number of overall miss cycles
system.l2.overall_miss_latency::total    26960229167739                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          148390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126087644                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35106                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125995399                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252266539                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         148390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126087644                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35106                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125995399                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252266539                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.643217                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.893565                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.720731                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.892621                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892922                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.643217                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.893565                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.720731                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.892621                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892922                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88887.859189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 119723.620863                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88557.406411                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119685.319245                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119687.930614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88887.859189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 119723.620863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88557.406411                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119685.319245                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119687.930614                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          116789090                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   6598603                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      17.699063                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 382720000                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5138403                       # number of writebacks
system.l2.writebacks::total                   5138403                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            470                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        9554632                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            680                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        9732723                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            19288505                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           470                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       9554632                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           680                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       9732723                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           19288505                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    103112827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        24622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    102733437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         205965863                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    103112827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        24622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    102733437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    399686166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        605652029                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7499956503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 11739894602435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1964729001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 11702611938866                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 23451971226805                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7499956503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 11739894602435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1964729001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 11702611938866                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 39248132183836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 62700103410641                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.640050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.817787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.701362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.815375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.816461                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.640050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.817787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.701362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.815375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.400842                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78966.028649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 113854.841769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79795.670579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113912.395814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113863.389230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78966.028649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 113854.841769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79795.670579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113912.395814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98197.374647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103524.962203                       # average overall mshr miss latency
system.l2.replacements                      810571142                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6723466                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6723466                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6723469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6723469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    235540601                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235540601                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1502                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1502                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    235542103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235542103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1502                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1502                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    399686166                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      399686166                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 39248132183836                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 39248132183836                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98197.374647                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98197.374647                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9364                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9201                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18565                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         31500                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         30289                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              61789                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    228689999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    247905498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    476595497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        40864                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        39490                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            80354                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.770850                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.767004                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.768960                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7259.999968                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8184.670937                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7713.274159                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2470                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         2690                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5160                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        29030                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        27599                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         56629                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    704635142                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    687285619                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1391920761                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.710405                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.698886                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.704744                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 24272.653875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24902.555129                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24579.645782                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          194                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              237                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       150500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       583000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       733500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          208                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            260                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.826923                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.932692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.911538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         3500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3005.154639                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3094.936709                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          184                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          225                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       880000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4077000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4957000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.788462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.884615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.865385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21463.414634                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22157.608696                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22031.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           668625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           671828                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1340453                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         941919                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         915671                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1857590                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80100292966                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  78097265714                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  158197558680                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1610544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1587499                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3198043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.584845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.576801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.580852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85039.470449                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85289.657217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85162.796247                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        62685                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        61481                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           124166                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       879234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       854190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1733424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  67833462467                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  66140855217                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 133974317684                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.545924                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.538073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.542026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77150.636198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77431.081161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77288.832786                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         52943                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9804                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              62747                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95447                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        25302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           120749                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8484079496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2240679497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10724758993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       148390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.643217                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.720731                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.658047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88887.859189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88557.406411                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88818.615417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          470                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          680                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1150                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94977                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        24622                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       119599                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7499956503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1964729001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9464685504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.640050                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.701362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.651780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78966.028649                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79795.670579                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79136.828101                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12751560                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12857411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25608971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    111725540                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    111550489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       223276029                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 13408855851960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 13382450998106                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 26791306850066                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124477100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124407900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248885000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.897559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.896651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.897105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 120016.030819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119967.658753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119991.863748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      9491947                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      9671242                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     19163189                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    102233593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    101879247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    204112840                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 11672061139968                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 11636471083649                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 23308532223617                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.821304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.818913                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.820109                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114170.506948                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114218.267472                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114194.345753                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   864896513                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 810571206                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.067021                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.399929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.006984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.034470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.005161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.551400                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.287499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.141164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.140706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.430491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4767535510                       # Number of tag accesses
system.l2.tags.data_accesses               4767535510                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6078592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    6610059968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1575808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    6586621440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  24913884416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        38118220224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6078592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1575808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7654400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328857984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328857984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      103282187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          24622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      102915960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    389279444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           595597191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5138406                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5138406                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1572743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1710252524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           407716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1704188161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   6446088827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            9862509972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1572743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       407716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1980460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       85087004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             85087004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       85087004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1572743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1710252524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          407716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1704188161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   6446088827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9947596975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3320954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 102343139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     24622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 101991424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 388378815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003719314750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       206984                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       206984                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           661389249                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3136302                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   595597193                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5139908                       # Number of write requests accepted
system.mem_ctrls.readBursts                 595597193                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5139908                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2764215                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1818954                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          27220205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          22655664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          21976893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          18313600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          18886880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          16484918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          15496810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          49219864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          65766916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          69574055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         50341249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         59162107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         53984601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         39371103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         34027792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         30350321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            208849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            255661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           261862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           212502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           208987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           169084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           169003                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 30542701360652                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2964164890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            41658319698152                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51519.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70269.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                519239039                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3055998                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             595597193                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5139908                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2400650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3748480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5757507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7959462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                10740462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                13743014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                17190609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                22175993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                28731899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                41473234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10              102269388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              179918052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               84129160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               25393971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               20294005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15               14621399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                8894172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                2990027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 326581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  74913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 113611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 165913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 194164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 207559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 214056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 217719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 219618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 220797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 221930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 224166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 218592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 216294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 214531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 213326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 212096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 212034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     73858896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    516.577606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   380.352234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.910625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3631055      4.92%      4.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     25148731     34.05%     38.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      4997817      6.77%     45.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      8085261     10.95%     56.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      4780651      6.47%     63.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2474847      3.35%     66.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2867327      3.88%     70.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      2350366      3.18%     73.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     19522841     26.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     73858896                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       206984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2864.148325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    453.271532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6208.841702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       153374     74.10%     74.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        16128      7.79%     81.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         8735      4.22%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         5704      2.76%     88.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3710      1.79%     90.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         3481      1.68%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         2946      1.42%     93.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         2348      1.13%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         2344      1.13%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1989      0.96%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527         1507      0.73%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          852      0.41%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          700      0.34%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          600      0.29%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          573      0.28%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          363      0.18%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          378      0.18%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          229      0.11%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          208      0.10%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          148      0.07%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007          174      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055          101      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           85      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151          119      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199           79      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247           63      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295           35      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        206984                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       206984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.044477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.041630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.318194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           202109     97.64%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1862      0.90%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2043      0.99%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              695      0.34%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              212      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               53      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        206984                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            37941310592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               176909760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               212540800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             38118220352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328954112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      9816.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        54.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   9862.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     85.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        77.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    76.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3864961375999                       # Total gap between requests
system.mem_ctrls.avgGap                       6433.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6078592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   6549960896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1575808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   6527451136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  24856244160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    212540800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1572743.267153791152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1694702802.771532058716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 407716.362987856613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1688878744.587457895279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 6431175286.870831489563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 54991700.741796866059                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    103282187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        24622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    102915960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    389279445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5139908                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3559090665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 7419180070701                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    937571070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 7397163460300                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 26837479505416                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 96453364265219                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37472.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     71834.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38078.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71875.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68941.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18765581.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         340749110100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         181112462355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2874407948160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8759154780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     305096847120.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1753852676970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7216602720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       5471194802205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1415.588476                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4392842538                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 129059580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3731508964962                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         186603371640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          99182047965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1358419493340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8576204220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     305096847120.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1736509719600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21821198400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3716208882285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        961.512551                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41946335482                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 129059580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3693955472018                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2092                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6751530.563515                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7407665.082158                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1047    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     56120500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3857892535000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7068852500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     48216436                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        48216436                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     48216436                       # number of overall hits
system.cpu1.icache.overall_hits::total       48216436                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37738                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37738                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37738                       # number of overall misses
system.cpu1.icache.overall_misses::total        37738                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2592461500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2592461500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2592461500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2592461500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     48254174                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     48254174                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     48254174                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     48254174                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000782                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000782                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000782                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000782                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68696.314060                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68696.314060                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68696.314060                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68696.314060                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35106                       # number of writebacks
system.cpu1.icache.writebacks::total            35106                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2632                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2632                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2632                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2632                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35106                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35106                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35106                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35106                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2403039500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2403039500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2403039500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2403039500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000728                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000728                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000728                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000728                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68450.962798                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68450.962798                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68450.962798                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68450.962798                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35106                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     48216436                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       48216436                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37738                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37738                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2592461500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2592461500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     48254174                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     48254174                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000782                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000782                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68696.314060                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68696.314060                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2632                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2632                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35106                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35106                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2403039500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2403039500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000728                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000728                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68450.962798                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68450.962798                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           48616747                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35138                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1383.594598                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         96543454                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        96543454                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    184754592                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       184754592                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    184754592                       # number of overall hits
system.cpu1.dcache.overall_hits::total      184754592                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    220172835                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     220172835                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    220172835                       # number of overall misses
system.cpu1.dcache.overall_misses::total    220172835                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 20393161484770                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 20393161484770                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 20393161484770                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 20393161484770                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    404927427                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    404927427                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    404927427                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    404927427                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.543734                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.543734                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.543734                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.543734                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92623.422343                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92623.422343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92623.422343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92623.422343                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   6055236485                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       985361                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        106569003                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          14709                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.819866                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.990346                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125986583                       # number of writebacks
system.cpu1.dcache.writebacks::total        125986583                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     94021500                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     94021500                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     94021500                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     94021500                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126151335                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126151335                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126151335                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126151335                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 13863950753079                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 13863950753079                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 13863950753079                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 13863950753079                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.311541                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.311541                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.311541                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.311541                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109899.358204                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109899.358204                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109899.358204                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109899.358204                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125986503                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    166799082                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      166799082                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    212326123                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    212326123                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 19981209009000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 19981209009000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    379125205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    379125205                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.560042                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.560042                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 94106.220783                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94106.220783                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     87771948                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     87771948                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124554175                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124554175                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 13777036522000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 13777036522000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.328530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.328530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110610.796643                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110610.796643                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17955510                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17955510                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7846712                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7846712                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 411952475770                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 411952475770                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25802222                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25802222                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.304110                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.304110                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 52500.012205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52500.012205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6249552                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6249552                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1597160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1597160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  86914231079                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  86914231079                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.061900                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.061900                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 54417.986350                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54417.986350                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6946                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6946                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1429                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1429                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     71997500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     71997500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.170627                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.170627                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 50383.135059                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50383.135059                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1241                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1241                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          188                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          188                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2499500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2499500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.022448                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.022448                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13295.212766                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13295.212766                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4487                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4487                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2856                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2856                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17389500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17389500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7343                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7343                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.388942                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.388942                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6088.760504                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6088.760504                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2853                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2853                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14536500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14536500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.388533                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.388533                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5095.162986                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5095.162986                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         4015                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           4015                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       194716                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       194716                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4930252000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4930252000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       198731                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       198731                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979797                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979797                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 25320.220218                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 25320.220218                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       194715                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       194715                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   4735536000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   4735536000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979792                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979792                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 24320.345120                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 24320.345120                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.969904                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          311195950                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126221275                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.465479                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.969904                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999059                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999059                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        936504999                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       936504999                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3864961387500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249358360                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11861872                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245537062                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       805433114                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        642656908                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             191                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          295854                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5011                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         300865                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3363833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3363833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183496                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249174866                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       445168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378686657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       105318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378393791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757630934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18993792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16139414080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4493568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16126843136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32289744576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1453904524                       # Total snoops (count)
system.tol2bus.snoopTraffic                 358032064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1706740813                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144219                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.359257                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1465414827     85.86%     85.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1              236507870     13.86%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4818116      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1706740813                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       506581170975                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189782094826                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         222835495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189639835954                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52987342                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           286671                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
