Coverage Report by instance with details

=================================================================================
=== Instance: /tb/uut/u_i2c_top/u_i2c_addr_cfg
=== Design Unit: work.i2c_address_config
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         22        10        12    45.45%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/u_i2c_top/u_i2c_addr_cfg --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    addr_latched_q           1           1      100.00 
                                  delay_cnt_q[0-1]           1           1      100.00 
                                    delay_cnt_q[2]           0           0        0.00 
                              slave_address_o[0-3]           0           0        0.00 
                                slave_address_o[4]           1           1      100.00 
                                slave_address_o[5]           0           0        0.00 
                                slave_address_o[6]           1           1      100.00 

Total Node Count     =         11 
Toggled Node Count   =          5 
Untoggled Node Count =          6 

Toggle Coverage      =      45.45% (10 of 22 bins)

=================================================================================
=== Instance: /tb/uut/u_i2c_top/u_slave
=== Design Unit: work.i2c_slave_interface
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        59        39        20    66.10%

================================Branch Details================================

Branch Coverage for instance /tb/uut/u_i2c_top/u_slave

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/i2c/i2c_slave_interface.v
------------------------------------CASE Branch------------------------------------
    110             1                    ***0***                         MASTER_RX: begin
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------CASE Branch------------------------------------
    142             1                    ***0***                     MASTER_RX: begin
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------CASE Branch------------------------------------
    198             1                    ***0***                     REG_RX:
    201             1                    ***0***                     MASTER_RX:
    204             1                    ***0***                     ACK_MASTER_RX:
    209             1                    ***0***                     STOP:
    212             1                    ***0***                     default:
Branch totals: 7 hits of 12 branches = 58.33%

------------------------------------IF Branch------------------------------------
    183                                       64     Count coming in to IF
    183             1                         64                                 (rw_bit_o ? REG_RX : MASTER_TX) :
    184             1                    ***0***                                 STOP;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    183                                       64     Count coming in to IF
    183             2                    ***0***                                 (rw_bit_o ? REG_RX : MASTER_TX) :
    183             3                         64                                 (rw_bit_o ? REG_RX : MASTER_TX) :
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    193                                      192     Count coming in to IF
    193             1                        192                         next_state = (wr_req_o) ? ACK_MASTER_TX : REG_TX;
    193             2                    ***0***                         next_state = (wr_req_o) ? ACK_MASTER_TX : REG_TX;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    199                                  ***0***     Count coming in to IF
    199             1                    ***0***                         next_state = (rd_req_o) ? MASTER_RX : REG_RX;
    199             2                    ***0***                         next_state = (rd_req_o) ? MASTER_RX : REG_RX;
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    202                                  ***0***     Count coming in to IF
    202             1                    ***0***                         next_state = (bit_cnt_q == 4'd8) ? ACK_MASTER_RX : MASTER_RX;
    202             2                    ***0***                         next_state = (bit_cnt_q == 4'd8) ? ACK_MASTER_RX : MASTER_RX;
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    206                                  ***0***     Count coming in to IF
    206             1                    ***0***                                     (sda_i ? STOP : REG_RX) :
    207             1                    ***0***                                     ACK_MASTER_RX;
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    206                                  ***0***     Count coming in to IF
    206             2                    ***0***                                     (sda_i ? STOP : REG_RX) :
    206             3                    ***0***                                     (sda_i ? STOP : REG_RX) :
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    210                                  ***0***     Count coming in to IF
    210             1                    ***0***                         next_state = stop_detected_i ? IDLE : STOP;
    210             2                    ***0***                         next_state = stop_detected_i ? IDLE : STOP;
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         4         1    80.00%

================================Condition Details================================

Condition Coverage for instance /tb/uut/u_i2c_top/u_slave --

  File ../src/i2c/i2c_slave_interface.v



----------------Focused Condition View-------------------
Line       202 Item    1  (bit_cnt_q == 8)
Condition totals: 0 of 1 input term covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (bit_cnt_q == 8)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (bit_cnt_q == 8)_0    -                             
  Row   2:    ***0***  (bit_cnt_q == 8)_1    -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         2         1    66.66%

================================Expression Details================================

Expression Coverage for instance /tb/uut/u_i2c_top/u_slave --

  File ../src/i2c/i2c_slave_interface.v
----------------Focused Expression View-----------------
Line       76 Item    1  (state_q == 8)
Expression totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (state_q == 8)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (state_q == 8)_0      -                             
  Row   2:    ***0***  (state_q == 8)_1      -                             




FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                      11         7         4    63.63%
    FSM Transitions                 32         8        24    25.00%

================================FSM Details================================

FSM Coverage for instance /tb/uut/u_i2c_top/u_slave --

FSM_ID: state_q
    Current State Object : state_q
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 167                IDLE                   0
 174                ADDR                   1
 177                  RW                   2
 180            ACK_ADDR                   3
 209                STOP                  10
 189           MASTER_TX                   4
 198              REG_RX                   8
 192              REG_TX                   9
 195       ACK_MASTER_TX                   5
 201           MASTER_RX                   6
 204       ACK_MASTER_RX                   7
    Uncovered States :
    ------------------
                   State
                   -----
                    STOP
                  REG_RX
               MASTER_RX
           ACK_MASTER_RX
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  85                   2          ADDR -> IDLE        
  85                   4          RW -> IDLE          
 167                   5          RW -> ADDR          
 182                   6          ACK_ADDR -> STOP    
 182                   8          ACK_ADDR -> REG_RX  
  85                   9          ACK_ADDR -> IDLE    
 167                  10          ACK_ADDR -> ADDR    
 210                  11          STOP -> IDLE        
 167                  12          STOP -> ADDR        
 167                  15          MASTER_TX -> ADDR   
 199                  16          REG_RX -> MASTER_RX 
  85                  17          REG_RX -> IDLE      
 167                  18          REG_RX -> ADDR      
  85                  20          REG_TX -> IDLE      
 167                  21          REG_TX -> ADDR      
  85                  23          ACK_MASTER_TX -> IDLE
 167                  24          ACK_MASTER_TX -> ADDR
 202                  25          MASTER_RX -> ACK_MASTER_RX
  85                  26          MASTER_RX -> IDLE   
 167                  27          MASTER_RX -> ADDR   
 205                  28          ACK_MASTER_RX -> REG_RX
 205                  29          ACK_MASTER_RX -> STOP
  85                  30          ACK_MASTER_RX -> IDLE
 167                  31          ACK_MASTER_RX -> ADDR


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                  11         7         4    63.63%
        FSM Transitions             32         8        24    25.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      42        35         7    83.33%

================================Statement Details================================

Statement Coverage for instance /tb/uut/u_i2c_top/u_slave --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/i2c/i2c_slave_interface.v
    111             1                             bit_cnt_q          <= bit_cnt_q + 1'b1;
    143             1                         sda_out_o <= ~i2c_tx_data_i[7 - bit_cnt_q[2:0]];
    199             1                         next_state = (rd_req_o) ? MASTER_RX : REG_RX;
    202             1                         next_state = (bit_cnt_q == 4'd8) ? ACK_MASTER_RX : MASTER_RX;
    205             1                         next_state = (edge_detect_i) ?
    210             1                         next_state = stop_detected_i ? IDLE : STOP;
    213             1                         next_state = IDLE;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         58        56         2    96.55%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/u_i2c_top/u_slave --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    bit_cnt_q[0-3]           1           1      100.00 
                                i2c_rx_data_o[0-7]           1           1      100.00 
                                   next_state[0-3]           1           1      100.00 
                                          rw_bit_o           0           0        0.00 
                                         sda_out_o           1           1      100.00 
                           slave_addr_shift_q[0-6]           1           1      100.00 
                                      state_q[0-3]           1           1      100.00 

Total Node Count     =         29 
Toggled Node Count   =         28 
Untoggled Node Count =          1 

Toggle Coverage      =      96.55% (56 of 58 bins)

=================================================================================
=== Instance: /tb/uut/u_i2c_top/u_bridge
=== Design Unit: work.i2c_frame_bridge
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        39        26        13    66.66%

================================Branch Details================================

Branch Coverage for instance /tb/uut/u_i2c_top/u_bridge

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/i2c/i2c_frame_bridge.v
------------------------------------CASE Branch------------------------------------
    102             1                    ***0***                         READ : begin
    107             1                    ***0***                         REG_READ : begin
Branch totals: 3 hits of 5 branches = 60.00%

------------------------------------IF Branch------------------------------------
    103                                  ***0***     Count coming in to IF
    103             1                    ***0***                             if (rd_req_i)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    159             1                    ***0***                     READ : begin
    164             1                    ***0***                     REG_READ : begin
    168             1                    ***0***                     STOP : begin
    174             1                    ***0***                     default: next_state_r = IDLE;
Branch totals: 4 hits of 8 branches = 50.00%

------------------------------------IF Branch------------------------------------
    150                                      447     Count coming in to IF
    150             1                    ***0***                         if (start_detected_i)       next_state_r = REG_READ;
    151             1                         64                         else if (count_r == 4'd2)  next_state_r = REG_WRITE;
    152             1                        383                         else                        next_state_r = WRITE;
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160             1                    ***0***                         if (count_r == 4'd2) next_state_r = REG_READ;
    161             1                    ***0***                         else                 next_state_r = READ;
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    169                                  ***0***     Count coming in to IF
    169             1                    ***0***                         if (stop_detected_i) next_state_r = IDLE;
    170             1                    ***0***                         else                 next_state_r = STOP;
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         1         1    50.00%

================================Condition Details================================

Condition Coverage for instance /tb/uut/u_i2c_top/u_bridge --

  File ../src/i2c/i2c_frame_bridge.v

----------------Focused Condition View-------------------
Line       160 Item    1  (count_r == 2)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (count_r == 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (count_r == 2)_0      -                             
  Row   2:    ***0***  (count_r == 2)_1      -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         1         1    50.00%

================================Expression Details================================

Expression Coverage for instance /tb/uut/u_i2c_top/u_bridge --

  File ../src/i2c/i2c_frame_bridge.v

----------------Focused Expression View-----------------
Line       72 Item    1  (state_r == 7)
Expression totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (state_r == 7)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (state_r == 7)_0      -                             
  Row   2:    ***0***  (state_r == 7)_1      -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       7         4         3    57.14%
    FSM Transitions                 13         6         7    46.15%

================================FSM Details================================

FSM Coverage for instance /tb/uut/u_i2c_top/u_bridge --

FSM_ID: state_r
    Current State Object : state_r
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 139                IDLE                   0
 144            ADDR_REG                   2
 149               WRITE                   4
 155           REG_WRITE                   5
 164            REG_READ                   7
 159                READ                   6
 168                STOP                   8
    Uncovered States :
    ------------------
                   State
                   -----
                REG_READ
                    READ
                    STOP
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 150                   4          WRITE -> REG_READ   
  86                   7          REG_WRITE -> IDLE   
 165                   8          REG_READ -> READ    
  86                   9          REG_READ -> IDLE    
 160                  10          READ -> REG_READ    
  86                  11          READ -> IDLE        
 169                  12          STOP -> IDLE        


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   7         4         3    57.14%
        FSM Transitions             13         6         7    46.15%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        27        10    72.97%

================================Statement Details================================

Statement Coverage for instance /tb/uut/u_i2c_top/u_bridge --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/i2c/i2c_frame_bridge.v
    104             1                                 count_r <= count_r + 1'b1;
    108             1                             rdata_buf_r <= rdata_i;
    109             1                             count_r     <= 4'd0;
    150             1                         if (start_detected_i)       next_state_r = REG_READ;
    160             1                         if (count_r == 4'd2) next_state_r = REG_READ;
    161             1                         else                 next_state_r = READ;
    165             1                         next_state_r = READ;
    169             1                         if (stop_detected_i) next_state_r = IDLE;
    170             1                         else                 next_state_r = STOP;
    174             1                     default: next_state_r = IDLE;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        120        60        60    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/u_i2c_top/u_bridge --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       addr_o[0-5]           1           1      100.00 
                                       addr_o[6-7]           0           0        0.00 
                                      count_r[0-1]           1           1      100.00 
                                      count_r[2-3]           0           0        0.00 
                                i2c_tx_data_o[0-7]           0           0        0.00 
                                 next_state_r[0-2]           1           1      100.00 
                                   next_state_r[3]           0           0        0.00 
                                 rdata_buf_r[0-15]           0           0        0.00 
                                      state_r[0-2]           1           1      100.00 
                                        state_r[3]           0           0        0.00 
                                     wdata_o[0-15]           1           1      100.00 

Total Node Count     =         60 
Toggled Node Count   =         30 
Untoggled Node Count =         30 

Toggle Coverage      =      50.00% (60 of 120 bins)

=================================================================================
=== Instance: /tb/uut/u_i2c_top
=== Design Unit: work.i2c_top
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         66        36        30    54.54%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/u_i2c_top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      addr_match_w           1           1      100.00 
                                     edge_detect_w           1           1      100.00 
                                          rd_req_w           0           0        0.00 
                                          rw_bit_w           0           0        0.00 
                                    rx_data_w[0-7]           1           1      100.00 
                                        scl_filt_w           1           1      100.00 
                                        sda_filt_w           1           1      100.00 
                                         sda_out_w           1           1      100.00 
                                 slave_addr_w[0-3]           0           0        0.00 
                                   slave_addr_w[4]           1           1      100.00 
                                   slave_addr_w[5]           0           0        0.00 
                                   slave_addr_w[6]           1           1      100.00 
                                  start_detected_w           1           1      100.00 
                                   stop_detected_w           1           1      100.00 
                                    tx_data_w[0-7]           0           0        0.00 
                                          wr_req_w           1           1      100.00 

Total Node Count     =         33 
Toggled Node Count   =         18 
Untoggled Node Count =         15 

Toggle Coverage      =      54.54% (36 of 66 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_register
=== Design Unit: work.pwm_register
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        89        25        64    28.08%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_register

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_register.v
------------------------------------CASE Branch------------------------------------
    125             1                    ***0***                     8'd12: dtg_ch1_o <= wr_data_i[7:0];
    128             1                    ***0***                     8'd14: cmp_ch2_start_o <= wr_data_i;
    129             1                    ***0***     				8'd15: cmp_ch2_end_o <= wr_data_i;
    130             1                    ***0***                     8'd16: dtg_ch2_o <= wr_data_i[7:0];
    131             1                    ***0***     				8'd17: cfg_reg_ch2 <= wr_data_i[7:0];
    136             1                    ***0***                     8'd20: dtg_ch3_o <= wr_data_i[7:0];
    139             1                    ***0***                     8'd22: cmp_ch4_start_o <= wr_data_i;
    140             1                    ***0***     				8'd23: cmp_ch4_end_o <= wr_data_i;
    141             1                    ***0***                     8'd24: dtg_ch4_o <= wr_data_i[7:0];
    142             1                    ***0***     				8'd25: cfg_reg_ch4 <= wr_data_i[7:0];
    147             1                    ***0***                     8'd28: dtg_ch5_o <= wr_data_i[7:0];
    150             1                    ***0***                     8'd30: cmp_ch6_start_o <= wr_data_i;
    151             1                    ***0***     				8'd31: cmp_ch6_end_o <= wr_data_i;
    152             1                    ***0***                     8'd32: dtg_ch6_o <= wr_data_i[7:0];
    153             1                    ***0***     				8'd33: cfg_reg_ch6 <= wr_data_i[7:0];
    158             1                    ***0***                     8'd36: dtg_ch7_o <= wr_data_i[7:0];
    161             1                    ***0***                     8'd38: cmp_ch8_start_o <= wr_data_i;
    162             1                    ***0***     				8'd39: cmp_ch8_end_o <= wr_data_i;
    163             1                    ***0***                     8'd40: dtg_ch8_o <= wr_data_i[7:0];
    164             1                    ***0***     				8'd41: cfg_reg_ch8 <= wr_data_i[7:0];
    166             1                    ***0***                     default: ; 
Branch totals: 21 hits of 42 branches = 50.00%

------------------------------------IF Branch------------------------------------
    175                                      110     Count coming in to IF
    175             1                    ***0***             if (rd_en_i) begin
    230             1                        110             end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    176                                  ***0***     Count coming in to CASE
    177             1                    ***0***                     8'd0: rd_data_o = {{(WIDTH-4){1'b0}}, cen_4_o, cen_3_o, cen_2_o, cen_1_o};
    178             1                    ***0***                     8'd1: rd_data_o = psc_preload_1_o;
    179             1                    ***0***     				8'd2: rd_data_o = arr_preload_1_o;
    180             1                    ***0***                     8'd3: rd_data_o = psc_preload_2_o;
    181             1                    ***0***     				8'd4: rd_data_o = arr_preload_2_o;
    182             1                    ***0***                     8'd5: rd_data_o = psc_preload_3_o;
    183             1                    ***0***     				8'd6: rd_data_o = arr_preload_3_o;
    184             1                    ***0***                     8'd7: rd_data_o = psc_preload_4_o;
    185             1                    ***0***     				8'd8: rd_data_o = arr_preload_4_o;
    187             1                    ***0***                     8'd10: rd_data_o = cmp_ch1_start_o;
    188             1                    ***0***     				8'd11: rd_data_o = cmp_ch1_end_o;
    189             1                    ***0***                     8'd12: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch1_o};
    190             1                    ***0***     				8'd13: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch1};
    192             1                    ***0***                     8'd14: rd_data_o = cmp_ch2_start_o;
    193             1                    ***0***     				8'd15: rd_data_o = cmp_ch2_end_o;
    194             1                    ***0***                     8'd16: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch2_o};
    195             1                    ***0***     				8'd17: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch2};
    198             1                    ***0***                     8'd18: rd_data_o = cmp_ch3_start_o;
    199             1                    ***0***     				8'd19: rd_data_o = cmp_ch3_end_o;
    200             1                    ***0***                     8'd20: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch3_o};
    201             1                    ***0***     				8'd21: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch3};
    203             1                    ***0***                     8'd22: rd_data_o = cmp_ch4_start_o;
    204             1                    ***0***     				8'd23: rd_data_o = cmp_ch4_end_o;
    205             1                    ***0***                     8'd24: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch4_o};
    206             1                    ***0***     				8'd25: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch4};
    208             1                    ***0***                     8'd26: rd_data_o = cmp_ch5_start_o;
    209             1                    ***0***     				8'd27: rd_data_o = cmp_ch5_end_o;
    210             1                    ***0***                     8'd28: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch5_o};
    211             1                    ***0***     				8'd29: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch5};
    213             1                    ***0***                     8'd30: rd_data_o = cmp_ch6_start_o;
    214             1                    ***0***     				8'd31: rd_data_o = cmp_ch6_end_o;
    215             1                    ***0***                     8'd32: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch6_o};
    216             1                    ***0***     				8'd33: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch6};
    218             1                    ***0***                     8'd34: rd_data_o = cmp_ch7_start_o;
    219             1                    ***0***     				8'd35: rd_data_o = cmp_ch7_end_o;
    220             1                    ***0***                     8'd36: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch7_o};
    221             1                    ***0***     				8'd37: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch7};
    223             1                    ***0***                     8'd38: rd_data_o = cmp_ch8_start_o;
    224             1                    ***0***     				8'd39: rd_data_o = cmp_ch8_end_o;
    225             1                    ***0***                     8'd40: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch8_o};
    226             1                    ***0***     				8'd41: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch8};
    228             1                    ***0***                     default: rd_data_o = {WIDTH{1'b0}};
Branch totals: 0 hits of 42 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     130        68        62    52.30%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_register --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_register.v
    125             1                     8'd12: dtg_ch1_o <= wr_data_i[7:0];
    128             1                     8'd14: cmp_ch2_start_o <= wr_data_i;
    129             1     				8'd15: cmp_ch2_end_o <= wr_data_i;
    130             1                     8'd16: dtg_ch2_o <= wr_data_i[7:0];
    131             1     				8'd17: cfg_reg_ch2 <= wr_data_i[7:0];
    136             1                     8'd20: dtg_ch3_o <= wr_data_i[7:0];
    139             1                     8'd22: cmp_ch4_start_o <= wr_data_i;
    140             1     				8'd23: cmp_ch4_end_o <= wr_data_i;
    141             1                     8'd24: dtg_ch4_o <= wr_data_i[7:0];
    142             1     				8'd25: cfg_reg_ch4 <= wr_data_i[7:0];
    147             1                     8'd28: dtg_ch5_o <= wr_data_i[7:0];
    150             1                     8'd30: cmp_ch6_start_o <= wr_data_i;
    151             1     				8'd31: cmp_ch6_end_o <= wr_data_i;
    152             1                     8'd32: dtg_ch6_o <= wr_data_i[7:0];
    153             1     				8'd33: cfg_reg_ch6 <= wr_data_i[7:0];
    158             1                     8'd36: dtg_ch7_o <= wr_data_i[7:0];
    161             1                     8'd38: cmp_ch8_start_o <= wr_data_i;
    162             1     				8'd39: cmp_ch8_end_o <= wr_data_i;
    163             1                     8'd40: dtg_ch8_o <= wr_data_i[7:0];
    164             1     				8'd41: cfg_reg_ch8 <= wr_data_i[7:0];
    177             1                     8'd0: rd_data_o = {{(WIDTH-4){1'b0}}, cen_4_o, cen_3_o, cen_2_o, cen_1_o};
    178             1                     8'd1: rd_data_o = psc_preload_1_o;
    179             1     				8'd2: rd_data_o = arr_preload_1_o;
    180             1                     8'd3: rd_data_o = psc_preload_2_o;
    181             1     				8'd4: rd_data_o = arr_preload_2_o;
    182             1                     8'd5: rd_data_o = psc_preload_3_o;
    183             1     				8'd6: rd_data_o = arr_preload_3_o;
    184             1                     8'd7: rd_data_o = psc_preload_4_o;
    185             1     				8'd8: rd_data_o = arr_preload_4_o;
    187             1                     8'd10: rd_data_o = cmp_ch1_start_o;
    188             1     				8'd11: rd_data_o = cmp_ch1_end_o;
    189             1                     8'd12: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch1_o};
    190             1     				8'd13: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch1};
    192             1                     8'd14: rd_data_o = cmp_ch2_start_o;
    193             1     				8'd15: rd_data_o = cmp_ch2_end_o;
    194             1                     8'd16: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch2_o};
    195             1     				8'd17: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch2};
    198             1                     8'd18: rd_data_o = cmp_ch3_start_o;
    199             1     				8'd19: rd_data_o = cmp_ch3_end_o;
    200             1                     8'd20: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch3_o};
    201             1     				8'd21: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch3};
    203             1                     8'd22: rd_data_o = cmp_ch4_start_o;
    204             1     				8'd23: rd_data_o = cmp_ch4_end_o;
    205             1                     8'd24: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch4_o};
    206             1     				8'd25: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch4};
    208             1                     8'd26: rd_data_o = cmp_ch5_start_o;
    209             1     				8'd27: rd_data_o = cmp_ch5_end_o;
    210             1                     8'd28: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch5_o};
    211             1     				8'd29: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch5};
    213             1                     8'd30: rd_data_o = cmp_ch6_start_o;
    214             1     				8'd31: rd_data_o = cmp_ch6_end_o;
    215             1                     8'd32: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch6_o};
    216             1     				8'd33: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch6};
    218             1                     8'd34: rd_data_o = cmp_ch7_start_o;
    219             1     				8'd35: rd_data_o = cmp_ch7_end_o;
    220             1                     8'd36: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch7_o};
    221             1     				8'd37: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch7};
    223             1                     8'd38: rd_data_o = cmp_ch8_start_o;
    224             1     				8'd39: rd_data_o = cmp_ch8_end_o;
    225             1                     8'd40: rd_data_o = {{(WIDTH-8){1'b0}}, dtg_ch8_o};
    226             1     				8'd41: rd_data_o = {{(WIDTH-8){1'b0}}, cfg_reg_ch8};
    228             1                     default: rd_data_o = {WIDTH{1'b0}};
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1064       178       886    16.72%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_register --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                arr_preload_1_o[0]           0           0        0.00 
                              arr_preload_1_o[1-2]           1           1      100.00 
                                arr_preload_1_o[3]           0           0        0.00 
                             arr_preload_1_o[4-15]           1           1      100.00 
                                arr_preload_2_o[0]           0           0        0.00 
                              arr_preload_2_o[1-2]           1           0       50.00 
                                arr_preload_2_o[3]           0           0        0.00 
                             arr_preload_2_o[4-15]           1           0       50.00 
                                arr_preload_3_o[0]           0           0        0.00 
                              arr_preload_3_o[1-2]           1           0       50.00 
                                arr_preload_3_o[3]           0           0        0.00 
                             arr_preload_3_o[4-15]           1           0       50.00 
                                arr_preload_4_o[0]           0           0        0.00 
                              arr_preload_4_o[1-2]           1           0       50.00 
                                arr_preload_4_o[3]           0           0        0.00 
                             arr_preload_4_o[4-15]           1           0       50.00 
                                           cen_1_o           1           1      100.00 
                                           cen_2_o           1           1      100.00 
                                           cen_3_o           1           1      100.00 
                                           cen_4_o           1           1      100.00 
                                  cfg_reg_ch1[0-1]           0           0        0.00 
                                    cfg_reg_ch1[2]           1           1      100.00 
                                    cfg_reg_ch1[3]           0           0        0.00 
                                    cfg_reg_ch1[4]           1           1      100.00 
                                  cfg_reg_ch1[5-7]           0           0        0.00 
                                  cfg_reg_ch2[0-7]           0           0        0.00 
                                  cfg_reg_ch3[0-1]           0           0        0.00 
                                    cfg_reg_ch3[2]           0           1       50.00 
                                    cfg_reg_ch3[3]           0           0        0.00 
                                    cfg_reg_ch3[4]           0           1       50.00 
                                  cfg_reg_ch3[5-7]           0           0        0.00 
                                  cfg_reg_ch4[0-7]           0           0        0.00 
                                  cfg_reg_ch5[0-1]           0           0        0.00 
                                    cfg_reg_ch5[2]           0           1       50.00 
                                    cfg_reg_ch5[3]           0           0        0.00 
                                    cfg_reg_ch5[4]           0           1       50.00 
                                  cfg_reg_ch5[5-7]           0           0        0.00 
                                  cfg_reg_ch6[0-7]           0           0        0.00 
                                  cfg_reg_ch7[0-1]           0           0        0.00 
                                    cfg_reg_ch7[2]           0           1       50.00 
                                    cfg_reg_ch7[3]           0           0        0.00 
                                    cfg_reg_ch7[4]           0           1       50.00 
                                  cfg_reg_ch7[5-7]           0           0        0.00 
                                  cfg_reg_ch8[0-7]           0           0        0.00 
                                cmp_ch1_end_o[0-1]           0           0        0.00 
                                  cmp_ch1_end_o[2]           1           1      100.00 
                               cmp_ch1_end_o[3-15]           0           0        0.00 
                                cmp_ch1_start_o[0]           1           1      100.00 
                             cmp_ch1_start_o[1-15]           0           0        0.00 
                               cmp_ch2_end_o[0-15]           0           0        0.00 
                             cmp_ch2_start_o[0-15]           0           0        0.00 
                                cmp_ch3_end_o[0-1]           0           0        0.00 
                                  cmp_ch3_end_o[2]           0           1       50.00 
                               cmp_ch3_end_o[3-15]           0           0        0.00 
                                cmp_ch3_start_o[0]           0           1       50.00 
                             cmp_ch3_start_o[1-15]           0           0        0.00 
                               cmp_ch4_end_o[0-15]           0           0        0.00 
                             cmp_ch4_start_o[0-15]           0           0        0.00 
                                cmp_ch5_end_o[0-1]           0           0        0.00 
                                  cmp_ch5_end_o[2]           0           1       50.00 
                               cmp_ch5_end_o[3-15]           0           0        0.00 
                                cmp_ch5_start_o[0]           0           1       50.00 
                             cmp_ch5_start_o[1-15]           0           0        0.00 
                               cmp_ch6_end_o[0-15]           0           0        0.00 
                             cmp_ch6_start_o[0-15]           0           0        0.00 
                                cmp_ch7_end_o[0-1]           0           0        0.00 
                                  cmp_ch7_end_o[2]           0           1       50.00 
                               cmp_ch7_end_o[3-15]           0           0        0.00 
                                cmp_ch7_start_o[0]           0           1       50.00 
                             cmp_ch7_start_o[1-15]           0           0        0.00 
                               cmp_ch8_end_o[0-15]           0           0        0.00 
                             cmp_ch8_start_o[0-15]           0           0        0.00 
                                    dtg_ch1_o[0-7]           0           0        0.00 
                                    dtg_ch2_o[0-7]           0           0        0.00 
                                    dtg_ch3_o[0-7]           0           0        0.00 
                                    dtg_ch4_o[0-7]           0           0        0.00 
                                    dtg_ch5_o[0-7]           0           0        0.00 
                                    dtg_ch6_o[0-7]           0           0        0.00 
                                    dtg_ch7_o[0-7]           0           0        0.00 
                                    dtg_ch8_o[0-7]           0           0        0.00 
                             psc_preload_1_o[0-15]           1           1      100.00 
                             psc_preload_2_o[0-15]           0           1       50.00 
                             psc_preload_3_o[0-15]           0           1       50.00 
                             psc_preload_4_o[0-15]           0           1       50.00 
                                   rd_data_o[0-15]           0           0        0.00 

Total Node Count     =        532 
Toggled Node Count   =         38 
Untoggled Node Count =        494 

Toggle Coverage      =      16.72% (178 of 1064 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_counter
=== Design Unit: work.pwm_counter
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         66        42        24    63.63%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_counter --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                              arr_shadow_reg[0-15]           1           1      100.00 
                                        cnt_o[0-3]           1           1      100.00 
                                       cnt_o[4-15]           0           0        0.00 
                                        overflow_o           1           1      100.00 

Total Node Count     =         33 
Toggled Node Count   =         21 
Untoggled Node Count =         12 

Toggle Coverage      =      63.63% (42 of 66 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_comparator_ch1
=== Design Unit: work.pwm_comparator
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        12        60    16.66%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_comparator_ch1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                  cmp_end_reg[0-1]           0           0        0.00 
                                    cmp_end_reg[2]           1           1      100.00 
                                 cmp_end_reg[3-15]           0           0        0.00 
                                  cmp_start_reg[0]           1           1      100.00 
                               cmp_start_reg[1-15]           0           0        0.00 
                                  cnt_eq_cmp_end_o           1           1      100.00 
                                cnt_eq_cmp_start_o           1           1      100.00 
                                  cnt_gt_cmp_end_o           1           1      100.00 
                                cnt_gt_cmp_start_o           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =          6 
Untoggled Node Count =         30 

Toggle Coverage      =      16.66% (12 of 72 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_oc_ref
=== Design Unit: work.pwm_oc_refgen
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        13         9         4    69.23%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_oc_ref

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
------------------------------------IF Branch------------------------------------
    51                                      8407     Count coming in to IF
    51              1                    ***0***                 if (mode_i) begin
    64              1                       8407                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***                     if (cmp_start_eq_i) begin
    56              1                    ***0***                     else if (cmp_end_eq_i) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         9         4    69.23%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_oc_ref --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
    53              1                         oc_a_ref_o <= 1'b1;
    54              1                         oc_b_ref_o <= 1'b0;
    57              1                         oc_a_ref_o <= 1'b0;
    58              1                         oc_b_ref_o <= 1'b1;

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_deadtime
=== Design Unit: work.pwm_oc_deadtime
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         6        28    17.64%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1/u_deadtime --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   dt_counter_r[0]           1           1      100.00 
                                 dt_counter_r[1-7]           0           0        0.00 
                                   dtg_shadow_r[0]           1           1      100.00 
                                 dtg_shadow_r[1-7]           0           0        0.00 
                                      pwm_in_dly_r           1           1      100.00 

Total Node Count     =         17 
Toggled Node Count   =          3 
Untoggled Node Count =         14 

Toggle Coverage      =      17.64% (6 of 34 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1
=== Design Unit: work.pwm_oc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         7         9    43.75%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
------------------------------------IF Branch------------------------------------
    66                                      4013     Count coming in to IF
    66              1                    ***0***         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
    66              2                       4013         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    93              1                    ***0***                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                    ***0***                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                    ***0***                 default: oc_main_mux_int = 1'b0;
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------CASE Branch------------------------------------
    101             1                    ***0***                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                    ***0***                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                    ***0***                 default: oc_comp_mux_int = 1'b0;
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    110                                     2674     Count coming in to IF
    110             1                    ***0***         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
    110             2                       2674         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                     2674     Count coming in to IF
    111             1                    ***0***         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
    111             2                       2674         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         3         4    42.85%

================================Expression Details================================

Expression Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1 --

  File ../src/pwm/pwm_oc.v
-----------Focused Expression View (Bimodal)------------
Line       66 Item    1  (dtg_src_sel_i? oc_ref_b_int: oc_ref_a_int)
Expression totals: 1 of 3 input terms covered = 33.33%

       Input Term   Covered  Reason for no coverage                  Hint
      -----------  --------  --------------------------------------  --------------
    dtg_src_sel_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
     oc_ref_b_int         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  dtg_src_sel_i_0       -                                  
 Row   2:           0           0  dtg_src_sel_i_1       -                                  
 Row   3:           0           0  oc_ref_b_int_0        dtg_src_sel_i                      
 Row   4:           0           0  oc_ref_b_int_1        dtg_src_sel_i                      
 Row   5:           1           0  oc_ref_a_int_0        ~dtg_src_sel_i                     
 Row   6:           0           1  oc_ref_a_int_1        ~dtg_src_sel_i                     

-----------Focused Expression View (Bimodal)------------
Line       110 Item    1  (oc_main_pol_i? ~oc_main_mux_int: oc_main_mux_int)
Expression totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_main_pol_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  oc_main_pol_i_0       -                                  
 Row   2:           0           0  oc_main_pol_i_1       -                                  
 Row   3:           1           0  oc_main_mux_int_0     oc_main_pol_i, ~oc_main_pol_i      
 Row   4:           0           1  oc_main_mux_int_1     oc_main_pol_i, ~oc_main_pol_i      

-----------Focused Expression View (Bimodal)------------
Line       111 Item    1  (oc_comp_pol_i? ~oc_comp_mux_int: oc_comp_mux_int)
Expression totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_comp_pol_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  oc_comp_pol_i_0       -                                  
 Row   2:           0           0  oc_comp_pol_i_1       -                                  
 Row   3:           1           0  oc_comp_mux_int_0     oc_comp_pol_i, ~oc_comp_pol_i      
 Row   4:           0           1  oc_comp_mux_int_1     oc_comp_pol_i, ~oc_comp_pol_i      


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         8         6    57.14%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
    93              1                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                 default: oc_main_mux_int = 1'b0;
    101             1                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                 default: oc_comp_mux_int = 1'b0;

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_comparator_ch2
=== Design Unit: work.pwm_comparator
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72         8        64    11.11%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_comparator_ch2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                 cmp_end_reg[0-15]           0           0        0.00 
                               cmp_start_reg[0-15]           0           0        0.00 
                                  cnt_eq_cmp_end_o           1           1      100.00 
                                cnt_eq_cmp_start_o           1           1      100.00 
                                  cnt_gt_cmp_end_o           1           1      100.00 
                                cnt_gt_cmp_start_o           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =          4 
Untoggled Node Count =         32 

Toggle Coverage      =      11.11% (8 of 72 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch2/u_oc_ref
=== Design Unit: work.pwm_oc_refgen
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        13         9         4    69.23%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch2/u_oc_ref

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
------------------------------------IF Branch------------------------------------
    51                                      2680     Count coming in to IF
    51              1                    ***0***                 if (mode_i) begin
    64              1                       2680                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***                     if (cmp_start_eq_i) begin
    56              1                    ***0***                     else if (cmp_end_eq_i) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         9         4    69.23%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch2/u_oc_ref --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
    53              1                         oc_a_ref_o <= 1'b1;
    54              1                         oc_b_ref_o <= 1'b0;
    57              1                         oc_a_ref_o <= 1'b0;
    58              1                         oc_b_ref_o <= 1'b1;

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch2/u_deadtime
=== Design Unit: work.pwm_oc_deadtime
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         8         1    88.88%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch2/u_deadtime

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_deadtime.v
------------------------------------IF Branch------------------------------------
    59                                         4     Count coming in to IF
    59              1                    ***0***                     if (dt_counter_r < dtg_shadow_r)
    61              1                          4                     else begin
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         1         1    50.00%

================================Condition Details================================

Condition Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch2/u_deadtime --

  File ../src/pwm/pwm_oc_deadtime.v

----------------Focused Condition View-------------------
Line       59 Item    1  (dt_counter_r < dtg_shadow_r)
Condition totals: 0 of 1 input term covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (dt_counter_r < dtg_shadow_r)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (dt_counter_r < dtg_shadow_r)_0  -                             
  Row   2:    ***0***  (dt_counter_r < dtg_shadow_r)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        12         1    92.30%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch2/u_deadtime --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_deadtime.v
    60              1                         dt_counter_r <= dt_counter_r + 1'b1;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         4        30    11.76%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch2/u_deadtime --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                 dt_counter_r[0-7]           0           0        0.00 
                                   dtg_shadow_r[0]           1           1      100.00 
                                 dtg_shadow_r[1-7]           0           0        0.00 
                                      pwm_in_dly_r           1           1      100.00 

Total Node Count     =         17 
Toggled Node Count   =          2 
Untoggled Node Count =         15 

Toggle Coverage      =      11.76% (4 of 34 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch2
=== Design Unit: work.pwm_oc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         5        11    31.25%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
------------------------------------IF Branch------------------------------------
    66                                         5     Count coming in to IF
    66              1                    ***0***         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
    66              2                          5         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    92              1                    ***0***                 2'b01: oc_main_mux_int = oc_ref_a_int;
    93              1                    ***0***                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                    ***0***                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                    ***0***                 default: oc_main_mux_int = 1'b0;
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------CASE Branch------------------------------------
    100             1                    ***0***                 2'b01: oc_comp_mux_int = oc_ref_b_int;
    101             1                    ***0***                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                    ***0***                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                    ***0***                 default: oc_comp_mux_int = 1'b0;
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------IF Branch------------------------------------
    110                                        2     Count coming in to IF
    110             1                    ***0***         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
    110             2                          2         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                        2     Count coming in to IF
    111             1                    ***0***         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
    111             2                          2         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         1         6    14.28%

================================Expression Details================================

Expression Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch2 --

  File ../src/pwm/pwm_oc.v
-----------Focused Expression View (Bimodal)------------
Line       66 Item    1  (dtg_src_sel_i? oc_ref_b_int: oc_ref_a_int)
Expression totals: 1 of 3 input terms covered = 33.33%

       Input Term   Covered  Reason for no coverage                  Hint
      -----------  --------  --------------------------------------  --------------
    dtg_src_sel_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
     oc_ref_b_int         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  dtg_src_sel_i_0       -                                  
 Row   2:           0           0  dtg_src_sel_i_1       -                                  
 Row   3:           0           0  oc_ref_b_int_0        dtg_src_sel_i                      
 Row   4:           0           0  oc_ref_b_int_1        dtg_src_sel_i                      
 Row   5:           1           0  oc_ref_a_int_0        ~dtg_src_sel_i                     
 Row   6:           0           1  oc_ref_a_int_1        ~dtg_src_sel_i                     

-----------Focused Expression View (Bimodal)------------
Line       110 Item    1  (oc_main_pol_i? ~oc_main_mux_int: oc_main_mux_int)
Expression totals: 0 of 2 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_main_pol_i         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    oc_main_mux_int         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           0  oc_main_pol_i_0       -                                  
 Row   2:           0           0  oc_main_pol_i_1       -                                  
 Row   3:           1           0  oc_main_mux_int_0     oc_main_pol_i, ~oc_main_pol_i      
 Row   4:           0           0  oc_main_mux_int_1     oc_main_pol_i, ~oc_main_pol_i      

-----------Focused Expression View (Bimodal)------------
Line       111 Item    1  (oc_comp_pol_i? ~oc_comp_mux_int: oc_comp_mux_int)
Expression totals: 0 of 2 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_comp_pol_i         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    oc_comp_mux_int         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           0  oc_comp_pol_i_0       -                                  
 Row   2:           0           0  oc_comp_pol_i_1       -                                  
 Row   3:           1           0  oc_comp_mux_int_0     oc_comp_pol_i, ~oc_comp_pol_i      
 Row   4:           0           0  oc_comp_mux_int_1     oc_comp_pol_i, ~oc_comp_pol_i      


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         6         8    42.85%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
    92              1                 2'b01: oc_main_mux_int = oc_ref_a_int;
    93              1                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                 default: oc_main_mux_int = 1'b0;
    100             1                 2'b01: oc_comp_mux_int = oc_ref_b_int;
    101             1                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                 default: oc_comp_mux_int = 1'b0;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         14         8         6    57.14%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1/u_pwm_oc_ch2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     dtg_input_int           1           1      100.00 
                                    oc_comp_dt_int           1           1      100.00 
                                   oc_comp_mux_int           0           0        0.00 
                                    oc_main_dt_int           0           0        0.00 
                                   oc_main_mux_int           0           0        0.00 
                                      oc_ref_a_int           1           1      100.00 
                                      oc_ref_b_int           1           1      100.00 

Total Node Count     =          7 
Toggled Node Count   =          4 
Untoggled Node Count =          3 

Toggle Coverage      =      57.14% (8 of 14 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_1
=== Design Unit: work.pwm_core
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         60        32        28    53.33%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                          ck_cnt_w           1           1      100.00 
                              cnt_eq_cmp_ch1_end_w           1           1      100.00 
                            cnt_eq_cmp_ch1_start_w           1           1      100.00 
                              cnt_eq_cmp_ch2_end_w           1           1      100.00 
                            cnt_eq_cmp_ch2_start_w           1           1      100.00 
                              cnt_gt_cmp_ch1_end_w           1           1      100.00 
                            cnt_gt_cmp_ch1_start_w           1           1      100.00 
                              cnt_gt_cmp_ch2_end_w           1           1      100.00 
                            cnt_gt_cmp_ch2_start_w           1           1      100.00 
                                    cnt_val_w[0-3]           1           1      100.00 
                                   cnt_val_w[4-15]           0           0        0.00 
                                     oc_comp_ch1_o           1           1      100.00 
                                     oc_comp_ch2_o           0           0        0.00 
                                     oc_main_ch1_o           1           1      100.00 
                                     oc_main_ch2_o           0           0        0.00 
                                        overflow_w           1           1      100.00 

Total Node Count     =         30 
Toggled Node Count   =         16 
Untoggled Node Count =         14 

Toggle Coverage      =      53.33% (32 of 60 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_prescaler
=== Design Unit: work.pwm_prescaler
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         66        50        16    75.75%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_prescaler --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                          ck_cnt_o           1           1      100.00 
                             psc_counter_reg[0-15]           1           1      100.00 
                              psc_shadow_reg[0-15]           0           1       50.00 

Total Node Count     =         33 
Toggled Node Count   =         17 
Untoggled Node Count =         16 

Toggle Coverage      =      75.75% (50 of 66 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_counter
=== Design Unit: work.pwm_counter
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         66        42        24    63.63%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_counter --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                              arr_shadow_reg[0-15]           1           1      100.00 
                                        cnt_o[0-3]           1           1      100.00 
                                       cnt_o[4-15]           0           0        0.00 
                                        overflow_o           1           1      100.00 

Total Node Count     =         33 
Toggled Node Count   =         21 
Untoggled Node Count =         12 

Toggle Coverage      =      63.63% (42 of 66 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1
=== Design Unit: work.pwm_comparator
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        10        62    13.88%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                  cmp_end_reg[0-1]           0           0        0.00 
                                    cmp_end_reg[2]           0           1       50.00 
                                 cmp_end_reg[3-15]           0           0        0.00 
                                  cmp_start_reg[0]           0           1       50.00 
                               cmp_start_reg[1-15]           0           0        0.00 
                                  cnt_eq_cmp_end_o           1           1      100.00 
                                cnt_eq_cmp_start_o           1           1      100.00 
                                  cnt_gt_cmp_end_o           1           1      100.00 
                                cnt_gt_cmp_start_o           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =          4 
Untoggled Node Count =         32 

Toggle Coverage      =      13.88% (10 of 72 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch1/u_oc_ref
=== Design Unit: work.pwm_oc_refgen
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        13         9         4    69.23%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch1/u_oc_ref

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
------------------------------------IF Branch------------------------------------
    51                                      8408     Count coming in to IF
    51              1                    ***0***                 if (mode_i) begin
    64              1                       8408                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***                     if (cmp_start_eq_i) begin
    56              1                    ***0***                     else if (cmp_end_eq_i) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         9         4    69.23%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch1/u_oc_ref --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
    53              1                         oc_a_ref_o <= 1'b1;
    54              1                         oc_b_ref_o <= 1'b0;
    57              1                         oc_a_ref_o <= 1'b0;
    58              1                         oc_b_ref_o <= 1'b1;

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch1/u_deadtime
=== Design Unit: work.pwm_oc_deadtime
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         5        29    14.70%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch1/u_deadtime --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   dt_counter_r[0]           1           1      100.00 
                                 dt_counter_r[1-7]           0           0        0.00 
                                   dtg_shadow_r[0]           0           1       50.00 
                                 dtg_shadow_r[1-7]           0           0        0.00 
                                      pwm_in_dly_r           1           1      100.00 

Total Node Count     =         17 
Toggled Node Count   =          2 
Untoggled Node Count =         15 

Toggle Coverage      =      14.70% (5 of 34 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch1
=== Design Unit: work.pwm_oc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         7         9    43.75%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
------------------------------------IF Branch------------------------------------
    66                                      4012     Count coming in to IF
    66              1                    ***0***         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
    66              2                       4012         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    93              1                    ***0***                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                    ***0***                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                    ***0***                 default: oc_main_mux_int = 1'b0;
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------CASE Branch------------------------------------
    101             1                    ***0***                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                    ***0***                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                    ***0***                 default: oc_comp_mux_int = 1'b0;
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    110                                     2673     Count coming in to IF
    110             1                    ***0***         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
    110             2                       2673         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                     2673     Count coming in to IF
    111             1                    ***0***         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
    111             2                       2673         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         3         4    42.85%

================================Expression Details================================

Expression Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch1 --

  File ../src/pwm/pwm_oc.v
-----------Focused Expression View (Bimodal)------------
Line       66 Item    1  (dtg_src_sel_i? oc_ref_b_int: oc_ref_a_int)
Expression totals: 1 of 3 input terms covered = 33.33%

       Input Term   Covered  Reason for no coverage                  Hint
      -----------  --------  --------------------------------------  --------------
    dtg_src_sel_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
     oc_ref_b_int         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  dtg_src_sel_i_0       -                                  
 Row   2:           0           0  dtg_src_sel_i_1       -                                  
 Row   3:           0           0  oc_ref_b_int_0        dtg_src_sel_i                      
 Row   4:           0           0  oc_ref_b_int_1        dtg_src_sel_i                      
 Row   5:           1           0  oc_ref_a_int_0        ~dtg_src_sel_i                     
 Row   6:           0           1  oc_ref_a_int_1        ~dtg_src_sel_i                     

-----------Focused Expression View (Bimodal)------------
Line       110 Item    1  (oc_main_pol_i? ~oc_main_mux_int: oc_main_mux_int)
Expression totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_main_pol_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  oc_main_pol_i_0       -                                  
 Row   2:           0           0  oc_main_pol_i_1       -                                  
 Row   3:           1           0  oc_main_mux_int_0     oc_main_pol_i, ~oc_main_pol_i      
 Row   4:           0           1  oc_main_mux_int_1     oc_main_pol_i, ~oc_main_pol_i      

-----------Focused Expression View (Bimodal)------------
Line       111 Item    1  (oc_comp_pol_i? ~oc_comp_mux_int: oc_comp_mux_int)
Expression totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_comp_pol_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  oc_comp_pol_i_0       -                                  
 Row   2:           0           0  oc_comp_pol_i_1       -                                  
 Row   3:           1           0  oc_comp_mux_int_0     oc_comp_pol_i, ~oc_comp_pol_i      
 Row   4:           0           1  oc_comp_mux_int_1     oc_comp_pol_i, ~oc_comp_pol_i      


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         8         6    57.14%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
    93              1                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                 default: oc_main_mux_int = 1'b0;
    101             1                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                 default: oc_comp_mux_int = 1'b0;

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2
=== Design Unit: work.pwm_comparator
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72         8        64    11.11%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_comparator_ch2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                 cmp_end_reg[0-15]           0           0        0.00 
                               cmp_start_reg[0-15]           0           0        0.00 
                                  cnt_eq_cmp_end_o           1           1      100.00 
                                cnt_eq_cmp_start_o           1           1      100.00 
                                  cnt_gt_cmp_end_o           1           1      100.00 
                                cnt_gt_cmp_start_o           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =          4 
Untoggled Node Count =         32 

Toggle Coverage      =      11.11% (8 of 72 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_oc_ref
=== Design Unit: work.pwm_oc_refgen
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        13         9         4    69.23%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_oc_ref

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
------------------------------------IF Branch------------------------------------
    51                                      2680     Count coming in to IF
    51              1                    ***0***                 if (mode_i) begin
    64              1                       2680                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***                     if (cmp_start_eq_i) begin
    56              1                    ***0***                     else if (cmp_end_eq_i) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         9         4    69.23%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_oc_ref --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
    53              1                         oc_a_ref_o <= 1'b1;
    54              1                         oc_b_ref_o <= 1'b0;
    57              1                         oc_a_ref_o <= 1'b0;
    58              1                         oc_b_ref_o <= 1'b1;

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime
=== Design Unit: work.pwm_oc_deadtime
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         8         1    88.88%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_deadtime.v
------------------------------------IF Branch------------------------------------
    59                                         4     Count coming in to IF
    59              1                    ***0***                     if (dt_counter_r < dtg_shadow_r)
    61              1                          4                     else begin
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         1         1    50.00%

================================Condition Details================================

Condition Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime --

  File ../src/pwm/pwm_oc_deadtime.v

----------------Focused Condition View-------------------
Line       59 Item    1  (dt_counter_r < dtg_shadow_r)
Condition totals: 0 of 1 input term covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (dt_counter_r < dtg_shadow_r)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (dt_counter_r < dtg_shadow_r)_0  -                             
  Row   2:    ***0***  (dt_counter_r < dtg_shadow_r)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        12         1    92.30%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_deadtime.v
    60              1                         dt_counter_r <= dt_counter_r + 1'b1;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         3        31     8.82%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2/u_deadtime --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                 dt_counter_r[0-7]           0           0        0.00 
                                   dtg_shadow_r[0]           0           1       50.00 
                                 dtg_shadow_r[1-7]           0           0        0.00 
                                      pwm_in_dly_r           1           1      100.00 

Total Node Count     =         17 
Toggled Node Count   =          1 
Untoggled Node Count =         16 

Toggle Coverage      =       8.82% (3 of 34 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2
=== Design Unit: work.pwm_oc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         5        11    31.25%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
------------------------------------IF Branch------------------------------------
    66                                         5     Count coming in to IF
    66              1                    ***0***         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
    66              2                          5         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    92              1                    ***0***                 2'b01: oc_main_mux_int = oc_ref_a_int;
    93              1                    ***0***                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                    ***0***                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                    ***0***                 default: oc_main_mux_int = 1'b0;
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------CASE Branch------------------------------------
    100             1                    ***0***                 2'b01: oc_comp_mux_int = oc_ref_b_int;
    101             1                    ***0***                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                    ***0***                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                    ***0***                 default: oc_comp_mux_int = 1'b0;
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------IF Branch------------------------------------
    110                                        2     Count coming in to IF
    110             1                    ***0***         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
    110             2                          2         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                        2     Count coming in to IF
    111             1                    ***0***         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
    111             2                          2         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         1         6    14.28%

================================Expression Details================================

Expression Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2 --

  File ../src/pwm/pwm_oc.v
-----------Focused Expression View (Bimodal)------------
Line       66 Item    1  (dtg_src_sel_i? oc_ref_b_int: oc_ref_a_int)
Expression totals: 1 of 3 input terms covered = 33.33%

       Input Term   Covered  Reason for no coverage                  Hint
      -----------  --------  --------------------------------------  --------------
    dtg_src_sel_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
     oc_ref_b_int         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  dtg_src_sel_i_0       -                                  
 Row   2:           0           0  dtg_src_sel_i_1       -                                  
 Row   3:           0           0  oc_ref_b_int_0        dtg_src_sel_i                      
 Row   4:           0           0  oc_ref_b_int_1        dtg_src_sel_i                      
 Row   5:           1           0  oc_ref_a_int_0        ~dtg_src_sel_i                     
 Row   6:           0           1  oc_ref_a_int_1        ~dtg_src_sel_i                     

-----------Focused Expression View (Bimodal)------------
Line       110 Item    1  (oc_main_pol_i? ~oc_main_mux_int: oc_main_mux_int)
Expression totals: 0 of 2 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_main_pol_i         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    oc_main_mux_int         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           0  oc_main_pol_i_0       -                                  
 Row   2:           0           0  oc_main_pol_i_1       -                                  
 Row   3:           1           0  oc_main_mux_int_0     oc_main_pol_i, ~oc_main_pol_i      
 Row   4:           0           0  oc_main_mux_int_1     oc_main_pol_i, ~oc_main_pol_i      

-----------Focused Expression View (Bimodal)------------
Line       111 Item    1  (oc_comp_pol_i? ~oc_comp_mux_int: oc_comp_mux_int)
Expression totals: 0 of 2 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_comp_pol_i         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    oc_comp_mux_int         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           0  oc_comp_pol_i_0       -                                  
 Row   2:           0           0  oc_comp_pol_i_1       -                                  
 Row   3:           1           0  oc_comp_mux_int_0     oc_comp_pol_i, ~oc_comp_pol_i      
 Row   4:           0           0  oc_comp_mux_int_1     oc_comp_pol_i, ~oc_comp_pol_i      


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         6         8    42.85%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
    92              1                 2'b01: oc_main_mux_int = oc_ref_a_int;
    93              1                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                 default: oc_main_mux_int = 1'b0;
    100             1                 2'b01: oc_comp_mux_int = oc_ref_b_int;
    101             1                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                 default: oc_comp_mux_int = 1'b0;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         14         8         6    57.14%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2/u_pwm_oc_ch2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     dtg_input_int           1           1      100.00 
                                    oc_comp_dt_int           1           1      100.00 
                                   oc_comp_mux_int           0           0        0.00 
                                    oc_main_dt_int           0           0        0.00 
                                   oc_main_mux_int           0           0        0.00 
                                      oc_ref_a_int           1           1      100.00 
                                      oc_ref_b_int           1           1      100.00 

Total Node Count     =          7 
Toggled Node Count   =          4 
Untoggled Node Count =          3 

Toggle Coverage      =      57.14% (8 of 14 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_2
=== Design Unit: work.pwm_core
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         60        32        28    53.33%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                          ck_cnt_w           1           1      100.00 
                              cnt_eq_cmp_ch1_end_w           1           1      100.00 
                            cnt_eq_cmp_ch1_start_w           1           1      100.00 
                              cnt_eq_cmp_ch2_end_w           1           1      100.00 
                            cnt_eq_cmp_ch2_start_w           1           1      100.00 
                              cnt_gt_cmp_ch1_end_w           1           1      100.00 
                            cnt_gt_cmp_ch1_start_w           1           1      100.00 
                              cnt_gt_cmp_ch2_end_w           1           1      100.00 
                            cnt_gt_cmp_ch2_start_w           1           1      100.00 
                                    cnt_val_w[0-3]           1           1      100.00 
                                   cnt_val_w[4-15]           0           0        0.00 
                                     oc_comp_ch1_o           1           1      100.00 
                                     oc_comp_ch2_o           0           0        0.00 
                                     oc_main_ch1_o           1           1      100.00 
                                     oc_main_ch2_o           0           0        0.00 
                                        overflow_w           1           1      100.00 

Total Node Count     =         30 
Toggled Node Count   =         16 
Untoggled Node Count =         14 

Toggle Coverage      =      53.33% (32 of 60 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_prescaler
=== Design Unit: work.pwm_prescaler
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         66        50        16    75.75%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_prescaler --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                          ck_cnt_o           1           1      100.00 
                             psc_counter_reg[0-15]           1           1      100.00 
                              psc_shadow_reg[0-15]           0           1       50.00 

Total Node Count     =         33 
Toggled Node Count   =         17 
Untoggled Node Count =         16 

Toggle Coverage      =      75.75% (50 of 66 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_counter
=== Design Unit: work.pwm_counter
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         66        42        24    63.63%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_counter --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                              arr_shadow_reg[0-15]           1           1      100.00 
                                        cnt_o[0-3]           1           1      100.00 
                                       cnt_o[4-15]           0           0        0.00 
                                        overflow_o           1           1      100.00 

Total Node Count     =         33 
Toggled Node Count   =         21 
Untoggled Node Count =         12 

Toggle Coverage      =      63.63% (42 of 66 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_comparator_ch1
=== Design Unit: work.pwm_comparator
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        10        62    13.88%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_comparator_ch1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                  cmp_end_reg[0-1]           0           0        0.00 
                                    cmp_end_reg[2]           0           1       50.00 
                                 cmp_end_reg[3-15]           0           0        0.00 
                                  cmp_start_reg[0]           0           1       50.00 
                               cmp_start_reg[1-15]           0           0        0.00 
                                  cnt_eq_cmp_end_o           1           1      100.00 
                                cnt_eq_cmp_start_o           1           1      100.00 
                                  cnt_gt_cmp_end_o           1           1      100.00 
                                cnt_gt_cmp_start_o           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =          4 
Untoggled Node Count =         32 

Toggle Coverage      =      13.88% (10 of 72 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_oc_ref
=== Design Unit: work.pwm_oc_refgen
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        13         9         4    69.23%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_oc_ref

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
------------------------------------IF Branch------------------------------------
    51                                      8406     Count coming in to IF
    51              1                    ***0***                 if (mode_i) begin
    64              1                       8406                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***                     if (cmp_start_eq_i) begin
    56              1                    ***0***                     else if (cmp_end_eq_i) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         9         4    69.23%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_oc_ref --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
    53              1                         oc_a_ref_o <= 1'b1;
    54              1                         oc_b_ref_o <= 1'b0;
    57              1                         oc_a_ref_o <= 1'b0;
    58              1                         oc_b_ref_o <= 1'b1;

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_deadtime
=== Design Unit: work.pwm_oc_deadtime
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         5        29    14.70%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1/u_deadtime --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   dt_counter_r[0]           1           1      100.00 
                                 dt_counter_r[1-7]           0           0        0.00 
                                   dtg_shadow_r[0]           0           1       50.00 
                                 dtg_shadow_r[1-7]           0           0        0.00 
                                      pwm_in_dly_r           1           1      100.00 

Total Node Count     =         17 
Toggled Node Count   =          2 
Untoggled Node Count =         15 

Toggle Coverage      =      14.70% (5 of 34 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1
=== Design Unit: work.pwm_oc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         7         9    43.75%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
------------------------------------IF Branch------------------------------------
    66                                      4010     Count coming in to IF
    66              1                    ***0***         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
    66              2                       4010         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    93              1                    ***0***                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                    ***0***                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                    ***0***                 default: oc_main_mux_int = 1'b0;
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------CASE Branch------------------------------------
    101             1                    ***0***                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                    ***0***                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                    ***0***                 default: oc_comp_mux_int = 1'b0;
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    110                                     2671     Count coming in to IF
    110             1                    ***0***         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
    110             2                       2671         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                     2673     Count coming in to IF
    111             1                    ***0***         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
    111             2                       2673         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         3         4    42.85%

================================Expression Details================================

Expression Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1 --

  File ../src/pwm/pwm_oc.v
-----------Focused Expression View (Bimodal)------------
Line       66 Item    1  (dtg_src_sel_i? oc_ref_b_int: oc_ref_a_int)
Expression totals: 1 of 3 input terms covered = 33.33%

       Input Term   Covered  Reason for no coverage                  Hint
      -----------  --------  --------------------------------------  --------------
    dtg_src_sel_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
     oc_ref_b_int         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  dtg_src_sel_i_0       -                                  
 Row   2:           0           0  dtg_src_sel_i_1       -                                  
 Row   3:           0           0  oc_ref_b_int_0        dtg_src_sel_i                      
 Row   4:           0           0  oc_ref_b_int_1        dtg_src_sel_i                      
 Row   5:           1           0  oc_ref_a_int_0        ~dtg_src_sel_i                     
 Row   6:           0           1  oc_ref_a_int_1        ~dtg_src_sel_i                     

-----------Focused Expression View (Bimodal)------------
Line       110 Item    1  (oc_main_pol_i? ~oc_main_mux_int: oc_main_mux_int)
Expression totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_main_pol_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  oc_main_pol_i_0       -                                  
 Row   2:           0           0  oc_main_pol_i_1       -                                  
 Row   3:           1           0  oc_main_mux_int_0     oc_main_pol_i, ~oc_main_pol_i      
 Row   4:           0           1  oc_main_mux_int_1     oc_main_pol_i, ~oc_main_pol_i      

-----------Focused Expression View (Bimodal)------------
Line       111 Item    1  (oc_comp_pol_i? ~oc_comp_mux_int: oc_comp_mux_int)
Expression totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_comp_pol_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  oc_comp_pol_i_0       -                                  
 Row   2:           0           0  oc_comp_pol_i_1       -                                  
 Row   3:           1           0  oc_comp_mux_int_0     oc_comp_pol_i, ~oc_comp_pol_i      
 Row   4:           0           1  oc_comp_mux_int_1     oc_comp_pol_i, ~oc_comp_pol_i      


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         8         6    57.14%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
    93              1                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                 default: oc_main_mux_int = 1'b0;
    101             1                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                 default: oc_comp_mux_int = 1'b0;

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_comparator_ch2
=== Design Unit: work.pwm_comparator
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72         8        64    11.11%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_comparator_ch2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                 cmp_end_reg[0-15]           0           0        0.00 
                               cmp_start_reg[0-15]           0           0        0.00 
                                  cnt_eq_cmp_end_o           1           1      100.00 
                                cnt_eq_cmp_start_o           1           1      100.00 
                                  cnt_gt_cmp_end_o           1           1      100.00 
                                cnt_gt_cmp_start_o           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =          4 
Untoggled Node Count =         32 

Toggle Coverage      =      11.11% (8 of 72 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_oc_ref
=== Design Unit: work.pwm_oc_refgen
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        13         9         4    69.23%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_oc_ref

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
------------------------------------IF Branch------------------------------------
    51                                      2678     Count coming in to IF
    51              1                    ***0***                 if (mode_i) begin
    64              1                       2678                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***                     if (cmp_start_eq_i) begin
    56              1                    ***0***                     else if (cmp_end_eq_i) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         9         4    69.23%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_oc_ref --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
    53              1                         oc_a_ref_o <= 1'b1;
    54              1                         oc_b_ref_o <= 1'b0;
    57              1                         oc_a_ref_o <= 1'b0;
    58              1                         oc_b_ref_o <= 1'b1;

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime
=== Design Unit: work.pwm_oc_deadtime
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         8         1    88.88%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_deadtime.v
------------------------------------IF Branch------------------------------------
    59                                         4     Count coming in to IF
    59              1                    ***0***                     if (dt_counter_r < dtg_shadow_r)
    61              1                          4                     else begin
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         1         1    50.00%

================================Condition Details================================

Condition Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime --

  File ../src/pwm/pwm_oc_deadtime.v

----------------Focused Condition View-------------------
Line       59 Item    1  (dt_counter_r < dtg_shadow_r)
Condition totals: 0 of 1 input term covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (dt_counter_r < dtg_shadow_r)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (dt_counter_r < dtg_shadow_r)_0  -                             
  Row   2:    ***0***  (dt_counter_r < dtg_shadow_r)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        12         1    92.30%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_deadtime.v
    60              1                         dt_counter_r <= dt_counter_r + 1'b1;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         3        31     8.82%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2/u_deadtime --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                 dt_counter_r[0-7]           0           0        0.00 
                                   dtg_shadow_r[0]           0           1       50.00 
                                 dtg_shadow_r[1-7]           0           0        0.00 
                                      pwm_in_dly_r           1           1      100.00 

Total Node Count     =         17 
Toggled Node Count   =          1 
Untoggled Node Count =         16 

Toggle Coverage      =       8.82% (3 of 34 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2
=== Design Unit: work.pwm_oc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         5        11    31.25%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
------------------------------------IF Branch------------------------------------
    66                                         5     Count coming in to IF
    66              1                    ***0***         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
    66              2                          5         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    92              1                    ***0***                 2'b01: oc_main_mux_int = oc_ref_a_int;
    93              1                    ***0***                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                    ***0***                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                    ***0***                 default: oc_main_mux_int = 1'b0;
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------CASE Branch------------------------------------
    100             1                    ***0***                 2'b01: oc_comp_mux_int = oc_ref_b_int;
    101             1                    ***0***                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                    ***0***                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                    ***0***                 default: oc_comp_mux_int = 1'b0;
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------IF Branch------------------------------------
    110                                        2     Count coming in to IF
    110             1                    ***0***         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
    110             2                          2         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                        2     Count coming in to IF
    111             1                    ***0***         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
    111             2                          2         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         1         6    14.28%

================================Expression Details================================

Expression Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2 --

  File ../src/pwm/pwm_oc.v
-----------Focused Expression View (Bimodal)------------
Line       66 Item    1  (dtg_src_sel_i? oc_ref_b_int: oc_ref_a_int)
Expression totals: 1 of 3 input terms covered = 33.33%

       Input Term   Covered  Reason for no coverage                  Hint
      -----------  --------  --------------------------------------  --------------
    dtg_src_sel_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
     oc_ref_b_int         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  dtg_src_sel_i_0       -                                  
 Row   2:           0           0  dtg_src_sel_i_1       -                                  
 Row   3:           0           0  oc_ref_b_int_0        dtg_src_sel_i                      
 Row   4:           0           0  oc_ref_b_int_1        dtg_src_sel_i                      
 Row   5:           1           0  oc_ref_a_int_0        ~dtg_src_sel_i                     
 Row   6:           0           1  oc_ref_a_int_1        ~dtg_src_sel_i                     

-----------Focused Expression View (Bimodal)------------
Line       110 Item    1  (oc_main_pol_i? ~oc_main_mux_int: oc_main_mux_int)
Expression totals: 0 of 2 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_main_pol_i         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    oc_main_mux_int         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           0  oc_main_pol_i_0       -                                  
 Row   2:           0           0  oc_main_pol_i_1       -                                  
 Row   3:           1           0  oc_main_mux_int_0     oc_main_pol_i, ~oc_main_pol_i      
 Row   4:           0           0  oc_main_mux_int_1     oc_main_pol_i, ~oc_main_pol_i      

-----------Focused Expression View (Bimodal)------------
Line       111 Item    1  (oc_comp_pol_i? ~oc_comp_mux_int: oc_comp_mux_int)
Expression totals: 0 of 2 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_comp_pol_i         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    oc_comp_mux_int         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           0  oc_comp_pol_i_0       -                                  
 Row   2:           0           0  oc_comp_pol_i_1       -                                  
 Row   3:           1           0  oc_comp_mux_int_0     oc_comp_pol_i, ~oc_comp_pol_i      
 Row   4:           0           0  oc_comp_mux_int_1     oc_comp_pol_i, ~oc_comp_pol_i      


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         6         8    42.85%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
    92              1                 2'b01: oc_main_mux_int = oc_ref_a_int;
    93              1                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                 default: oc_main_mux_int = 1'b0;
    100             1                 2'b01: oc_comp_mux_int = oc_ref_b_int;
    101             1                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                 default: oc_comp_mux_int = 1'b0;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         14         8         6    57.14%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3/u_pwm_oc_ch2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     dtg_input_int           1           1      100.00 
                                    oc_comp_dt_int           1           1      100.00 
                                   oc_comp_mux_int           0           0        0.00 
                                    oc_main_dt_int           0           0        0.00 
                                   oc_main_mux_int           0           0        0.00 
                                      oc_ref_a_int           1           1      100.00 
                                      oc_ref_b_int           1           1      100.00 

Total Node Count     =          7 
Toggled Node Count   =          4 
Untoggled Node Count =          3 

Toggle Coverage      =      57.14% (8 of 14 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_3
=== Design Unit: work.pwm_core
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         60        32        28    53.33%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_3 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                          ck_cnt_w           1           1      100.00 
                              cnt_eq_cmp_ch1_end_w           1           1      100.00 
                            cnt_eq_cmp_ch1_start_w           1           1      100.00 
                              cnt_eq_cmp_ch2_end_w           1           1      100.00 
                            cnt_eq_cmp_ch2_start_w           1           1      100.00 
                              cnt_gt_cmp_ch1_end_w           1           1      100.00 
                            cnt_gt_cmp_ch1_start_w           1           1      100.00 
                              cnt_gt_cmp_ch2_end_w           1           1      100.00 
                            cnt_gt_cmp_ch2_start_w           1           1      100.00 
                                    cnt_val_w[0-3]           1           1      100.00 
                                   cnt_val_w[4-15]           0           0        0.00 
                                     oc_comp_ch1_o           1           1      100.00 
                                     oc_comp_ch2_o           0           0        0.00 
                                     oc_main_ch1_o           1           1      100.00 
                                     oc_main_ch2_o           0           0        0.00 
                                        overflow_w           1           1      100.00 

Total Node Count     =         30 
Toggled Node Count   =         16 
Untoggled Node Count =         14 

Toggle Coverage      =      53.33% (32 of 60 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_prescaler
=== Design Unit: work.pwm_prescaler
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         66        50        16    75.75%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_prescaler --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                          ck_cnt_o           1           1      100.00 
                             psc_counter_reg[0-15]           1           1      100.00 
                              psc_shadow_reg[0-15]           0           1       50.00 

Total Node Count     =         33 
Toggled Node Count   =         17 
Untoggled Node Count =         16 

Toggle Coverage      =      75.75% (50 of 66 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_counter
=== Design Unit: work.pwm_counter
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         66        42        24    63.63%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_counter --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                              arr_shadow_reg[0-15]           1           1      100.00 
                                        cnt_o[0-3]           1           1      100.00 
                                       cnt_o[4-15]           0           0        0.00 
                                        overflow_o           1           1      100.00 

Total Node Count     =         33 
Toggled Node Count   =         21 
Untoggled Node Count =         12 

Toggle Coverage      =      63.63% (42 of 66 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch1
=== Design Unit: work.pwm_comparator
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        10        62    13.88%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                  cmp_end_reg[0-1]           0           0        0.00 
                                    cmp_end_reg[2]           0           1       50.00 
                                 cmp_end_reg[3-15]           0           0        0.00 
                                  cmp_start_reg[0]           0           1       50.00 
                               cmp_start_reg[1-15]           0           0        0.00 
                                  cnt_eq_cmp_end_o           1           1      100.00 
                                cnt_eq_cmp_start_o           1           1      100.00 
                                  cnt_gt_cmp_end_o           1           1      100.00 
                                cnt_gt_cmp_start_o           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =          4 
Untoggled Node Count =         32 

Toggle Coverage      =      13.88% (10 of 72 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_oc_ref
=== Design Unit: work.pwm_oc_refgen
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        13         9         4    69.23%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_oc_ref

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
------------------------------------IF Branch------------------------------------
    51                                      8407     Count coming in to IF
    51              1                    ***0***                 if (mode_i) begin
    64              1                       8407                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***                     if (cmp_start_eq_i) begin
    56              1                    ***0***                     else if (cmp_end_eq_i) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         9         4    69.23%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_oc_ref --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
    53              1                         oc_a_ref_o <= 1'b1;
    54              1                         oc_b_ref_o <= 1'b0;
    57              1                         oc_a_ref_o <= 1'b0;
    58              1                         oc_b_ref_o <= 1'b1;

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime
=== Design Unit: work.pwm_oc_deadtime
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         5        29    14.70%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1/u_deadtime --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   dt_counter_r[0]           1           1      100.00 
                                 dt_counter_r[1-7]           0           0        0.00 
                                   dtg_shadow_r[0]           0           1       50.00 
                                 dtg_shadow_r[1-7]           0           0        0.00 
                                      pwm_in_dly_r           1           1      100.00 

Total Node Count     =         17 
Toggled Node Count   =          2 
Untoggled Node Count =         15 

Toggle Coverage      =      14.70% (5 of 34 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1
=== Design Unit: work.pwm_oc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         7         9    43.75%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
------------------------------------IF Branch------------------------------------
    66                                      4012     Count coming in to IF
    66              1                    ***0***         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
    66              2                       4012         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    93              1                    ***0***                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                    ***0***                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                    ***0***                 default: oc_main_mux_int = 1'b0;
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------CASE Branch------------------------------------
    101             1                    ***0***                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                    ***0***                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                    ***0***                 default: oc_comp_mux_int = 1'b0;
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    110                                     2673     Count coming in to IF
    110             1                    ***0***         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
    110             2                       2673         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                     2673     Count coming in to IF
    111             1                    ***0***         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
    111             2                       2673         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         3         4    42.85%

================================Expression Details================================

Expression Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1 --

  File ../src/pwm/pwm_oc.v
-----------Focused Expression View (Bimodal)------------
Line       66 Item    1  (dtg_src_sel_i? oc_ref_b_int: oc_ref_a_int)
Expression totals: 1 of 3 input terms covered = 33.33%

       Input Term   Covered  Reason for no coverage                  Hint
      -----------  --------  --------------------------------------  --------------
    dtg_src_sel_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
     oc_ref_b_int         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  dtg_src_sel_i_0       -                                  
 Row   2:           0           0  dtg_src_sel_i_1       -                                  
 Row   3:           0           0  oc_ref_b_int_0        dtg_src_sel_i                      
 Row   4:           0           0  oc_ref_b_int_1        dtg_src_sel_i                      
 Row   5:           1           0  oc_ref_a_int_0        ~dtg_src_sel_i                     
 Row   6:           0           1  oc_ref_a_int_1        ~dtg_src_sel_i                     

-----------Focused Expression View (Bimodal)------------
Line       110 Item    1  (oc_main_pol_i? ~oc_main_mux_int: oc_main_mux_int)
Expression totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_main_pol_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  oc_main_pol_i_0       -                                  
 Row   2:           0           0  oc_main_pol_i_1       -                                  
 Row   3:           1           0  oc_main_mux_int_0     oc_main_pol_i, ~oc_main_pol_i      
 Row   4:           0           1  oc_main_mux_int_1     oc_main_pol_i, ~oc_main_pol_i      

-----------Focused Expression View (Bimodal)------------
Line       111 Item    1  (oc_comp_pol_i? ~oc_comp_mux_int: oc_comp_mux_int)
Expression totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_comp_pol_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  oc_comp_pol_i_0       -                                  
 Row   2:           0           0  oc_comp_pol_i_1       -                                  
 Row   3:           1           0  oc_comp_mux_int_0     oc_comp_pol_i, ~oc_comp_pol_i      
 Row   4:           0           1  oc_comp_mux_int_1     oc_comp_pol_i, ~oc_comp_pol_i      


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         8         6    57.14%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
    93              1                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                 default: oc_main_mux_int = 1'b0;
    101             1                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                 default: oc_comp_mux_int = 1'b0;

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2
=== Design Unit: work.pwm_comparator
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72         8        64    11.11%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_comparator_ch2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                 cmp_end_reg[0-15]           0           0        0.00 
                               cmp_start_reg[0-15]           0           0        0.00 
                                  cnt_eq_cmp_end_o           1           1      100.00 
                                cnt_eq_cmp_start_o           1           1      100.00 
                                  cnt_gt_cmp_end_o           1           1      100.00 
                                cnt_gt_cmp_start_o           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =          4 
Untoggled Node Count =         32 

Toggle Coverage      =      11.11% (8 of 72 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref
=== Design Unit: work.pwm_oc_refgen
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        13         9         4    69.23%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
------------------------------------IF Branch------------------------------------
    51                                      2680     Count coming in to IF
    51              1                    ***0***                 if (mode_i) begin
    64              1                       2680                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***                     if (cmp_start_eq_i) begin
    56              1                    ***0***                     else if (cmp_end_eq_i) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         9         4    69.23%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_oc_ref --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_refgen.v
    53              1                         oc_a_ref_o <= 1'b1;
    54              1                         oc_b_ref_o <= 1'b0;
    57              1                         oc_a_ref_o <= 1'b0;
    58              1                         oc_b_ref_o <= 1'b1;

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime
=== Design Unit: work.pwm_oc_deadtime
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         8         1    88.88%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_deadtime.v
------------------------------------IF Branch------------------------------------
    59                                         4     Count coming in to IF
    59              1                    ***0***                     if (dt_counter_r < dtg_shadow_r)
    61              1                          4                     else begin
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         1         1    50.00%

================================Condition Details================================

Condition Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime --

  File ../src/pwm/pwm_oc_deadtime.v

----------------Focused Condition View-------------------
Line       59 Item    1  (dt_counter_r < dtg_shadow_r)
Condition totals: 0 of 1 input term covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (dt_counter_r < dtg_shadow_r)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (dt_counter_r < dtg_shadow_r)_0  -                             
  Row   2:    ***0***  (dt_counter_r < dtg_shadow_r)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        12         1    92.30%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc_deadtime.v
    60              1                         dt_counter_r <= dt_counter_r + 1'b1;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         3        31     8.82%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2/u_deadtime --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                 dt_counter_r[0-7]           0           0        0.00 
                                   dtg_shadow_r[0]           0           1       50.00 
                                 dtg_shadow_r[1-7]           0           0        0.00 
                                      pwm_in_dly_r           1           1      100.00 

Total Node Count     =         17 
Toggled Node Count   =          1 
Untoggled Node Count =         16 

Toggle Coverage      =       8.82% (3 of 34 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2
=== Design Unit: work.pwm_oc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         5        11    31.25%

================================Branch Details================================

Branch Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
------------------------------------IF Branch------------------------------------
    66                                         5     Count coming in to IF
    66              1                    ***0***         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
    66              2                          5         assign dtg_input_int = (dtg_src_sel_i) ?  oc_ref_b_int : oc_ref_a_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    92              1                    ***0***                 2'b01: oc_main_mux_int = oc_ref_a_int;
    93              1                    ***0***                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                    ***0***                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                    ***0***                 default: oc_main_mux_int = 1'b0;
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------CASE Branch------------------------------------
    100             1                    ***0***                 2'b01: oc_comp_mux_int = oc_ref_b_int;
    101             1                    ***0***                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                    ***0***                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                    ***0***                 default: oc_comp_mux_int = 1'b0;
Branch totals: 1 hit of 5 branches = 20.00%

------------------------------------IF Branch------------------------------------
    110                                        2     Count coming in to IF
    110             1                    ***0***         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
    110             2                          2         assign oc_main_o = (oc_main_pol_i) ? ~oc_main_mux_int : oc_main_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    111                                        2     Count coming in to IF
    111             1                    ***0***         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
    111             2                          2         assign oc_comp_o = (oc_comp_pol_i) ? ~oc_comp_mux_int : oc_comp_mux_int;
Branch totals: 1 hit of 2 branches = 50.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         1         6    14.28%

================================Expression Details================================

Expression Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2 --

  File ../src/pwm/pwm_oc.v
-----------Focused Expression View (Bimodal)------------
Line       66 Item    1  (dtg_src_sel_i? oc_ref_b_int: oc_ref_a_int)
Expression totals: 1 of 3 input terms covered = 33.33%

       Input Term   Covered  Reason for no coverage                  Hint
      -----------  --------  --------------------------------------  --------------
    dtg_src_sel_i         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
     oc_ref_b_int         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  dtg_src_sel_i_0       -                                  
 Row   2:           0           0  dtg_src_sel_i_1       -                                  
 Row   3:           0           0  oc_ref_b_int_0        dtg_src_sel_i                      
 Row   4:           0           0  oc_ref_b_int_1        dtg_src_sel_i                      
 Row   5:           1           0  oc_ref_a_int_0        ~dtg_src_sel_i                     
 Row   6:           0           1  oc_ref_a_int_1        ~dtg_src_sel_i                     

-----------Focused Expression View (Bimodal)------------
Line       110 Item    1  (oc_main_pol_i? ~oc_main_mux_int: oc_main_mux_int)
Expression totals: 0 of 2 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_main_pol_i         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    oc_main_mux_int         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           0  oc_main_pol_i_0       -                                  
 Row   2:           0           0  oc_main_pol_i_1       -                                  
 Row   3:           1           0  oc_main_mux_int_0     oc_main_pol_i, ~oc_main_pol_i      
 Row   4:           0           0  oc_main_mux_int_1     oc_main_pol_i, ~oc_main_pol_i      

-----------Focused Expression View (Bimodal)------------
Line       111 Item    1  (oc_comp_pol_i? ~oc_comp_mux_int: oc_comp_mux_int)
Expression totals: 0 of 2 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
      oc_comp_pol_i         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    oc_comp_mux_int         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           0  oc_comp_pol_i_0       -                                  
 Row   2:           0           0  oc_comp_pol_i_1       -                                  
 Row   3:           1           0  oc_comp_mux_int_0     oc_comp_pol_i, ~oc_comp_pol_i      
 Row   4:           0           0  oc_comp_mux_int_1     oc_comp_pol_i, ~oc_comp_pol_i      


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         6         8    42.85%

================================Statement Details================================

Statement Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/pwm/pwm_oc.v
    92              1                 2'b01: oc_main_mux_int = oc_ref_a_int;
    93              1                 2'b10: oc_main_mux_int = dtg_input_int;
    94              1                 2'b11: oc_main_mux_int = oc_main_dt_int;
    95              1                 default: oc_main_mux_int = 1'b0;
    100             1                 2'b01: oc_comp_mux_int = oc_ref_b_int;
    101             1                 2'b10: oc_comp_mux_int = dtg_input_int;
    102             1                 2'b11: oc_comp_mux_int = oc_comp_dt_int;
    103             1                 default: oc_comp_mux_int = 1'b0;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         14         8         6    57.14%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4/u_pwm_oc_ch2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     dtg_input_int           1           1      100.00 
                                    oc_comp_dt_int           1           1      100.00 
                                   oc_comp_mux_int           0           0        0.00 
                                    oc_main_dt_int           0           0        0.00 
                                   oc_main_mux_int           0           0        0.00 
                                      oc_ref_a_int           1           1      100.00 
                                      oc_ref_b_int           1           1      100.00 

Total Node Count     =          7 
Toggled Node Count   =          4 
Untoggled Node Count =          3 

Toggle Coverage      =      57.14% (8 of 14 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut/u_pwm_core_4
=== Design Unit: work.pwm_core
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         60        32        28    53.33%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut/u_pwm_core_4 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                          ck_cnt_w           1           1      100.00 
                              cnt_eq_cmp_ch1_end_w           1           1      100.00 
                            cnt_eq_cmp_ch1_start_w           1           1      100.00 
                              cnt_eq_cmp_ch2_end_w           1           1      100.00 
                            cnt_eq_cmp_ch2_start_w           1           1      100.00 
                              cnt_gt_cmp_ch1_end_w           1           1      100.00 
                            cnt_gt_cmp_ch1_start_w           1           1      100.00 
                              cnt_gt_cmp_ch2_end_w           1           1      100.00 
                            cnt_gt_cmp_ch2_start_w           1           1      100.00 
                                    cnt_val_w[0-3]           1           1      100.00 
                                   cnt_val_w[4-15]           0           0        0.00 
                                     oc_comp_ch1_o           1           1      100.00 
                                     oc_comp_ch2_o           0           0        0.00 
                                     oc_main_ch1_o           1           1      100.00 
                                     oc_main_ch2_o           0           0        0.00 
                                        overflow_w           1           1      100.00 

Total Node Count     =         30 
Toggled Node Count   =         16 
Untoggled Node Count =         14 

Toggle Coverage      =      53.33% (32 of 60 bins)

=================================================================================
=== Instance: /tb/uut/pwm_top_dut
=== Design Unit: work.pwm_top
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1032       178       854    17.24%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut/pwm_top_dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                arr_preload_1_w[0]           0           0        0.00 
                              arr_preload_1_w[1-2]           1           1      100.00 
                                arr_preload_1_w[3]           0           0        0.00 
                             arr_preload_1_w[4-15]           1           1      100.00 
                                arr_preload_2_w[0]           0           0        0.00 
                              arr_preload_2_w[1-2]           1           0       50.00 
                                arr_preload_2_w[3]           0           0        0.00 
                             arr_preload_2_w[4-15]           1           0       50.00 
                                arr_preload_3_w[0]           0           0        0.00 
                              arr_preload_3_w[1-2]           1           0       50.00 
                                arr_preload_3_w[3]           0           0        0.00 
                             arr_preload_3_w[4-15]           1           0       50.00 
                                arr_preload_4_w[0]           0           0        0.00 
                              arr_preload_4_w[1-2]           1           0       50.00 
                                arr_preload_4_w[3]           0           0        0.00 
                             arr_preload_4_w[4-15]           1           0       50.00 
                                  cfg_reg_ch1[0-1]           0           0        0.00 
                                    cfg_reg_ch1[2]           1           1      100.00 
                                    cfg_reg_ch1[3]           0           0        0.00 
                                    cfg_reg_ch1[4]           1           1      100.00 
                                  cfg_reg_ch1[5-7]           0           0        0.00 
                                  cfg_reg_ch2[0-7]           0           0        0.00 
                                  cfg_reg_ch3[0-1]           0           0        0.00 
                                    cfg_reg_ch3[2]           0           1       50.00 
                                    cfg_reg_ch3[3]           0           0        0.00 
                                    cfg_reg_ch3[4]           0           1       50.00 
                                  cfg_reg_ch3[5-7]           0           0        0.00 
                                  cfg_reg_ch4[0-7]           0           0        0.00 
                                  cfg_reg_ch5[0-1]           0           0        0.00 
                                    cfg_reg_ch5[2]           0           1       50.00 
                                    cfg_reg_ch5[3]           0           0        0.00 
                                    cfg_reg_ch5[4]           0           1       50.00 
                                  cfg_reg_ch5[5-7]           0           0        0.00 
                                  cfg_reg_ch6[0-7]           0           0        0.00 
                                  cfg_reg_ch7[0-1]           0           0        0.00 
                                    cfg_reg_ch7[2]           0           1       50.00 
                                    cfg_reg_ch7[3]           0           0        0.00 
                                    cfg_reg_ch7[4]           0           1       50.00 
                                  cfg_reg_ch7[5-7]           0           0        0.00 
                                  cfg_reg_ch8[0-7]           0           0        0.00 
                                cmp_ch1_end_w[0-1]           0           0        0.00 
                                  cmp_ch1_end_w[2]           1           1      100.00 
                               cmp_ch1_end_w[3-15]           0           0        0.00 
                                cmp_ch1_start_w[0]           1           1      100.00 
                             cmp_ch1_start_w[1-15]           0           0        0.00 
                               cmp_ch2_end_w[0-15]           0           0        0.00 
                             cmp_ch2_start_w[0-15]           0           0        0.00 
                                cmp_ch3_end_w[0-1]           0           0        0.00 
                                  cmp_ch3_end_w[2]           0           1       50.00 
                               cmp_ch3_end_w[3-15]           0           0        0.00 
                                cmp_ch3_start_w[0]           0           1       50.00 
                             cmp_ch3_start_w[1-15]           0           0        0.00 
                               cmp_ch4_end_w[0-15]           0           0        0.00 
                             cmp_ch4_start_w[0-15]           0           0        0.00 
                                cmp_ch5_end_w[0-1]           0           0        0.00 
                                  cmp_ch5_end_w[2]           0           1       50.00 
                               cmp_ch5_end_w[3-15]           0           0        0.00 
                                cmp_ch5_start_w[0]           0           1       50.00 
                             cmp_ch5_start_w[1-15]           0           0        0.00 
                               cmp_ch6_end_w[0-15]           0           0        0.00 
                             cmp_ch6_start_w[0-15]           0           0        0.00 
                                cmp_ch7_end_w[0-1]           0           0        0.00 
                                  cmp_ch7_end_w[2]           0           1       50.00 
                               cmp_ch7_end_w[3-15]           0           0        0.00 
                                cmp_ch7_start_w[0]           0           1       50.00 
                             cmp_ch7_start_w[1-15]           0           0        0.00 
                               cmp_ch8_end_w[0-15]           0           0        0.00 
                             cmp_ch8_start_w[0-15]           0           0        0.00 
                                        cnt_en_1_w           1           1      100.00 
                                        cnt_en_2_w           1           1      100.00 
                                        cnt_en_3_w           1           1      100.00 
                                        cnt_en_4_w           1           1      100.00 
                                    dtg_ch1_w[0-7]           0           0        0.00 
                                    dtg_ch2_w[0-7]           0           0        0.00 
                                    dtg_ch3_w[0-7]           0           0        0.00 
                                    dtg_ch4_w[0-7]           0           0        0.00 
                                    dtg_ch5_w[0-7]           0           0        0.00 
                                    dtg_ch6_w[0-7]           0           0        0.00 
                                    dtg_ch7_w[0-7]           0           0        0.00 
                                    dtg_ch8_w[0-7]           0           0        0.00 
                             psc_preload_1_w[0-15]           1           1      100.00 
                             psc_preload_2_w[0-15]           0           1       50.00 
                             psc_preload_3_w[0-15]           0           1       50.00 
                             psc_preload_4_w[0-15]           0           1       50.00 

Total Node Count     =        516 
Toggled Node Count   =         38 
Untoggled Node Count =        478 

Toggle Coverage      =      17.24% (178 of 1032 bins)

=================================================================================
=== Instance: /tb/uut
=== Design Unit: work.top
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        46        40    53.48%

================================Toggle Details================================

Toggle Coverage for instance /tb/uut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                         addr[0-5]           1           1      100.00 
                                         addr[6-7]           0           0        0.00 
                                           capture           0           0        0.00 
                                             rd_en           0           0        0.00 
                                       rdata[0-15]           0           0        0.00 
                                       wdata[0-15]           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         23 
Untoggled Node Count =         20 

Toggle Coverage      =      53.48% (46 of 86 bins)

=================================================================================
=== Instance: /tb
=== Design Unit: work.tb
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        76        38        38    50.00%

================================Branch Details================================

Branch Coverage for instance /tb

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../tb/i2c_task.v
------------------------------------IF Branch------------------------------------
    20                                        64     Count coming in to IF
    20              1                    ***0***                 if(!tb.ack_respone) begin
    24              1                         64                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                   ***0***     Count coming in to IF
    54              1                    ***0***                 if(!tb.ack_respone) begin
    58              1                    ***0***                 else begin
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60              1                    ***0***                     if(cmp_data !== rdata) begin
    64              1                    ***0***                     else $display("[PASS ] rdata match    | expect = 0x%0h | recv = 0x%0h", cmp_data, rdata);
Branch totals: 0 hits of 2 branches = 0.00%


  File ./run_test.v
------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                          1                 $display("[FAILED] tb.pwm_ch2_a_o = 1");
    40              1                    ***0***                 tb.error = tb.error + 1;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                         1     Count coming in to IF
    47              1                          1     
    48              1                    ***0***             $display("");
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    63                                         1     Count coming in to IF
    63              1                          1             
    64              1                    ***0***             @(posedge tb.clk_pwm); @(posedge tb.clk_pwm);
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    71                                         1     Count coming in to IF
    71              1                          1                 tb.error = tb.error + 1;
    72              1                    ***0***             end else $display("[PASS ] tb.pwm_ch1_b_o = 1");
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    88                                         1     Count coming in to IF
    88              1                          1             i2c_write (0, 0);
    89              1                    ***0***             i2c_write (8'd3     , 0);
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    96                                         1     Count coming in to IF
    96              1                          1             i2c_write (base + 7 ,{8'b0,8'h14});
    97              1                    ***0***             i2c_write (0, 16'hf);
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    113                                        1     Count coming in to IF
    113             1                          1             end else $display("[PASS ] tb.pwm_ch4_a_o = 0");
    114             1                    ***0***             if(tb.pwm_ch4_b_o) begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    121                                        1     Count coming in to IF
    121             1                          1             $display("----------------- CMP = 16'hffff --------------");
    122             1                    ***0***             
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    159                                        1     Count coming in to IF
    159             1                          1             base = 26;
    160             1                    ***0***             i2c_write (0, 0);
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    167                                        1     Count coming in to IF
    167             1                          1             i2c_write (base + 5 , 0);
    168             1                    ***0***             i2c_write (base + 7 ,{8'b0,8'h14});
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    184                                        1     Count coming in to IF
    184             1                          1                 tb.error = tb.error + 1;
    185             1                    ***0***             end else $display("[PASS ] tb.pwm_ch6_a_o = 0");
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    192                                        1     Count coming in to IF
    192             1                          1             $display("");
    193             1                    ***0***             $display("----------------- CMP = 16'hffff --------------");
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    209                                        1     Count coming in to IF
    209             1                          1             if(!tb.pwm_ch5_a_o)begin
    210             1                    ***0***                 $display("[FAILED] tb.pwm_ch5_a_o = 0");
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    217                                        1     Count coming in to IF
    217             1                          1     
    218             1                    ***0***             if(!tb.pwm_ch6_a_o)begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    234                                        1     Count coming in to IF
    234             1                          1             i2c_write (8'd8     , 2);
    235             1                    ***0***             i2c_write (base     , 0);
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    242                                        1     Count coming in to IF
    242             1                          1     
    243             1                    ***0***             
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    276                                        1     Count coming in to IF
    276             1                          1             i2c_write (base + 7 ,{8'b0,8'h14});
    277             1                    ***0***             i2c_write (0, 16'hf);
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    284                                        1     Count coming in to IF
    284             1                          1             end else $display("[PASS ] tb.pwm_ch7_a_o = 1");
    285             1                    ***0***             if(!tb.pwm_ch7_b_o) begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    301                                        1     Count coming in to IF
    301             1                          1             $display("TEST RESULT: %s",   (tb.error != 0) ? "FAILED" : "PASSED");
    302             1                    ***0***             $display("-----------------------------------------------");
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    309                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    326                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    334                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    351                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    359                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    393                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    401                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    418                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    426                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    443                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    451                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    468                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    476                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    490                                        1     Count coming in to IF
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /tb --

  File ../tb/i2c_task.v
----------------Focused Condition View-------------------
Line       60 Item    1  (cmp_data !== rdata)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (cmp_data !== rdata)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (cmp_data !== rdata)_0  -                             
  Row   2:    ***0***  (cmp_data !== rdata)_1  -                             


----------------Focused Condition View-------------------
Line       490 Item    1  (error != 0)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (error != 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (error != 0)_0        -                             
  Row   2:    ***0***  (error != 0)_1        -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     435       337        98    77.47%

================================Statement Details================================

Statement Coverage for instance /tb --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../tb/i2c_task.v
    21              1                     $display("NACK: Slave not respone");
    22              1                     tb.error = tb.error + 1;
    39              1                 $display("[READ ] read data at addr = 0x%0d", reg_address);
    40              1                 tb.ack_respone = 0;
    41              1                 rdata = 0;
    42              1                 i2c_start();
    43              1                 i2c_send_byte({SLAVE_ADD, 1'b0});  i2c_slave_ack();
    43              2     
    44              1                 i2c_send_byte(reg_address);  i2c_slave_ack();
    44              2     
    46              1                 i2c_start();
    47              1                 i2c_send_byte({SLAVE_ADD, 1'b1});  i2c_slave_ack();
    47              2     
    49              1                 i2c_read_byte(rdata[15:8]      );  i2c_master_ack(1);
    49              2     
    50              1                 i2c_read_byte(rdata[7 :0]      );  i2c_master_ack(0);
    50              2     
    52              1                 i2c_stop();
    55              1                     $display("NACK: Slave not respone");
    56              1                     tb.error = tb.error + 1;
    61              1                         $display("[FAIL ] rdata mismatch | expect = 0x%0h | recv = 0x%0h", cmp_data, rdata);
    62              1                         tb.error = tb.error + 1;
    64              1                     else $display("[PASS ] rdata match    | expect = 0x%0h | recv = 0x%0h", cmp_data, rdata);
    91              1                 @(negedge tb.clk) tb.sda_drive = ~ack;
    91              2     
    92              1                 @(posedge tb.clk) ;
    93              1                 @(negedge tb.scl) tb.sda_drive = 1;
    93              2     
    121             1                 tb.sda_drive = 1;
    122             1                 for (i=8; i > 0; i=i-1) begin
    122             2     
    123             1                     @(posedge tb.scl)  data[i-1] = tb.sda;
    123             2     
    125             1                 @(negedge tb.scl);
  File ./run_test.v
    41              1             end else $display("[PASS ] tb.pwm_ch2_a_o = 0");
    42              1             if(tb.pwm_ch2_b_o) begin
    49              1             $display("----------------- CMP = 16'hffff --------------");
    50              1             
    65              1             if(!tb.pwm_ch1_a_o)begin
    66              1                 $display("[FAILED] tb.pwm_ch1_a_o = 0");
    73              1     
    74              1             if(!tb.pwm_ch2_a_o)begin
    90              1             i2c_write (8'd4     , 2);
    91              1             i2c_write (base     , 0);
    98              1     
    99              1             
    115             1                 $display("[FAILED] tb.pwm_ch4_b_o = 1");
    116             1                 tb.error = tb.error + 1;
    123             1             base = 18;
    124             1             i2c_write (0, 0);
    161             1             i2c_write (8'd5     , 0);
    162             1             i2c_write (8'd6     , 2);
    169             1             i2c_write (0, 16'hf);
    170             1     
    186             1             if(tb.pwm_ch6_b_o) begin
    187             1                 $display("[FAILED] tb.pwm_ch6_b_o = 1");
    194             1             
    195             1             base = 26;
    211             1                 tb.error = tb.error + 1;
    212             1             end else $display("[PASS ] tb.pwm_ch5_a_o = 1");
    219             1                 $display("[FAILED] tb.pwm_ch6_a_o = 0");
    220             1                 tb.error = tb.error + 1;
    236             1             i2c_write (base + 1 , 0);
    237             1             i2c_write (base + 3 ,{8'b0,8'h14});
    244             1             @(posedge tb.clk_pwm); @(posedge tb.clk_pwm);
    245             1             if(tb.pwm_ch7_a_o)begin
    278             1     
    279             1             
    286             1                 $display("[FAILED] tb.pwm_ch7_b_o = 0");
    287             1                 tb.error = tb.error + 1;
    303             1             $display("");
    304             1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        136        34       102    25.00%

================================Toggle Details================================

Toggle Coverage for instance /tb --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    SLAVE_ADD[0-7]           0           0        0.00 
                                       ack_respone           1           1      100.00 
                              address_set_pin[0-2]           0           0        0.00 
                                               clk           1           1      100.00 
                                     clk_i2c_slave           1           1      100.00 
                                           clk_pwm           1           1      100.00 
                                       error[0-31]           0           0        0.00 
                                       pwm_ch1_a_o           1           1      100.00 
                                       pwm_ch1_b_o           1           1      100.00 
                                       pwm_ch2_a_o           0           0        0.00 
                                       pwm_ch2_b_o           0           0        0.00 
                                       pwm_ch3_a_o           1           1      100.00 
                                       pwm_ch3_b_o           1           1      100.00 
                                       pwm_ch4_a_o           0           0        0.00 
                                       pwm_ch4_b_o           0           0        0.00 
                                       pwm_ch5_a_o           1           1      100.00 
                                       pwm_ch5_b_o           1           1      100.00 
                                       pwm_ch6_a_o           0           0        0.00 
                                       pwm_ch6_b_o           0           0        0.00 
                                       pwm_ch7_a_o           1           1      100.00 
                                       pwm_ch7_b_o           1           1      100.00 
                                       pwm_ch8_a_o           0           0        0.00 
                                       pwm_ch8_b_o           0           0        0.00 
                                             rst_n           1           1      100.00 
                                               scl           1           1      100.00 
                                            scl_en           1           1      100.00 
                                               sda           1           1      100.00 
                                         sda_drive           1           1      100.00 

Total Node Count     =         68 
Toggled Node Count   =         17 
Untoggled Node Count =         51 

Toggle Coverage      =      25.00% (34 of 136 bins)


Total Coverage By Instance (filtered view): 46.82%

