module top_module(
    input a,
    input b,
    output out
);
    // Logic to perform AND operation
    assign out = a & b;
endmodule
