{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542590676668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542590676678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 18 22:24:36 2018 " "Processing started: Sun Nov 18 22:24:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542590676678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542590676678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tpf -c tpf " "Command: quartus_map --read_settings_files=on --write_settings_files=off tpf -c tpf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542590676678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542590677716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542590677716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpf.v 1 1 " "Found 1 design units, including 1 entities, in source file tpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpf " "Found entity 1: tpf" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542590687533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542590687533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "vga640x480.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/vga640x480.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542590687544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542590687544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542590687554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542590687554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_assignment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_assignment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_assignment " "Found entity 1: seven_segment_assignment" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542590687566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542590687566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst tpf.v(27) " "Verilog HDL Implicit Net warning at tpf.v(27): created implicit net for \"rst\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_a_1 tpf.v(36) " "Verilog HDL Implicit Net warning at tpf.v(36): created implicit net for \"seg_a_1\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_b_1 tpf.v(37) " "Verilog HDL Implicit Net warning at tpf.v(37): created implicit net for \"seg_b_1\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_c_1 tpf.v(38) " "Verilog HDL Implicit Net warning at tpf.v(38): created implicit net for \"seg_c_1\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_d_1 tpf.v(39) " "Verilog HDL Implicit Net warning at tpf.v(39): created implicit net for \"seg_d_1\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_e_1 tpf.v(40) " "Verilog HDL Implicit Net warning at tpf.v(40): created implicit net for \"seg_e_1\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_f_1 tpf.v(41) " "Verilog HDL Implicit Net warning at tpf.v(41): created implicit net for \"seg_f_1\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_g_1 tpf.v(42) " "Verilog HDL Implicit Net warning at tpf.v(42): created implicit net for \"seg_g_1\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_a_2 tpf.v(43) " "Verilog HDL Implicit Net warning at tpf.v(43): created implicit net for \"seg_a_2\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_b_2 tpf.v(44) " "Verilog HDL Implicit Net warning at tpf.v(44): created implicit net for \"seg_b_2\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_c_2 tpf.v(45) " "Verilog HDL Implicit Net warning at tpf.v(45): created implicit net for \"seg_c_2\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_d_2 tpf.v(46) " "Verilog HDL Implicit Net warning at tpf.v(46): created implicit net for \"seg_d_2\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_e_2 tpf.v(47) " "Verilog HDL Implicit Net warning at tpf.v(47): created implicit net for \"seg_e_2\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_f_2 tpf.v(48) " "Verilog HDL Implicit Net warning at tpf.v(48): created implicit net for \"seg_f_2\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_g_2 tpf.v(49) " "Verilog HDL Implicit Net warning at tpf.v(49): created implicit net for \"seg_g_2\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_a_3 tpf.v(50) " "Verilog HDL Implicit Net warning at tpf.v(50): created implicit net for \"seg_a_3\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_b_3 tpf.v(51) " "Verilog HDL Implicit Net warning at tpf.v(51): created implicit net for \"seg_b_3\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_c_3 tpf.v(52) " "Verilog HDL Implicit Net warning at tpf.v(52): created implicit net for \"seg_c_3\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_d_3 tpf.v(53) " "Verilog HDL Implicit Net warning at tpf.v(53): created implicit net for \"seg_d_3\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_e_3 tpf.v(54) " "Verilog HDL Implicit Net warning at tpf.v(54): created implicit net for \"seg_e_3\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_f_3 tpf.v(55) " "Verilog HDL Implicit Net warning at tpf.v(55): created implicit net for \"seg_f_3\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_g_3 tpf.v(56) " "Verilog HDL Implicit Net warning at tpf.v(56): created implicit net for \"seg_g_3\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_a_4 tpf.v(57) " "Verilog HDL Implicit Net warning at tpf.v(57): created implicit net for \"seg_a_4\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_b_4 tpf.v(58) " "Verilog HDL Implicit Net warning at tpf.v(58): created implicit net for \"seg_b_4\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_c_4 tpf.v(59) " "Verilog HDL Implicit Net warning at tpf.v(59): created implicit net for \"seg_c_4\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_d_4 tpf.v(60) " "Verilog HDL Implicit Net warning at tpf.v(60): created implicit net for \"seg_d_4\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_e_4 tpf.v(61) " "Verilog HDL Implicit Net warning at tpf.v(61): created implicit net for \"seg_e_4\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_f_4 tpf.v(62) " "Verilog HDL Implicit Net warning at tpf.v(62): created implicit net for \"seg_f_4\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_g_4 tpf.v(63) " "Verilog HDL Implicit Net warning at tpf.v(63): created implicit net for \"seg_g_4\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_a_5 tpf.v(64) " "Verilog HDL Implicit Net warning at tpf.v(64): created implicit net for \"seg_a_5\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_b_5 tpf.v(65) " "Verilog HDL Implicit Net warning at tpf.v(65): created implicit net for \"seg_b_5\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_c_5 tpf.v(66) " "Verilog HDL Implicit Net warning at tpf.v(66): created implicit net for \"seg_c_5\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_d_5 tpf.v(67) " "Verilog HDL Implicit Net warning at tpf.v(67): created implicit net for \"seg_d_5\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_e_5 tpf.v(68) " "Verilog HDL Implicit Net warning at tpf.v(68): created implicit net for \"seg_e_5\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_f_5 tpf.v(69) " "Verilog HDL Implicit Net warning at tpf.v(69): created implicit net for \"seg_f_5\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_g_5 tpf.v(70) " "Verilog HDL Implicit Net warning at tpf.v(70): created implicit net for \"seg_g_5\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_a_6 tpf.v(71) " "Verilog HDL Implicit Net warning at tpf.v(71): created implicit net for \"seg_a_6\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_b_6 tpf.v(72) " "Verilog HDL Implicit Net warning at tpf.v(72): created implicit net for \"seg_b_6\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_c_6 tpf.v(73) " "Verilog HDL Implicit Net warning at tpf.v(73): created implicit net for \"seg_c_6\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_d_6 tpf.v(74) " "Verilog HDL Implicit Net warning at tpf.v(74): created implicit net for \"seg_d_6\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_e_6 tpf.v(75) " "Verilog HDL Implicit Net warning at tpf.v(75): created implicit net for \"seg_e_6\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_f_6 tpf.v(76) " "Verilog HDL Implicit Net warning at tpf.v(76): created implicit net for \"seg_f_6\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_g_6 tpf.v(77) " "Verilog HDL Implicit Net warning at tpf.v(77): created implicit net for \"seg_g_6\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_a_7 tpf.v(78) " "Verilog HDL Implicit Net warning at tpf.v(78): created implicit net for \"seg_a_7\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_b_7 tpf.v(79) " "Verilog HDL Implicit Net warning at tpf.v(79): created implicit net for \"seg_b_7\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_c_7 tpf.v(80) " "Verilog HDL Implicit Net warning at tpf.v(80): created implicit net for \"seg_c_7\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_d_7 tpf.v(81) " "Verilog HDL Implicit Net warning at tpf.v(81): created implicit net for \"seg_d_7\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_e_7 tpf.v(82) " "Verilog HDL Implicit Net warning at tpf.v(82): created implicit net for \"seg_e_7\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_f_7 tpf.v(83) " "Verilog HDL Implicit Net warning at tpf.v(83): created implicit net for \"seg_f_7\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_g_7 tpf.v(84) " "Verilog HDL Implicit Net warning at tpf.v(84): created implicit net for \"seg_g_7\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/tpf.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_a_1 seven_segment_assignment.v(10) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(10): created implicit net for \"seg_a_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_b_1 seven_segment_assignment.v(11) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(11): created implicit net for \"seg_b_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_c_1 seven_segment_assignment.v(12) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(12): created implicit net for \"seg_c_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_d_1 seven_segment_assignment.v(13) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(13): created implicit net for \"seg_d_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_e_1 seven_segment_assignment.v(14) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(14): created implicit net for \"seg_e_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_f_1 seven_segment_assignment.v(15) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(15): created implicit net for \"seg_f_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_g_1 seven_segment_assignment.v(16) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(16): created implicit net for \"seg_g_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542590687569 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "value seven_segment_assignment.v(1) " "Verilog HDL error at seven_segment_assignment.v(1): object \"value\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "position seven_segment_assignment.v(1) " "Verilog HDL error at seven_segment_assignment.v(1): object \"position\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x seven_segment_assignment.v(1) " "Verilog HDL error at seven_segment_assignment.v(1): object \"x\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y seven_segment_assignment.v(1) " "Verilog HDL error at seven_segment_assignment.v(1): object \"y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "position seven_segment_assignment.v(4) " "Verilog HDL error at seven_segment_assignment.v(4): object \"position\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 4 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "position seven_segment_assignment.v(5) " "Verilog HDL error at seven_segment_assignment.v(5): object \"position\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "position seven_segment_assignment.v(6) " "Verilog HDL error at seven_segment_assignment.v(6): object \"position\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "position seven_segment_assignment.v(7) " "Verilog HDL error at seven_segment_assignment.v(7): object \"position\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x seven_segment_assignment.v(10) " "Verilog HDL error at seven_segment_assignment.v(10): object \"x\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "init_offset_X seven_segment_assignment.v(10) " "Verilog HDL error at seven_segment_assignment.v(10): object \"init_offset_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "position seven_segment_assignment.v(10) " "Verilog HDL error at seven_segment_assignment.v(10): object \"position\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y seven_segment_assignment.v(10) " "Verilog HDL error at seven_segment_assignment.v(10): object \"y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "value seven_segment_assignment.v(10) " "Verilog HDL error at seven_segment_assignment.v(10): object \"value\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x seven_segment_assignment.v(11) " "Verilog HDL error at seven_segment_assignment.v(11): object \"x\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "init_offset_X seven_segment_assignment.v(11) " "Verilog HDL error at seven_segment_assignment.v(11): object \"init_offset_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "position seven_segment_assignment.v(11) " "Verilog HDL error at seven_segment_assignment.v(11): object \"position\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y seven_segment_assignment.v(11) " "Verilog HDL error at seven_segment_assignment.v(11): object \"y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "value seven_segment_assignment.v(11) " "Verilog HDL error at seven_segment_assignment.v(11): object \"value\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687571 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x seven_segment_assignment.v(12) " "Verilog HDL error at seven_segment_assignment.v(12): object \"x\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Desktop/tp final electro 3/tp final e3/seven_segment_assignment.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542590687571 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 58 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542590687630 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 18 22:24:47 2018 " "Processing ended: Sun Nov 18 22:24:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542590687630 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542590687630 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542590687630 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542590687630 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 58 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 58 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542590688252 ""}
