// Seed: 2288741937
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_12;
  genvar id_13, id_14;
  id_15(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3()
  );
  wire id_16;
  assign id_6[1] = 1;
  initial begin
    #1 id_2 = 1;
    return 1;
  end
  module_0(
      id_16, id_11, id_11, id_5, id_10
  );
  wire id_17;
  assign id_12 = id_16;
endmodule
