/*
Copyright (C) 2019-2022 Antmicro

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.

SPDX-License-Identifier: Apache-2.0
*/

package DMAController

// import org.scalatest.{FlatSpec, Matchers}
import org.scalatest._
import flatspec.AnyFlatSpec
import matchers.should._

class ControllerSpec extends AnyFlatSpec with Matchers{
  behavior of "ControllerSpec"
  val dma_config = System.getenv("DMACONFIG")
  dma_config match {
    case "AXI_AXIL_AXI" =>
      it should "perform 2D MM2MM transfer with stride mem to mem" in {
       chisel3.iotesters.Driver.execute(Array("--generate-vcd-output", "on"), () =>
          new DMATop) { dut =>
          new ImageTransfer(dut, new DMAFullMem(dut))
        } should be(true)
      }

    case "AXIS_AXIL_AXI" =>
      it should "perform 2D S2MM transfer with stride stream to mem" in {
       chisel3.iotesters.Driver.execute(Array("--generate-vcd-output", "on"), () =>
          new DMATop) { dut =>
          new ImageTransfer(dut, new DMAFullStream(dut))
        } should be(true)
      }

    case _ => ()
  }
}
