EDA Netlist Writer report for Full_Adder_Verilog
Tue Mar 12 03:36:15 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Tue Mar 12 03:36:15 2024 ;
; Revision Name             ; Full_Adder_Verilog                    ;
; Top-level Entity Name     ; Full_Adder_Verilog                    ;
; Family                    ; Cyclone IV E                          ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate functional simulation netlist                                                            ; Off                       ;
; Time scale                                                                                        ; 100 ns                    ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; On                        ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; On                        ;
; Generate Power Estimate Scripts                                                                   ; All output signals        ;
; Test Bench design instance name                                                                   ; i1                        ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog_7_1200mv_85c_slow.vo     ;
; C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog_7_1200mv_0c_slow.vo      ;
; C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog_min_1200mv_0c_fast.vo    ;
; C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog.vo                       ;
; C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog_7_1200mv_85c_v_slow.sdo  ;
; C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog_7_1200mv_0c_v_slow.sdo   ;
; C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog_min_1200mv_0c_v_fast.sdo ;
; C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog_v.sdo                    ;
; C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog_dump_all_vcd_nodes.tcl   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Mar 12 03:36:14 2024
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Full_Adder_Verilog -c Full_Adder_Verilog
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info (204019): Generated file Full_Adder_Verilog_7_1200mv_85c_slow.vo in folder "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/" for EDA simulation tool
Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info (204019): Generated file Full_Adder_Verilog_7_1200mv_0c_slow.vo in folder "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/" for EDA simulation tool
Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info (204019): Generated file Full_Adder_Verilog_min_1200mv_0c_fast.vo in folder "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/" for EDA simulation tool
Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info (204019): Generated file Full_Adder_Verilog.vo in folder "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Full_Adder_Verilog_7_1200mv_85c_v_slow.sdo in folder "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Full_Adder_Verilog_7_1200mv_0c_v_slow.sdo in folder "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Full_Adder_Verilog_min_1200mv_0c_v_fast.sdo in folder "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Full_Adder_Verilog_v.sdo in folder "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/" for EDA simulation tool
Info (204020): Writing VCD Dump Commands for all nodes to C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_Verilog/simulation/modelsim/Full_Adder_Verilog_dump_all_vcd_nodes.tcl
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4649 megabytes
    Info: Processing ended: Tue Mar 12 03:36:15 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


