set_property SRC_FILE_INFO {cfile:D:/FPGA/FPGA_project/FSM_Light/FSM_Light.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc rfile:../../../FSM_Light.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN W5   IOSTANDARD LVCMOS33 } [get_ports { i_clk }]; #IO_L12P_T1_MRCC_34 ,Sch=CLK100MHZ
set_property src_info {type:XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN V17  IOSTANDARD LVCMOS33 } [get_ports { i_OnOffSW  }]; #IO_L19N_T3_A09_D25_VREF_14 ,Sch=SW0
set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN U16  IOSTANDARD LVCMOS33 } [get_ports { o_light  }]; #IO_L23N_T3_A02_D18_14        ,Sch=LED0
set_property src_info {type:XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN U18  IOSTANDARD LVCMOS33 } [get_ports { i_reset }]; #IO_L18N_T2_A11_D27_14 ,Sch=BTNC
