Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Aug 12 19:30:53 2020
| Host         : LAPTOP-269KMLDC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nidhogg_timing_summary_routed.rpt -warn_on_violation -rpx nidhogg_timing_summary_routed.rpx
| Design       : nidhogg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: my_keyboard/uut/db_clk/O_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hblnk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vblnk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.858       -8.766                     12                  316        0.055        0.000                      0                  316        3.000        0.000                       0                   207  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
clk              {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk  {0.000 10.000}     20.000          50.000          
  clk_65MHz_clk  {0.000 7.692}      15.385          65.000          
  clkfbout_clk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                3.000        0.000                       0                     1  
  clk_50MHz_clk       15.953        0.000                      0                   52        0.122        0.000                      0                   52        9.500        0.000                       0                    46  
  clk_65MHz_clk        7.999        0.000                      0                  264        0.067        0.000                      0                  264        7.192        0.000                       0                   157  
  clkfbout_clk                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_65MHz_clk  clk_50MHz_clk       -0.858       -8.766                     12                   12        0.055        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk
  To Clock:  clk_50MHz_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.953ns  (required time - arrival time)
  Source:                 my_keyboard/uut/db_data/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/uut/db_data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk rise@20.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.076ns (28.883%)  route 2.649ns (71.117%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.631    -0.881    my_keyboard/uut/db_data/CLK
    SLICE_X0Y34          FDRE                                         r  my_keyboard/uut/db_data/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.419    -0.462 r  my_keyboard/uut/db_data/count_reg[1]/Q
                         net (fo=6, routed)           1.044     0.583    my_keyboard/uut/db_data/count_reg__0[1]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.325     0.908 f  my_keyboard/uut/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.824     1.731    my_keyboard/uut/db_data/O_i_2__0_n_0
    SLICE_X0Y33          LUT5 (Prop_lut5_I4_O)        0.332     2.063 r  my_keyboard/uut/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.781     2.845    my_keyboard/uut/db_data/O_i_1__0_n_0
    SLICE_X1Y33          FDRE                                         r  my_keyboard/uut/db_data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    16.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.512    18.517    my_keyboard/uut/db_data/CLK
    SLICE_X1Y33          FDRE                                         r  my_keyboard/uut/db_data/O_reg/C
                         clock pessimism              0.578    19.094    
                         clock uncertainty           -0.091    19.003    
    SLICE_X1Y33          FDRE (Setup_fdre_C_CE)      -0.205    18.798    my_keyboard/uut/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                          -2.845    
  -------------------------------------------------------------------
                         slack                                 15.953    

Slack (MET) :             17.107ns  (required time - arrival time)
  Source:                 my_keyboard/uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk rise@20.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.766ns (27.351%)  route 2.035ns (72.649%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.625    -0.887    my_keyboard/uut/CLK
    SLICE_X2Y29          FDRE                                         r  my_keyboard/uut/keycode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  my_keyboard/uut/keycode_reg[6]/Q
                         net (fo=1, routed)           0.950     0.582    my_keyboard/keycode[6]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.706 f  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_2/O
                         net (fo=12, routed)          1.084     1.790    my_keyboard/uut/keycode_reg[4]_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124     1.914 r  my_keyboard/uut/rgb_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.914    my_keyboard/rgb_out_nxt[7]
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    16.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.512    18.517    my_keyboard/CLK
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[7]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.091    18.989    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.032    19.021    my_keyboard/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 17.107    

Slack (MET) :             17.109ns  (required time - arrival time)
  Source:                 my_keyboard/uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk rise@20.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.766ns (27.381%)  route 2.032ns (72.619%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.625    -0.887    my_keyboard/uut/CLK
    SLICE_X2Y29          FDRE                                         r  my_keyboard/uut/keycode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  my_keyboard/uut/keycode_reg[6]/Q
                         net (fo=1, routed)           0.950     0.582    my_keyboard/keycode[6]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.706 f  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_2/O
                         net (fo=12, routed)          1.081     1.787    my_keyboard/uut/keycode_reg[4]_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124     1.911 r  my_keyboard/uut/rgb_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.911    my_keyboard/rgb_out_nxt[5]
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    16.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.512    18.517    my_keyboard/CLK
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[5]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.091    18.989    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.031    19.020    my_keyboard/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.020    
                         arrival time                          -1.911    
  -------------------------------------------------------------------
                         slack                                 17.109    

Slack (MET) :             17.115ns  (required time - arrival time)
  Source:                 my_keyboard/uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk rise@20.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.766ns (27.459%)  route 2.024ns (72.541%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.625    -0.887    my_keyboard/uut/CLK
    SLICE_X2Y29          FDRE                                         r  my_keyboard/uut/keycode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  my_keyboard/uut/keycode_reg[6]/Q
                         net (fo=1, routed)           0.950     0.582    my_keyboard/keycode[6]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.706 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_2/O
                         net (fo=12, routed)          1.073     1.779    my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_2_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.124     1.903 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.903    my_keyboard/rgb_out_nxt[8]
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    16.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.512    18.517    my_keyboard/CLK
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[8]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.091    18.989    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.029    19.018    my_keyboard/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         19.018    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                 17.115    

Slack (MET) :             17.251ns  (required time - arrival time)
  Source:                 my_keyboard/uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk rise@20.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.766ns (28.877%)  route 1.887ns (71.123%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 18.516 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.625    -0.887    my_keyboard/uut/CLK
    SLICE_X2Y29          FDRE                                         r  my_keyboard/uut/keycode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  my_keyboard/uut/keycode_reg[6]/Q
                         net (fo=1, routed)           0.950     0.582    my_keyboard/keycode[6]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.706 f  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_2/O
                         net (fo=12, routed)          0.936     1.642    my_keyboard/uut/keycode_reg[4]_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124     1.766 r  my_keyboard/uut/rgb_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.766    my_keyboard/rgb_out_nxt[6]
    SLICE_X4Y34          FDCE                                         r  my_keyboard/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    16.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.511    18.516    my_keyboard/CLK
    SLICE_X4Y34          FDCE                                         r  my_keyboard/rgb_out_reg[6]/C
                         clock pessimism              0.564    19.079    
                         clock uncertainty           -0.091    18.988    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)        0.029    19.017    my_keyboard/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         19.017    
                         arrival time                          -1.766    
  -------------------------------------------------------------------
                         slack                                 17.251    

Slack (MET) :             17.279ns  (required time - arrival time)
  Source:                 my_keyboard/uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk rise@20.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.766ns (28.606%)  route 1.912ns (71.394%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.625    -0.887    my_keyboard/uut/CLK
    SLICE_X2Y29          FDRE                                         r  my_keyboard/uut/keycode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  my_keyboard/uut/keycode_reg[6]/Q
                         net (fo=1, routed)           0.950     0.582    my_keyboard/keycode[6]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.706 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_2/O
                         net (fo=12, routed)          0.962     1.667    my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_2_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.791 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.791    my_keyboard/rgb_out_nxt[3]
    SLICE_X6Y36          FDCE                                         r  my_keyboard/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    16.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.512    18.517    my_keyboard/CLK
    SLICE_X6Y36          FDCE                                         r  my_keyboard/rgb_out_reg[3]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.091    18.989    
    SLICE_X6Y36          FDCE (Setup_fdce_C_D)        0.081    19.070    my_keyboard/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                 17.279    

Slack (MET) :             17.285ns  (required time - arrival time)
  Source:                 my_keyboard/uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk rise@20.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.766ns (29.218%)  route 1.856ns (70.782%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.625    -0.887    my_keyboard/uut/CLK
    SLICE_X2Y29          FDRE                                         r  my_keyboard/uut/keycode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  my_keyboard/uut/keycode_reg[6]/Q
                         net (fo=1, routed)           0.950     0.582    my_keyboard/keycode[6]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.706 f  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_2/O
                         net (fo=12, routed)          0.905     1.611    my_keyboard/uut/keycode_reg[4]_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124     1.735 r  my_keyboard/uut/rgb_out[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.735    my_keyboard/rgb_out_nxt[10]
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    16.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.512    18.517    my_keyboard/CLK
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[10]/C
                         clock pessimism              0.564    19.080    
                         clock uncertainty           -0.091    18.989    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.031    19.020    my_keyboard/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         19.020    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                 17.285    

Slack (MET) :             17.358ns  (required time - arrival time)
  Source:                 my_keyboard/uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/rgb_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk rise@20.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.766ns (30.111%)  route 1.778ns (69.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.625    -0.887    my_keyboard/uut/CLK
    SLICE_X2Y29          FDRE                                         r  my_keyboard/uut/keycode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  my_keyboard/uut/keycode_reg[6]/Q
                         net (fo=1, routed)           0.950     0.582    my_keyboard/keycode[6]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.706 f  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_2/O
                         net (fo=12, routed)          0.828     1.533    my_keyboard/uut/keycode_reg[4]_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.124     1.657 r  my_keyboard/uut/rgb_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.657    my_keyboard/rgb_out_nxt[1]
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    16.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.509    18.514    my_keyboard/CLK
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[1]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.091    18.986    
    SLICE_X4Y32          FDCE (Setup_fdce_C_D)        0.029    19.015    my_keyboard/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                          -1.657    
  -------------------------------------------------------------------
                         slack                                 17.358    

Slack (MET) :             17.371ns  (required time - arrival time)
  Source:                 my_keyboard/uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk rise@20.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.766ns (30.245%)  route 1.767ns (69.755%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.625    -0.887    my_keyboard/uut/CLK
    SLICE_X2Y29          FDRE                                         r  my_keyboard/uut/keycode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  my_keyboard/uut/keycode_reg[6]/Q
                         net (fo=1, routed)           0.950     0.582    my_keyboard/keycode[6]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.706 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_2/O
                         net (fo=12, routed)          0.816     1.522    my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_2_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.124     1.646 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.646    my_keyboard/rgb_out_nxt[0]
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    16.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.509    18.514    my_keyboard/CLK
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[0]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.091    18.986    
    SLICE_X4Y32          FDCE (Setup_fdce_C_D)        0.031    19.017    my_keyboard/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         19.017    
                         arrival time                          -1.646    
  -------------------------------------------------------------------
                         slack                                 17.371    

Slack (MET) :             17.411ns  (required time - arrival time)
  Source:                 my_keyboard/uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk rise@20.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.766ns (30.150%)  route 1.775ns (69.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.625    -0.887    my_keyboard/uut/CLK
    SLICE_X2Y29          FDRE                                         r  my_keyboard/uut/keycode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  my_keyboard/uut/keycode_reg[6]/Q
                         net (fo=1, routed)           0.950     0.582    my_keyboard/keycode[6]
    SLICE_X3Y32          LUT4 (Prop_lut4_I2_O)        0.124     0.706 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_2/O
                         net (fo=12, routed)          0.824     1.530    my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_2_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.124     1.654 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000     1.654    my_keyboard/rgb_out_nxt[11]
    SLICE_X6Y32          FDCE                                         r  my_keyboard/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    16.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.509    18.514    my_keyboard/CLK
    SLICE_X6Y32          FDCE                                         r  my_keyboard/rgb_out_reg[11]/C
                         clock pessimism              0.564    19.077    
                         clock uncertainty           -0.091    18.986    
    SLICE_X6Y32          FDCE (Setup_fdce_C_D)        0.079    19.065    my_keyboard/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         19.065    
                         arrival time                          -1.654    
  -------------------------------------------------------------------
                         slack                                 17.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk/inst/clk_50MHz_clk
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.037    my_clk/inst/clk_50MHz_clk_en_clk
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.896 r  my_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.840    my_clk/inst/seq_reg2[0]
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk/inst/clk_50MHz_clk
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.303    my_clk/inst/clk_50MHz_clk_en_clk
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.037    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.075    -0.962    my_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.962    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_keyboard/uut/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/uut/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.686%)  route 0.097ns (34.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.589    -0.592    my_keyboard/uut/db_clk/CLK
    SLICE_X0Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  my_keyboard/uut/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.097    -0.354    my_keyboard/uut/db_clk/count_reg[0]
    SLICE_X1Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.309 r  my_keyboard/uut/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    my_keyboard/uut/db_clk/count[4]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.858    -0.832    my_keyboard/uut/db_clk/CLK
    SLICE_X1Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[4]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.092    -0.487    my_keyboard/uut/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_keyboard/uut/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/uut/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.455%)  route 0.098ns (34.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.589    -0.592    my_keyboard/uut/db_clk/CLK
    SLICE_X0Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  my_keyboard/uut/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.098    -0.353    my_keyboard/uut/db_clk/count_reg[0]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.045    -0.308 r  my_keyboard/uut/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    my_keyboard/uut/db_clk/count[3]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.858    -0.832    my_keyboard/uut/db_clk/CLK
    SLICE_X1Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[3]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091    -0.488    my_keyboard/uut/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk/inst/clk_50MHz_clk
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.037    my_clk/inst/clk_50MHz_clk_en_clk
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.128    -0.909 r  my_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.854    my_clk/inst/seq_reg2[6]
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk/inst/clk_50MHz_clk
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.303    my_clk/inst/clk_50MHz_clk_en_clk
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.037    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)        -0.006    -1.043    my_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.043    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 my_clk/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_clk/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk/inst/clk_50MHz_clk
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.037    my_clk/inst/clk_50MHz_clk_en_clk
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.128    -0.909 r  my_clk/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.789    my_clk/inst/seq_reg2[1]
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk/inst/clk_50MHz_clk
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.303    my_clk/inst/clk_50MHz_clk_en_clk
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.266    -1.037    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.017    -1.020    my_clk/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.020    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 my_keyboard/uut/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/uut/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.838%)  route 0.153ns (45.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.589    -0.592    my_keyboard/uut/db_clk/CLK
    SLICE_X1Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  my_keyboard/uut/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.153    -0.298    my_keyboard/uut/db_clk/count_reg[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  my_keyboard/uut/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    my_keyboard/uut/db_clk/count[2]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.858    -0.832    my_keyboard/uut/db_clk/CLK
    SLICE_X0Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[2]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092    -0.487    my_keyboard/uut/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 my_keyboard/uut/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/uut/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.000%)  route 0.152ns (45.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.589    -0.592    my_keyboard/uut/db_clk/CLK
    SLICE_X1Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 f  my_keyboard/uut/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.152    -0.299    my_keyboard/uut/db_clk/count_reg[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I1_O)        0.045    -0.254 r  my_keyboard/uut/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    my_keyboard/uut/db_clk/count[1]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.858    -0.832    my_keyboard/uut/db_clk/CLK
    SLICE_X0Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[1]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.091    -0.488    my_keyboard/uut/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 my_keyboard/uut/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/uut/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.120%)  route 0.171ns (47.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.591    -0.590    my_keyboard/uut/db_data/CLK
    SLICE_X0Y34          FDRE                                         r  my_keyboard/uut/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  my_keyboard/uut/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.171    -0.279    my_keyboard/uut/db_data/count_reg__0[2]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  my_keyboard/uut/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.234    my_keyboard/uut/db_data/p_0_in[2]
    SLICE_X0Y34          FDRE                                         r  my_keyboard/uut/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.860    -0.830    my_keyboard/uut/db_data/CLK
    SLICE_X0Y34          FDRE                                         r  my_keyboard/uut/db_data/count_reg[2]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.092    -0.498    my_keyboard/uut/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 my_keyboard/uut/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/uut/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.141%)  route 0.178ns (48.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.589    -0.592    my_keyboard/uut/db_clk/CLK
    SLICE_X0Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  my_keyboard/uut/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.178    -0.274    my_keyboard/uut/db_clk/count_reg[1]
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  my_keyboard/uut/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    my_keyboard/uut/db_clk/count[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.858    -0.832    my_keyboard/uut/db_clk/CLK
    SLICE_X0Y32          FDRE                                         r  my_keyboard/uut/db_clk/count_reg[0]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092    -0.500    my_keyboard/uut/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 my_keyboard/uut/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.357%)  route 0.233ns (55.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.588    -0.593    my_keyboard/uut/CLK
    SLICE_X1Y31          FDRE                                         r  my_keyboard/uut/keycode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  my_keyboard/uut/keycode_reg[3]/Q
                         net (fo=12, routed)          0.233    -0.219    my_keyboard/keycode[3]
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.045    -0.174 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    my_keyboard/rgb_out_nxt[0]
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.856    -0.834    my_keyboard/CLK
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[0]/C
                         clock pessimism              0.274    -0.559    
    SLICE_X4Y32          FDCE (Hold_fdce_C_D)         0.092    -0.467    my_keyboard/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    my_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.000      17.845     BUFHCE_X0Y0      my_clk/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y32      my_keyboard/rgb_out_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y35      my_keyboard/rgb_out_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X6Y32      my_keyboard/rgb_out_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y32      my_keyboard/rgb_out_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y33      my_keyboard/rgb_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X6Y36      my_keyboard/rgb_out_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X4Y34      my_keyboard/rgb_out_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y34      my_keyboard/uut/db_data/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y34      my_keyboard/uut/db_data/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y34      my_keyboard/uut/db_data/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y34      my_keyboard/uut/db_data/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y34      my_keyboard/uut/db_data/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y35      my_keyboard/uut/db_clk/Iv_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y32      my_keyboard/rgb_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y32      my_keyboard/rgb_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y35      my_keyboard/rgb_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y32      my_keyboard/rgb_out_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y35      my_keyboard/rgb_out_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y33      my_keyboard/rgb_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X6Y36      my_keyboard/rgb_out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y35      my_keyboard/rgb_out_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y35      my_keyboard/rgb_out_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y35      my_keyboard/rgb_out_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y33      my_keyboard/rgb_out_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y35      my_keyboard/uut/db_clk/Iv_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y32      my_keyboard/uut/db_clk/O_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y32      my_keyboard/uut/db_clk/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_65MHz_clk
  To Clock:  clk_65MHz_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 my_image_playerR_head/rgb_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_players/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk rise@15.385ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 2.950ns (40.256%)  route 4.378ns (59.744%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.594    -0.918    my_image_playerR_head/clk_65MHz
    RAMB18_X0Y8          RAMB18E1                                     r  my_image_playerR_head/rgb_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.536 r  my_image_playerR_head/rgb_reg_1/DOADO[2]
                         net (fo=2, routed)           1.499     3.035    my_image_playerR_head/out[11]
    SLICE_X7Y29          LUT4 (Prop_lut4_I3_O)        0.124     3.159 r  my_image_playerR_head/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.665     3.824    my_image_playerR_head/rgb_out[11]_i_16_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.124     3.948 r  my_image_playerR_head/rgb_out[11]_i_7/O
                         net (fo=12, routed)          1.252     5.200    my_image_playerR_legs/rgb_reg_0_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I4_O)        0.124     5.324 f  my_image_playerR_legs/rgb_out[4]_i_2/O
                         net (fo=1, routed)           0.962     6.286    my_background/rgb_out_reg[4]_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.410 r  my_background/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000     6.410    my_players/rgb_reg_1_0[4]
    SLICE_X5Y34          FDCE                                         r  my_players/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    10.717 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    12.298    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.511    13.901    my_players/clk_65MHz
    SLICE_X5Y34          FDCE                                         r  my_players/rgb_out_reg[4]/C
                         clock pessimism              0.564    14.464    
                         clock uncertainty           -0.087    14.377    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)        0.032    14.409    my_players/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  7.999    

Slack (MET) :             8.186ns  (required time - arrival time)
  Source:                 my_image_playerR_legs/rgb_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_players/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk rise@15.385ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 2.950ns (41.075%)  route 4.232ns (58.925%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 13.902 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.601    -0.911    my_image_playerR_legs/clk_65MHz
    RAMB36_X0Y3          RAMB36E1                                     r  my_image_playerR_legs/rgb_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.543 r  my_image_playerR_legs/rgb_reg_0/DOADO[2]
                         net (fo=2, routed)           1.679     3.222    my_image_playerR_legs/rgb_pixel_playerR_legs[2]
    SLICE_X6Y30          LUT4 (Prop_lut4_I2_O)        0.124     3.346 r  my_image_playerR_legs/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.802     4.148    my_image_playerR_legs/rgb_out[11]_i_11_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.272 r  my_image_playerR_legs/rgb_out[11]_i_6/O
                         net (fo=12, routed)          0.695     4.967    my_image_playerR_legs/rgb_out[11]_i_6_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.124     5.091 f  my_image_playerR_legs/rgb_out[8]_i_2/O
                         net (fo=1, routed)           1.056     6.147    my_background/rgb_out_reg[8]_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.271 r  my_background/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000     6.271    my_players/rgb_reg_1_0[8]
    SLICE_X6Y35          FDCE                                         r  my_players/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    10.717 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    12.298    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.512    13.902    my_players/clk_65MHz
    SLICE_X6Y35          FDCE                                         r  my_players/rgb_out_reg[8]/C
                         clock pessimism              0.564    14.465    
                         clock uncertainty           -0.087    14.378    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.079    14.457    my_players/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  8.186    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 my_image_playerL_legs/rgb_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_players/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk rise@15.385ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 3.146ns (44.109%)  route 3.986ns (55.891%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 13.902 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.612    -0.900    my_image_playerL_legs/clk_65MHz
    RAMB18_X0Y17         RAMB18E1                                     r  my_image_playerL_legs/rgb_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.554 r  my_image_playerL_legs/rgb_reg_1/DOADO[1]
                         net (fo=2, routed)           1.298     2.852    my_image_playerL_legs/out[10]
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.124     2.976 r  my_image_playerL_legs/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.986     3.962    my_image_playerL_legs/rgb_out[11]_i_22_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124     4.086 r  my_image_playerL_legs/rgb_out[11]_i_9/O
                         net (fo=2, routed)           0.542     4.628    my_background/vcount_out_reg[8]_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I3_O)        0.118     4.746 r  my_background/rgb_out[11]_i_4/O
                         net (fo=12, routed)          1.160     5.906    my_background/rgb_out[11]_i_4_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I2_O)        0.326     6.232 r  my_background/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000     6.232    my_players/rgb_reg_1_0[5]
    SLICE_X6Y35          FDCE                                         r  my_players/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    10.717 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    12.298    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.512    13.902    my_players/clk_65MHz
    SLICE_X6Y35          FDCE                                         r  my_players/rgb_out_reg[5]/C
                         clock pessimism              0.564    14.465    
                         clock uncertainty           -0.087    14.378    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.079    14.457    my_players/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.226ns  (required time - arrival time)
  Source:                 my_image_playerL_legs/rgb_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_players/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk rise@15.385ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 3.146ns (44.426%)  route 3.935ns (55.574%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 13.902 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.612    -0.900    my_image_playerL_legs/clk_65MHz
    RAMB18_X0Y17         RAMB18E1                                     r  my_image_playerL_legs/rgb_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.554 r  my_image_playerL_legs/rgb_reg_1/DOADO[1]
                         net (fo=2, routed)           1.298     2.852    my_image_playerL_legs/out[10]
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.124     2.976 r  my_image_playerL_legs/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.986     3.962    my_image_playerL_legs/rgb_out[11]_i_22_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124     4.086 r  my_image_playerL_legs/rgb_out[11]_i_9/O
                         net (fo=2, routed)           0.542     4.628    my_background/vcount_out_reg[8]_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I3_O)        0.118     4.746 r  my_background/rgb_out[11]_i_4/O
                         net (fo=12, routed)          1.109     5.855    my_background/rgb_out[11]_i_4_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I2_O)        0.326     6.181 r  my_background/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000     6.181    my_players/rgb_reg_1_0[7]
    SLICE_X7Y36          FDCE                                         r  my_players/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    10.717 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    12.298    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.512    13.902    my_players/clk_65MHz
    SLICE_X7Y36          FDCE                                         r  my_players/rgb_out_reg[7]/C
                         clock pessimism              0.564    14.465    
                         clock uncertainty           -0.087    14.378    
    SLICE_X7Y36          FDCE (Setup_fdce_C_D)        0.029    14.407    my_players/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                  8.226    

Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 my_image_playerL_legs/rgb_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_players/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk rise@15.385ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 2.950ns (42.184%)  route 4.043ns (57.816%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 13.902 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.612    -0.900    my_image_playerL_legs/clk_65MHz
    RAMB18_X0Y17         RAMB18E1                                     r  my_image_playerL_legs/rgb_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.554 f  my_image_playerL_legs/rgb_reg_1/DOADO[1]
                         net (fo=2, routed)           1.298     2.852    my_image_playerL_legs/out[10]
    SLICE_X7Y35          LUT4 (Prop_lut4_I3_O)        0.124     2.976 f  my_image_playerL_legs/rgb_out[11]_i_22/O
                         net (fo=1, routed)           0.986     3.962    my_image_playerL_legs/rgb_out[11]_i_22_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124     4.086 f  my_image_playerL_legs/rgb_out[11]_i_9/O
                         net (fo=2, routed)           0.542     4.628    my_background/vcount_out_reg[8]_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I1_O)        0.124     4.752 f  my_background/rgb_out[11]_i_3/O
                         net (fo=12, routed)          1.217     5.969    my_background/rgb_out[11]_i_3_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I1_O)        0.124     6.093 r  my_background/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.093    my_players/rgb_reg_1_0[3]
    SLICE_X7Y36          FDCE                                         r  my_players/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    10.717 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    12.298    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.512    13.902    my_players/clk_65MHz
    SLICE_X7Y36          FDCE                                         r  my_players/rgb_out_reg[3]/C
                         clock pessimism              0.564    14.465    
                         clock uncertainty           -0.087    14.378    
    SLICE_X7Y36          FDCE (Setup_fdce_C_D)        0.032    14.410    my_players/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  8.317    

Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 my_image_playerR_legs/rgb_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_players/rgb_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk rise@15.385ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 2.950ns (42.387%)  route 4.010ns (57.613%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 13.899 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.601    -0.911    my_image_playerR_legs/clk_65MHz
    RAMB36_X0Y3          RAMB36E1                                     r  my_image_playerR_legs/rgb_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.543 r  my_image_playerR_legs/rgb_reg_0/DOADO[2]
                         net (fo=2, routed)           1.679     3.222    my_image_playerR_legs/rgb_pixel_playerR_legs[2]
    SLICE_X6Y30          LUT4 (Prop_lut4_I2_O)        0.124     3.346 r  my_image_playerR_legs/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.802     4.148    my_image_playerR_legs/rgb_out[11]_i_11_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.272 r  my_image_playerR_legs/rgb_out[11]_i_6/O
                         net (fo=12, routed)          0.984     5.256    my_image_playerR_legs/rgb_out[11]_i_6_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.124     5.380 f  my_image_playerR_legs/rgb_out[1]_i_2/O
                         net (fo=1, routed)           0.544     5.925    my_background/rgb_out_reg[1]_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.049 r  my_background/rgb_out[1]_i_1/O
                         net (fo=1, routed)           0.000     6.049    my_players/rgb_reg_1_0[1]
    SLICE_X5Y32          FDCE                                         r  my_players/rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    10.717 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    12.298    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.509    13.899    my_players/clk_65MHz
    SLICE_X5Y32          FDCE                                         r  my_players/rgb_out_reg[1]/C
                         clock pessimism              0.564    14.462    
                         clock uncertainty           -0.087    14.375    
    SLICE_X5Y32          FDCE (Setup_fdce_C_D)        0.029    14.404    my_players/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             8.384ns  (required time - arrival time)
  Source:                 my_image_playerR_legs/rgb_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_players/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk rise@15.385ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.950ns (42.228%)  route 4.036ns (57.772%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 13.902 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.601    -0.911    my_image_playerR_legs/clk_65MHz
    RAMB36_X0Y3          RAMB36E1                                     r  my_image_playerR_legs/rgb_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.543 r  my_image_playerR_legs/rgb_reg_0/DOADO[2]
                         net (fo=2, routed)           1.679     3.222    my_image_playerR_legs/rgb_pixel_playerR_legs[2]
    SLICE_X6Y30          LUT4 (Prop_lut4_I2_O)        0.124     3.346 r  my_image_playerR_legs/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.802     4.148    my_image_playerR_legs/rgb_out[11]_i_11_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.272 r  my_image_playerR_legs/rgb_out[11]_i_6/O
                         net (fo=12, routed)          0.697     4.970    my_image_playerR_legs/rgb_out[11]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.124     5.094 f  my_image_playerR_legs/rgb_out[10]_i_2/O
                         net (fo=1, routed)           0.857     5.951    my_background/rgb_out_reg[10]_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.075 r  my_background/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000     6.075    my_players/rgb_reg_1_0[10]
    SLICE_X6Y35          FDCE                                         r  my_players/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    10.717 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    12.298    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.512    13.902    my_players/clk_65MHz
    SLICE_X6Y35          FDCE                                         r  my_players/rgb_out_reg[10]/C
                         clock pessimism              0.564    14.465    
                         clock uncertainty           -0.087    14.378    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.081    14.459    my_players/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                  8.384    

Slack (MET) :             8.478ns  (required time - arrival time)
  Source:                 my_image_playerR_legs/rgb_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_players/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk rise@15.385ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 2.950ns (43.131%)  route 3.890ns (56.869%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 13.899 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.601    -0.911    my_image_playerR_legs/clk_65MHz
    RAMB36_X0Y3          RAMB36E1                                     r  my_image_playerR_legs/rgb_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.543 r  my_image_playerR_legs/rgb_reg_0/DOADO[2]
                         net (fo=2, routed)           1.679     3.222    my_image_playerR_legs/rgb_pixel_playerR_legs[2]
    SLICE_X6Y30          LUT4 (Prop_lut4_I2_O)        0.124     3.346 r  my_image_playerR_legs/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.802     4.148    my_image_playerR_legs/rgb_out[11]_i_11_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.272 r  my_image_playerR_legs/rgb_out[11]_i_6/O
                         net (fo=12, routed)          0.461     4.733    my_image_playerR_legs/rgb_out[11]_i_6_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I0_O)        0.124     4.857 f  my_image_playerR_legs/rgb_out[0]_i_2/O
                         net (fo=1, routed)           0.947     5.805    my_background/rgb_out_reg[0]_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.124     5.929 r  my_background/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000     5.929    my_players/rgb_reg_1_0[0]
    SLICE_X5Y32          FDCE                                         r  my_players/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    10.717 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    12.298    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.509    13.899    my_players/clk_65MHz
    SLICE_X5Y32          FDCE                                         r  my_players/rgb_out_reg[0]/C
                         clock pessimism              0.564    14.462    
                         clock uncertainty           -0.087    14.375    
    SLICE_X5Y32          FDCE (Setup_fdce_C_D)        0.032    14.407    my_players/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  8.478    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 my_image_playerR_legs/rgb_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_players/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk rise@15.385ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.950ns (43.417%)  route 3.845ns (56.583%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.601    -0.911    my_image_playerR_legs/clk_65MHz
    RAMB36_X0Y3          RAMB36E1                                     r  my_image_playerR_legs/rgb_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.543 r  my_image_playerR_legs/rgb_reg_0/DOADO[2]
                         net (fo=2, routed)           1.679     3.222    my_image_playerR_legs/rgb_pixel_playerR_legs[2]
    SLICE_X6Y30          LUT4 (Prop_lut4_I2_O)        0.124     3.346 r  my_image_playerR_legs/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.802     4.148    my_image_playerR_legs/rgb_out[11]_i_11_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.272 r  my_image_playerR_legs/rgb_out[11]_i_6/O
                         net (fo=12, routed)          0.783     5.055    my_image_playerR_legs/rgb_out[11]_i_6_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I0_O)        0.124     5.179 f  my_image_playerR_legs/rgb_out[6]_i_2/O
                         net (fo=1, routed)           0.580     5.760    my_background/rgb_out_reg[6]_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.884 r  my_background/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000     5.884    my_players/rgb_reg_1_0[6]
    SLICE_X5Y34          FDCE                                         r  my_players/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    10.717 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    12.298    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.511    13.901    my_players/clk_65MHz
    SLICE_X5Y34          FDCE                                         r  my_players/rgb_out_reg[6]/C
                         clock pessimism              0.564    14.464    
                         clock uncertainty           -0.087    14.377    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)        0.029    14.406    my_players/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 my_image_playerR_legs/rgb_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_players/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk rise@15.385ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 2.950ns (43.113%)  route 3.892ns (56.887%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 13.902 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.601    -0.911    my_image_playerR_legs/clk_65MHz
    RAMB36_X0Y3          RAMB36E1                                     r  my_image_playerR_legs/rgb_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.543 r  my_image_playerR_legs/rgb_reg_0/DOADO[2]
                         net (fo=2, routed)           1.679     3.222    my_image_playerR_legs/rgb_pixel_playerR_legs[2]
    SLICE_X6Y30          LUT4 (Prop_lut4_I2_O)        0.124     3.346 r  my_image_playerR_legs/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.802     4.148    my_image_playerR_legs/rgb_out[11]_i_11_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124     4.272 r  my_image_playerR_legs/rgb_out[11]_i_6/O
                         net (fo=12, routed)          0.629     4.901    my_image_playerR_legs/rgb_out[11]_i_6_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I0_O)        0.124     5.025 f  my_image_playerR_legs/rgb_out[2]_i_2/O
                         net (fo=1, routed)           0.782     5.807    my_background/rgb_out_reg[2]_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.124     5.931 r  my_background/rgb_out[2]_i_1/O
                         net (fo=1, routed)           0.000     5.931    my_players/rgb_reg_1_0[2]
    SLICE_X2Y33          FDCE                                         r  my_players/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    10.717 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    12.298    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.512    13.902    my_players/clk_65MHz
    SLICE_X2Y33          FDCE                                         r  my_players/rgb_out_reg[2]/C
                         clock pessimism              0.564    14.465    
                         clock uncertainty           -0.087    14.378    
    SLICE_X2Y33          FDCE (Setup_fdce_C_D)        0.079    14.457    my_players/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -5.931    
  -------------------------------------------------------------------
                         slack                                  8.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 my_players/pixel_addr_playerL_head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_playerL_head/rgb_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.684%)  route 0.168ns (54.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.559    -0.622    my_players/clk_65MHz
    SLICE_X9Y31          FDRE                                         r  my_players/pixel_addr_playerL_head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_players/pixel_addr_playerL_head_reg[1]/Q
                         net (fo=2, routed)           0.168    -0.314    my_image_playerL_head/ADDRARDADDR[1]
    RAMB36_X0Y6          RAMB36E1                                     r  my_image_playerL_head/rgb_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.871    -0.818    my_image_playerL_head/clk
    RAMB36_X0Y6          RAMB36E1                                     r  my_image_playerL_head/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.381    my_image_playerL_head/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 my_players/pixel_addr_playerL_head_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_playerL_head/rgb_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.623%)  route 0.168ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.560    -0.621    my_players/clk_65MHz
    SLICE_X9Y32          FDRE                                         r  my_players/pixel_addr_playerL_head_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  my_players/pixel_addr_playerL_head_reg[5]/Q
                         net (fo=2, routed)           0.168    -0.312    my_image_playerL_head/ADDRARDADDR[5]
    RAMB36_X0Y6          RAMB36E1                                     r  my_image_playerL_head/rgb_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.871    -0.818    my_image_playerL_head/clk
    RAMB36_X0Y6          RAMB36E1                                     r  my_image_playerL_head/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.381    my_image_playerL_head/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 my_players/pixel_addr_playerR_head_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_playerR_legs/rgb_reg_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.484%)  route 0.148ns (47.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.553    -0.628    my_players/clk_65MHz
    SLICE_X8Y24          FDRE                                         r  my_players/pixel_addr_playerR_head_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  my_players/pixel_addr_playerR_head_reg_rep[0]/Q
                         net (fo=2, routed)           0.148    -0.316    my_image_playerR_legs/Q[0]
    RAMB18_X0Y9          RAMB18E1                                     r  my_image_playerR_legs/rgb_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.863    -0.826    my_image_playerR_legs/clk_65MHz
    RAMB18_X0Y9          RAMB18E1                                     r  my_image_playerR_legs/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.389    my_image_playerR_legs/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 my_players/pixel_addr_playerR_head_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_playerR_head/rgb_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.977%)  route 0.158ns (49.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.554    -0.627    my_players/clk_65MHz
    SLICE_X8Y26          FDRE                                         r  my_players/pixel_addr_playerR_head_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  my_players/pixel_addr_playerR_head_reg[5]/Q
                         net (fo=2, routed)           0.158    -0.306    my_image_playerR_head/sel[5]
    RAMB36_X0Y5          RAMB36E1                                     r  my_image_playerR_head/rgb_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.866    -0.823    my_image_playerR_head/clk_65MHz
    RAMB36_X0Y5          RAMB36E1                                     r  my_image_playerR_head/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.386    my_image_playerR_head/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_background/pixel_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.466%)  route 0.460ns (76.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.563    -0.618    my_background/clk
    SLICE_X9Y37          FDRE                                         r  my_background/pixel_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  my_background/pixel_addr_reg[10]/Q
                         net (fo=2, routed)           0.460    -0.018    my_image_rom/sel[10]
    RAMB18_X0Y20         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.876    -0.813    my_image_rom/clk_65MHz
    RAMB18_X0Y20         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.508    -0.305    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.122    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 my_players/pixel_addr_playerL_head_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_playerL_legs/rgb_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.562    -0.619    my_players/clk_65MHz
    SLICE_X9Y35          FDRE                                         r  my_players/pixel_addr_playerL_head_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_players/pixel_addr_playerL_head_reg_rep[10]/Q
                         net (fo=2, routed)           0.210    -0.269    my_image_playerL_legs/Q[10]
    RAMB36_X0Y7          RAMB36E1                                     r  my_image_playerL_legs/rgb_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.876    -0.813    my_image_playerL_legs/clk_65MHz
    RAMB36_X0Y7          RAMB36E1                                     r  my_image_playerL_legs/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.376    my_image_playerL_legs/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 my_background/pixel_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.067%)  route 0.470ns (76.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.563    -0.618    my_background/clk
    SLICE_X9Y37          FDRE                                         r  my_background/pixel_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  my_background/pixel_addr_reg[6]/Q
                         net (fo=2, routed)           0.470    -0.007    my_image_rom/sel[6]
    RAMB18_X0Y20         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.876    -0.813    my_image_rom/clk_65MHz
    RAMB18_X0Y20         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.508    -0.305    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.122    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 my_background/pixel_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.148ns (26.400%)  route 0.413ns (73.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.563    -0.618    my_background/clk
    SLICE_X8Y37          FDRE                                         r  my_background/pixel_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  my_background/pixel_addr_reg[8]/Q
                         net (fo=2, routed)           0.413    -0.058    my_image_rom/sel[8]
    RAMB18_X0Y20         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.876    -0.813    my_image_rom/clk_65MHz
    RAMB18_X0Y20         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.508    -0.305    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129    -0.176    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 my_players/pixel_addr_playerL_head_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_playerR_head/rgb_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.235%)  route 0.228ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.554    -0.627    my_players/clk_65MHz
    SLICE_X9Y26          FDRE                                         r  my_players/pixel_addr_playerL_head_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  my_players/pixel_addr_playerL_head_reg[6]/Q
                         net (fo=4, routed)           0.228    -0.259    my_image_playerR_head/sel[6]
    RAMB36_X0Y5          RAMB36E1                                     r  my_image_playerR_head/rgb_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.866    -0.823    my_image_playerR_head/clk_65MHz
    RAMB36_X0Y5          RAMB36E1                                     r  my_image_playerR_head/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.386    my_image_playerR_head/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_players/pixel_addr_playerL_head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_playerL_head/rgb_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.116%)  route 0.229ns (61.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.559    -0.622    my_players/clk_65MHz
    SLICE_X9Y31          FDRE                                         r  my_players/pixel_addr_playerL_head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_players/pixel_addr_playerL_head_reg[2]/Q
                         net (fo=2, routed)           0.229    -0.252    my_image_playerL_head/ADDRARDADDR[2]
    RAMB36_X0Y6          RAMB36E1                                     r  my_image_playerL_head/rgb_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.871    -0.818    my_image_playerL_head/clk
    RAMB36_X0Y6          RAMB36E1                                     r  my_image_playerL_head/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.564    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.381    my_image_playerL_head/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65MHz_clk
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { my_clk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y16     my_image_playerL_head/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y17     my_image_playerL_legs/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y8      my_image_playerR_head/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y9      my_image_playerR_legs/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y20     my_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y9      my_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y7      my_image_playerL_legs/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y5      my_image_playerR_head/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y3      my_image_playerR_legs/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y6      my_image_playerL_head/rgb_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X4Y33      my_background/hblnk_out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X4Y33      my_background/hblnk_out_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X7Y29      my_background/hcount_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X7Y29      my_background/hcount_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X7Y30      my_background/hcount_out_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X7Y30      my_background/hcount_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y31      my_background/hcount_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y31      my_background/hcount_out_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X7Y31      my_background/hcount_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X7Y31      my_background/hcount_out_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X4Y33      my_background/hblnk_out_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X4Y33      my_background/hblnk_out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X7Y29      my_background/hcount_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X7Y29      my_background/hcount_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X7Y30      my_background/hcount_out_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X7Y30      my_background/hcount_out_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y31      my_background/hcount_out_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X6Y31      my_background/hcount_out_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X7Y31      my_background/hcount_out_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X7Y31      my_background/hcount_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk
  To Clock:  clkfbout_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_65MHz_clk
  To Clock:  clk_50MHz_clk

Setup :           12  Failing Endpoints,  Worst Slack       -0.858ns,  Total Violation       -8.766ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.858ns  (required time - arrival time)
  Source:                 my_players/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_50MHz_clk rise@140.000ns - clk_65MHz_clk rise@138.462ns)
  Data Path Delay:        2.013ns  (logic 0.642ns (31.894%)  route 1.371ns (68.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 138.517 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 137.580 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                    138.462   138.462 r  
    W5                                                0.000   138.462 r  clk (IN)
                         net (fo=0)                   0.000   138.462    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   139.920 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.153    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   134.192 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661   135.854    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   135.950 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.630   137.580    my_players/clk_65MHz
    SLICE_X6Y35          FDCE                                         r  my_players/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.518   138.098 r  my_players/rgb_out_reg[10]/Q
                         net (fo=1, routed)           1.371   139.469    my_keyboard/uut/rgb_out_reg[10][7]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124   139.593 r  my_keyboard/uut/rgb_out[10]_i_1__0/O
                         net (fo=1, routed)           0.000   139.593    my_keyboard/rgb_out_nxt[10]
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                    140.000   140.000 r  
    W5                                                0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   141.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   135.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   136.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   137.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.512   138.517    my_keyboard/CLK
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[10]/C
                         clock pessimism              0.398   138.915    
                         clock uncertainty           -0.211   138.704    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.031   138.735    my_keyboard/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                        138.735    
                         arrival time                        -139.593    
  -------------------------------------------------------------------
                         slack                                 -0.858    

Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 my_players/rgb_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_50MHz_clk rise@140.000ns - clk_65MHz_clk rise@138.462ns)
  Data Path Delay:        1.988ns  (logic 0.642ns (32.299%)  route 1.346ns (67.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 138.517 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 137.580 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                    138.462   138.462 r  
    W5                                                0.000   138.462 r  clk (IN)
                         net (fo=0)                   0.000   138.462    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   139.920 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.153    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   134.192 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661   135.854    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   135.950 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.630   137.580    my_players/clk_65MHz
    SLICE_X2Y33          FDCE                                         r  my_players/rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.518   138.098 r  my_players/rgb_out_reg[9]/Q
                         net (fo=1, routed)           1.346   139.444    my_keyboard/uut/rgb_out_reg[10][6]
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124   139.568 r  my_keyboard/uut/rgb_out[9]_i_1__0/O
                         net (fo=1, routed)           0.000   139.568    my_keyboard/rgb_out_nxt[9]
    SLICE_X3Y33          FDCE                                         r  my_keyboard/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                    140.000   140.000 r  
    W5                                                0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   141.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   135.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   136.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   137.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.512   138.517    my_keyboard/CLK
    SLICE_X3Y33          FDCE                                         r  my_keyboard/rgb_out_reg[9]/C
                         clock pessimism              0.398   138.915    
                         clock uncertainty           -0.211   138.704    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.031   138.735    my_keyboard/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                        138.735    
                         arrival time                        -139.568    
  -------------------------------------------------------------------
                         slack                                 -0.833    

Slack (VIOLATED) :        -0.808ns  (required time - arrival time)
  Source:                 my_players/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_50MHz_clk rise@140.000ns - clk_65MHz_clk rise@138.462ns)
  Data Path Delay:        1.964ns  (logic 0.580ns (29.535%)  route 1.384ns (70.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 138.517 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 137.580 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                    138.462   138.462 r  
    W5                                                0.000   138.462 r  clk (IN)
                         net (fo=0)                   0.000   138.462    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   139.920 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.153    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   134.192 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661   135.854    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   135.950 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.630   137.580    my_players/clk_65MHz
    SLICE_X7Y36          FDCE                                         r  my_players/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.456   138.036 r  my_players/rgb_out_reg[7]/Q
                         net (fo=1, routed)           1.384   139.420    my_keyboard/uut/rgb_out_reg[10][5]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124   139.544 r  my_keyboard/uut/rgb_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000   139.544    my_keyboard/rgb_out_nxt[7]
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                    140.000   140.000 r  
    W5                                                0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   141.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   135.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   136.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   137.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.512   138.517    my_keyboard/CLK
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[7]/C
                         clock pessimism              0.398   138.915    
                         clock uncertainty           -0.211   138.704    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.032   138.736    my_keyboard/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                        138.736    
                         arrival time                        -139.544    
  -------------------------------------------------------------------
                         slack                                 -0.808    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 my_players/rgb_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_50MHz_clk rise@140.000ns - clk_65MHz_clk rise@138.462ns)
  Data Path Delay:        1.957ns  (logic 0.580ns (29.631%)  route 1.377ns (70.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 138.516 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.884ns = ( 137.578 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                    138.462   138.462 r  
    W5                                                0.000   138.462 r  clk (IN)
                         net (fo=0)                   0.000   138.462    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   139.920 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.153    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   134.192 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661   135.854    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   135.950 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.628   137.578    my_players/clk_65MHz
    SLICE_X5Y34          FDCE                                         r  my_players/rgb_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.456   138.034 r  my_players/rgb_out_reg[4]/Q
                         net (fo=1, routed)           1.377   139.411    my_keyboard/uut/rgb_out_reg[10][2]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.124   139.535 r  my_keyboard/uut/rgb_out[4]_i_1__0/O
                         net (fo=1, routed)           0.000   139.535    my_keyboard/rgb_out_nxt[4]
    SLICE_X4Y34          FDCE                                         r  my_keyboard/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                    140.000   140.000 r  
    W5                                                0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   141.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   135.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   136.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   137.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.511   138.516    my_keyboard/CLK
    SLICE_X4Y34          FDCE                                         r  my_keyboard/rgb_out_reg[4]/C
                         clock pessimism              0.398   138.914    
                         clock uncertainty           -0.211   138.703    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)        0.032   138.735    my_keyboard/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                        138.735    
                         arrival time                        -139.535    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.798ns  (required time - arrival time)
  Source:                 my_players/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_50MHz_clk rise@140.000ns - clk_65MHz_clk rise@138.462ns)
  Data Path Delay:        1.951ns  (logic 0.642ns (32.904%)  route 1.309ns (67.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 138.517 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 137.580 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                    138.462   138.462 r  
    W5                                                0.000   138.462 r  clk (IN)
                         net (fo=0)                   0.000   138.462    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   139.920 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.153    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   134.192 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661   135.854    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   135.950 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.630   137.580    my_players/clk_65MHz
    SLICE_X6Y35          FDCE                                         r  my_players/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.518   138.098 r  my_players/rgb_out_reg[8]/Q
                         net (fo=1, routed)           1.309   139.407    my_keyboard/Q[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124   139.531 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000   139.531    my_keyboard/rgb_out_nxt[8]
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                    140.000   140.000 r  
    W5                                                0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   141.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   135.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   136.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   137.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.512   138.517    my_keyboard/CLK
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[8]/C
                         clock pessimism              0.398   138.915    
                         clock uncertainty           -0.211   138.704    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.029   138.733    my_keyboard/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                        138.733    
                         arrival time                        -139.531    
  -------------------------------------------------------------------
                         slack                                 -0.798    

Slack (VIOLATED) :        -0.792ns  (required time - arrival time)
  Source:                 my_players/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_50MHz_clk rise@140.000ns - clk_65MHz_clk rise@138.462ns)
  Data Path Delay:        1.946ns  (logic 0.580ns (29.799%)  route 1.366ns (70.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 138.516 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.884ns = ( 137.578 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                    138.462   138.462 r  
    W5                                                0.000   138.462 r  clk (IN)
                         net (fo=0)                   0.000   138.462    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   139.920 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.153    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   134.192 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661   135.854    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   135.950 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.628   137.578    my_players/clk_65MHz
    SLICE_X5Y34          FDCE                                         r  my_players/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.456   138.034 r  my_players/rgb_out_reg[6]/Q
                         net (fo=1, routed)           1.366   139.400    my_keyboard/uut/rgb_out_reg[10][4]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.124   139.524 r  my_keyboard/uut/rgb_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000   139.524    my_keyboard/rgb_out_nxt[6]
    SLICE_X4Y34          FDCE                                         r  my_keyboard/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                    140.000   140.000 r  
    W5                                                0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   141.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   135.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   136.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   137.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.511   138.516    my_keyboard/CLK
    SLICE_X4Y34          FDCE                                         r  my_keyboard/rgb_out_reg[6]/C
                         clock pessimism              0.398   138.914    
                         clock uncertainty           -0.211   138.703    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)        0.029   138.732    my_keyboard/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                        138.732    
                         arrival time                        -139.524    
  -------------------------------------------------------------------
                         slack                                 -0.792    

Slack (VIOLATED) :        -0.792ns  (required time - arrival time)
  Source:                 my_players/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_50MHz_clk rise@140.000ns - clk_65MHz_clk rise@138.462ns)
  Data Path Delay:        1.946ns  (logic 0.580ns (29.799%)  route 1.366ns (70.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 138.514 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 137.576 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                    138.462   138.462 r  
    W5                                                0.000   138.462 r  clk (IN)
                         net (fo=0)                   0.000   138.462    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   139.920 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.153    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   134.192 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661   135.854    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   135.950 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.626   137.576    my_players/clk_65MHz
    SLICE_X5Y32          FDCE                                         r  my_players/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.456   138.032 r  my_players/rgb_out_reg[1]/Q
                         net (fo=1, routed)           1.366   139.398    my_keyboard/uut/rgb_out_reg[10][0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.124   139.522 r  my_keyboard/uut/rgb_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000   139.522    my_keyboard/rgb_out_nxt[1]
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                    140.000   140.000 r  
    W5                                                0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   141.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   135.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   136.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   137.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.509   138.514    my_keyboard/CLK
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[1]/C
                         clock pessimism              0.398   138.912    
                         clock uncertainty           -0.211   138.701    
    SLICE_X4Y32          FDCE (Setup_fdce_C_D)        0.029   138.730    my_keyboard/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                        138.730    
                         arrival time                        -139.522    
  -------------------------------------------------------------------
                         slack                                 -0.792    

Slack (VIOLATED) :        -0.787ns  (required time - arrival time)
  Source:                 my_players/rgb_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_50MHz_clk rise@140.000ns - clk_65MHz_clk rise@138.462ns)
  Data Path Delay:        1.943ns  (logic 0.580ns (29.857%)  route 1.363ns (70.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 138.514 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.886ns = ( 137.576 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                    138.462   138.462 r  
    W5                                                0.000   138.462 r  clk (IN)
                         net (fo=0)                   0.000   138.462    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   139.920 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.153    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   134.192 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661   135.854    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   135.950 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.626   137.576    my_players/clk_65MHz
    SLICE_X5Y32          FDCE                                         r  my_players/rgb_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.456   138.032 r  my_players/rgb_out_reg[0]/Q
                         net (fo=1, routed)           1.363   139.395    my_keyboard/Q[0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.124   139.519 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000   139.519    my_keyboard/rgb_out_nxt[0]
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                    140.000   140.000 r  
    W5                                                0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   141.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   135.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   136.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   137.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.509   138.514    my_keyboard/CLK
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[0]/C
                         clock pessimism              0.398   138.912    
                         clock uncertainty           -0.211   138.701    
    SLICE_X4Y32          FDCE (Setup_fdce_C_D)        0.031   138.732    my_keyboard/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                        138.732    
                         arrival time                        -139.519    
  -------------------------------------------------------------------
                         slack                                 -0.787    

Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 my_players/rgb_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_50MHz_clk rise@140.000ns - clk_65MHz_clk rise@138.462ns)
  Data Path Delay:        1.785ns  (logic 0.642ns (35.968%)  route 1.143ns (64.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 138.517 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 137.580 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                    138.462   138.462 r  
    W5                                                0.000   138.462 r  clk (IN)
                         net (fo=0)                   0.000   138.462    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   139.920 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.153    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   134.192 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661   135.854    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   135.950 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.630   137.580    my_players/clk_65MHz
    SLICE_X6Y35          FDCE                                         r  my_players/rgb_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.518   138.098 r  my_players/rgb_out_reg[5]/Q
                         net (fo=1, routed)           1.143   139.241    my_keyboard/uut/rgb_out_reg[10][3]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124   139.365 r  my_keyboard/uut/rgb_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000   139.365    my_keyboard/rgb_out_nxt[5]
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                    140.000   140.000 r  
    W5                                                0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   141.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   135.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   136.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   137.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.512   138.517    my_keyboard/CLK
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[5]/C
                         clock pessimism              0.398   138.915    
                         clock uncertainty           -0.211   138.704    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.031   138.735    my_keyboard/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                        138.735    
                         arrival time                        -139.365    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 my_players/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_50MHz_clk rise@140.000ns - clk_65MHz_clk rise@138.462ns)
  Data Path Delay:        1.835ns  (logic 0.580ns (31.615%)  route 1.255ns (68.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 138.517 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 137.580 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                    138.462   138.462 r  
    W5                                                0.000   138.462 r  clk (IN)
                         net (fo=0)                   0.000   138.462    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   139.920 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.153    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   134.192 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661   135.854    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   135.950 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         1.630   137.580    my_players/clk_65MHz
    SLICE_X7Y36          FDCE                                         r  my_players/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.456   138.036 r  my_players/rgb_out_reg[3]/Q
                         net (fo=1, routed)           1.255   139.291    my_keyboard/Q[3]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124   139.415 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000   139.415    my_keyboard/rgb_out_nxt[3]
    SLICE_X6Y36          FDCE                                         r  my_keyboard/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                    140.000   140.000 r  
    W5                                                0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   141.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   135.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   136.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   137.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          1.512   138.517    my_keyboard/CLK
    SLICE_X6Y36          FDCE                                         r  my_keyboard/rgb_out_reg[3]/C
                         clock pessimism              0.398   138.915    
                         clock uncertainty           -0.211   138.704    
    SLICE_X6Y36          FDCE (Setup_fdce_C_D)        0.081   138.785    my_keyboard/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                        138.785    
                         arrival time                        -139.415    
  -------------------------------------------------------------------
                         slack                                 -0.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 my_players/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.009%)  route 0.465ns (68.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.590    -0.591    my_players/clk_65MHz
    SLICE_X2Y33          FDCE                                         r  my_players/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  my_players/rgb_out_reg[2]/Q
                         net (fo=1, routed)           0.465     0.038    my_keyboard/uut/rgb_out_reg[10][1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.083 r  my_keyboard/uut/rgb_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.083    my_keyboard/rgb_out_nxt[2]
    SLICE_X3Y33          FDCE                                         r  my_keyboard/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.859    -0.831    my_keyboard/CLK
    SLICE_X3Y33          FDCE                                         r  my_keyboard/rgb_out_reg[2]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.211    -0.065    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.092     0.027    my_keyboard/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_players/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.483%)  route 0.491ns (72.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.589    -0.592    my_players/clk_65MHz
    SLICE_X7Y36          FDCE                                         r  my_players/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  my_players/rgb_out_reg[7]/Q
                         net (fo=1, routed)           0.491     0.039    my_keyboard/uut/rgb_out_reg[10][5]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.045     0.084 r  my_keyboard/uut/rgb_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.084    my_keyboard/rgb_out_nxt[7]
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.859    -0.831    my_keyboard/CLK
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[7]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.211    -0.065    
    SLICE_X5Y35          FDCE (Hold_fdce_C_D)         0.092     0.027    my_keyboard/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_players/rgb_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.209ns (30.795%)  route 0.470ns (69.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.590    -0.591    my_players/clk_65MHz
    SLICE_X2Y33          FDCE                                         r  my_players/rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  my_players/rgb_out_reg[9]/Q
                         net (fo=1, routed)           0.470     0.042    my_keyboard/uut/rgb_out_reg[10][6]
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.087 r  my_keyboard/uut/rgb_out[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.087    my_keyboard/rgb_out_nxt[9]
    SLICE_X3Y33          FDCE                                         r  my_keyboard/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.859    -0.831    my_keyboard/CLK
    SLICE_X3Y33          FDCE                                         r  my_keyboard/rgb_out_reg[9]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.211    -0.065    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.092     0.027    my_keyboard/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_players/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.337%)  route 0.494ns (72.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.589    -0.592    my_players/clk_65MHz
    SLICE_X5Y34          FDCE                                         r  my_players/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  my_players/rgb_out_reg[6]/Q
                         net (fo=1, routed)           0.494     0.043    my_keyboard/uut/rgb_out_reg[10][4]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.045     0.088 r  my_keyboard/uut/rgb_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.088    my_keyboard/rgb_out_nxt[6]
    SLICE_X4Y34          FDCE                                         r  my_keyboard/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.858    -0.832    my_keyboard/CLK
    SLICE_X4Y34          FDCE                                         r  my_keyboard/rgb_out_reg[6]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.091     0.025    my_keyboard/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_players/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.337%)  route 0.494ns (72.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.587    -0.594    my_players/clk_65MHz
    SLICE_X5Y32          FDCE                                         r  my_players/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  my_players/rgb_out_reg[1]/Q
                         net (fo=1, routed)           0.494     0.041    my_keyboard/uut/rgb_out_reg[10][0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I5_O)        0.045     0.086 r  my_keyboard/uut/rgb_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.086    my_keyboard/rgb_out_nxt[1]
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.856    -0.834    my_keyboard/CLK
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[1]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.211    -0.068    
    SLICE_X4Y32          FDCE (Hold_fdce_C_D)         0.091     0.023    my_keyboard/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_players/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.209ns (30.549%)  route 0.475ns (69.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.589    -0.592    my_players/clk_65MHz
    SLICE_X6Y35          FDCE                                         r  my_players/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  my_players/rgb_out_reg[8]/Q
                         net (fo=1, routed)           0.475     0.047    my_keyboard/Q[8]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.045     0.092 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.092    my_keyboard/rgb_out_nxt[8]
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.859    -0.831    my_keyboard/CLK
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[8]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.211    -0.065    
    SLICE_X5Y35          FDCE (Hold_fdce_C_D)         0.091     0.026    my_keyboard/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 my_players/rgb_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.129%)  route 0.500ns (72.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.587    -0.594    my_players/clk_65MHz
    SLICE_X5Y32          FDCE                                         r  my_players/rgb_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  my_players/rgb_out_reg[0]/Q
                         net (fo=1, routed)           0.500     0.046    my_keyboard/Q[0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.045     0.091 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.091    my_keyboard/rgb_out_nxt[0]
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.856    -0.834    my_keyboard/CLK
    SLICE_X4Y32          FDCE                                         r  my_keyboard/rgb_out_reg[0]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.211    -0.068    
    SLICE_X4Y32          FDCE (Hold_fdce_C_D)         0.092     0.024    my_keyboard/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_players/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.983%)  route 0.530ns (74.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.587    -0.594    my_players/clk_65MHz
    SLICE_X7Y32          FDCE                                         r  my_players/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  my_players/rgb_out_reg[11]/Q
                         net (fo=1, routed)           0.530     0.076    my_keyboard/Q[11]
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.045     0.121 r  my_keyboard/rgb_out_nxt_inferred__0/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.121    my_keyboard/rgb_out_nxt[11]
    SLICE_X6Y32          FDCE                                         r  my_keyboard/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.856    -0.834    my_keyboard/CLK
    SLICE_X6Y32          FDCE                                         r  my_keyboard/rgb_out_reg[11]/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.211    -0.068    
    SLICE_X6Y32          FDCE (Hold_fdce_C_D)         0.121     0.053    my_keyboard/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_players/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.381%)  route 0.479ns (69.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.589    -0.592    my_players/clk_65MHz
    SLICE_X6Y35          FDCE                                         r  my_players/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  my_players/rgb_out_reg[10]/Q
                         net (fo=1, routed)           0.479     0.051    my_keyboard/uut/rgb_out_reg[10][7]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.045     0.096 r  my_keyboard/uut/rgb_out[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.096    my_keyboard/rgb_out_nxt[10]
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.859    -0.831    my_keyboard/CLK
    SLICE_X5Y35          FDCE                                         r  my_keyboard/rgb_out_reg[10]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.211    -0.065    
    SLICE_X5Y35          FDCE (Hold_fdce_C_D)         0.092     0.027    my_keyboard/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_players/rgb_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_keyboard/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.747%)  route 0.509ns (73.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=146, routed)         0.589    -0.592    my_players/clk_65MHz
    SLICE_X5Y34          FDCE                                         r  my_players/rgb_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  my_players/rgb_out_reg[4]/Q
                         net (fo=1, routed)           0.509     0.058    my_keyboard/uut/rgb_out_reg[10][2]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.045     0.103 r  my_keyboard/uut/rgb_out[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.103    my_keyboard/rgb_out_nxt[4]
    SLICE_X4Y34          FDCE                                         r  my_keyboard/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=35, routed)          0.858    -0.832    my_keyboard/CLK
    SLICE_X4Y34          FDCE                                         r  my_keyboard/rgb_out_reg[4]/C
                         clock pessimism              0.555    -0.277    
                         clock uncertainty            0.211    -0.066    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.092     0.026    my_keyboard/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.077    





