

================================================================
== Vivado HLS Report for 'image_filter_Resize'
================================================================
* Date:           Wed Jun 08 01:42:48 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        gray2scale
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  141|  2124214|  141|  2124214|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: cols_read [1/1] 0.00ns
entry:4  %cols_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %cols)

ST_1: rows_read [1/1] 0.00ns
entry:5  %rows_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %rows)

ST_1: stg_5 [2/2] 0.00ns
entry:14  call fastcc void @image_filter_Resize_opr_linear(i11 %rows_read, i11 %cols_read, i8* %p_src_data_stream_V, i11 %rows_read, i11 %cols_read, i8* %p_dst_data_stream_V)


 <State 2>: 0.00ns
ST_2: stg_6 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecIFCore(i11 %cols, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_2: stg_7 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecIFCore(i11 %rows, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_2: stg_8 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_9 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_10 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_11 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_12 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_13 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_14 [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_15 [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_16 [1/1] 0.00ns
entry:12  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_17 [1/1] 0.00ns
entry:13  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_18 [1/2] 0.00ns
entry:14  call fastcc void @image_filter_Resize_opr_linear(i11 %rows_read, i11 %cols_read, i8* %p_src_data_stream_V, i11 %rows_read, i11 %cols_read, i8* %p_dst_data_stream_V)

ST_2: stg_19 [1/1] 0.00ns
entry:15  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1081a490; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x107e6380; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10813650; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x108080a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read (read         ) [ 001]
rows_read (read         ) [ 001]
stg_6     (specifcore   ) [ 000]
stg_7     (specifcore   ) [ 000]
stg_8     (specinterface) [ 000]
stg_9     (specinterface) [ 000]
stg_10    (specinterface) [ 000]
stg_11    (specinterface) [ 000]
stg_12    (specinterface) [ 000]
stg_13    (specinterface) [ 000]
stg_14    (specinterface) [ 000]
stg_15    (specinterface) [ 000]
stg_16    (specinterface) [ 000]
stg_17    (specinterface) [ 000]
stg_18    (call         ) [ 000]
stg_19    (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_Resize_opr_linear"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="cols_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="11" slack="0"/>
<pin id="34" dir="0" index="1" bw="11" slack="0"/>
<pin id="35" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="rows_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="11" slack="0"/>
<pin id="40" dir="0" index="1" bw="11" slack="0"/>
<pin id="41" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_image_filter_Resize_opr_linear_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="11" slack="0"/>
<pin id="47" dir="0" index="2" bw="11" slack="0"/>
<pin id="48" dir="0" index="3" bw="8" slack="0"/>
<pin id="49" dir="0" index="4" bw="11" slack="0"/>
<pin id="50" dir="0" index="5" bw="11" slack="0"/>
<pin id="51" dir="0" index="6" bw="8" slack="0"/>
<pin id="52" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_5/1 "/>
</bind>
</comp>

<comp id="60" class="1005" name="cols_read_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="11" slack="1"/>
<pin id="62" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="66" class="1005" name="rows_read_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="11" slack="1"/>
<pin id="68" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="38" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="32" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="57"><net_src comp="38" pin="2"/><net_sink comp="44" pin=4"/></net>

<net id="58"><net_src comp="32" pin="2"/><net_sink comp="44" pin=5"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="44" pin=6"/></net>

<net id="63"><net_src comp="32" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="64"><net_src comp="60" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="65"><net_src comp="60" pin="1"/><net_sink comp="44" pin=5"/></net>

<net id="69"><net_src comp="38" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="71"><net_src comp="66" pin="1"/><net_sink comp="44" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_image_filter_Resize_opr_linear_fu_44 |    2    |    16   |  28.278 |   5469  |   5129  |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   read   |           cols_read_read_fu_32           |    0    |    0    |    0    |    0    |    0    |
|          |           rows_read_read_fu_38           |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                          |    2    |    16   |  28.278 |   5469  |   5129  |
|----------|------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|cols_read_reg_60|   11   |
|rows_read_reg_66|   11   |
+----------------+--------+
|      Total     |   22   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
| grp_image_filter_Resize_opr_linear_fu_44 |  p1  |   2  |  11  |   22   ||    11   |
| grp_image_filter_Resize_opr_linear_fu_44 |  p2  |   2  |  11  |   22   ||    11   |
| grp_image_filter_Resize_opr_linear_fu_44 |  p4  |   2  |  11  |   22   ||    11   |
| grp_image_filter_Resize_opr_linear_fu_44 |  p5  |   2  |  11  |   22   ||    11   |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   88   ||  6.284  ||    44   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   16   |   28   |  5469  |  5129  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    6   |    -   |   44   |
|  Register |    -   |    -   |    -   |   22   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   16   |   34   |  5491  |  5173  |
+-----------+--------+--------+--------+--------+--------+
