<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Hexagon/HexagonBitTracker.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_44384080de1e1933d0286d6003f85ecf.html">Hexagon</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">HexagonBitTracker.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HexagonBitTracker_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- HexagonBitTracker.cpp ----------------------------------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonBitTracker_8h.html">HexagonBitTracker.h</a>&quot;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Hexagon_8h.html">Hexagon.h</a>&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonInstrInfo_8h.html">HexagonInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonRegisterInfo_8h.html">HexagonRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonSubtarget_8h.html">HexagonSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Argument_8h.html">llvm/IR/Argument.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;cstddef&gt;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;cstdlib&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="HexagonBitTracker_8cpp.html#ae3e523a6a11b1e24604b40363978a62a">   38</a></span>&#160;<span class="keyword">using</span> <a class="code" href="structllvm_1_1BitTracker.html">BT</a> = <a class="code" href="structllvm_1_1BitTracker.html">BitTracker</a>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html#a5c2b22f49f8bb9c6c2d5c4ff5211d9e9">   40</a></span>&#160;<a class="code" href="structllvm_1_1HexagonEvaluator.html#a5c2b22f49f8bb9c6c2d5c4ff5211d9e9">HexagonEvaluator::HexagonEvaluator</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a> &amp;tri,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                                   <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;mri,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;tii,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                                   <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    : MachineEvaluator(tri, mri), MF(mf), MFI(mf.getFrameInfo()), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(tii) {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="comment">// Populate the VRX map (VR to extension-type).</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="comment">// Go over all the formal parameters of the function. If a given parameter</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="comment">// P is sign- or zero-extended, locate the virtual register holding that</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="comment">// parameter and create an entry in the VRX map indicating the type of ex-</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="comment">// tension (and the source type).</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="comment">// This is a bit complicated to do accurately, since the memory layout in-</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="comment">// formation is necessary to precisely determine whether an aggregate para-</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// meter will be passed in a register or in memory. What is given in MRI</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="comment">// is the association between the physical register that is live-in (i.e.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="comment">// holds an argument), and the virtual register that this value will be</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="comment">// copied into. This, by itself, is not sufficient to map back the virtual</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="comment">// register to a formal parameter from Function (since consecutive live-ins</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="comment">// from MRI may not correspond to consecutive formal parameters from Func-</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="comment">// tion). To avoid the complications with in-memory arguments, only consi-</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="comment">// der the initial sequence of formal parameters that are known to be</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="comment">// passed via registers.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordtype">unsigned</span> InVirtReg, InPhysReg = 0;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1Argument.html">Argument</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> : <a class="code" href="structllvm_1_1HexagonEvaluator.html#a7ebd1745b8aea9e691aec9837465131e">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">args</a>()) {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *ATy = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getType();</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = 0;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">if</span> (ATy-&gt;<a class="code" href="classllvm_1_1Type.html#ac6d28a9b11139182134a9618028a0d07">isIntegerTy</a>())</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      Width = ATy-&gt;<a class="code" href="classllvm_1_1Type.html#a13e877ef779ba7a0688081079f4f9b03">getIntegerBitWidth</a>();</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ATy-&gt;<a class="code" href="classllvm_1_1Type.html#a3b996fbf8458aafffc86cb98a68d0a47">isPointerTy</a>())</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      Width = 32;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="comment">// If pointer size is not set through target data, it will default to</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="comment">// Module::AnyPointerSize.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">if</span> (Width == 0 || Width &gt; 64)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasAttribute(Attribute::ByVal))</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    InPhysReg = getNextPhysReg(InPhysReg, Width);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">if</span> (!InPhysReg)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    InVirtReg = getVirtRegFor(InPhysReg);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">if</span> (!InVirtReg)</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasAttribute(Attribute::SExt))</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      VRX.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(InVirtReg, <a class="code" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a>(ExtType::SExt, Width)));</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasAttribute(Attribute::ZExt))</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      VRX.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(InVirtReg, <a class="code" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a>(ExtType::ZExt, Width)));</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;}</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html#a103f9e7aa8fee4d744431fcd2a8613c8">   89</a></span>&#160;<a class="code" href="structllvm_1_1BitTracker_1_1BitMask.html">BT::BitMask</a> <a class="code" href="structllvm_1_1HexagonEvaluator.html#a103f9e7aa8fee4d744431fcd2a8613c8">HexagonEvaluator::mask</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> Sub)<span class="keyword"> const </span>{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">if</span> (Sub == 0)</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">return</span> MachineEvaluator::mask(Reg, 0);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC = *<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6d5cfd7739a2939cd9418586c8aa1a3c">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a> = RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> RW = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(<a class="code" href="structllvm_1_1HexagonEvaluator.html#ae95d2e2e4cfa9d21f07249ee597c942d">RegisterRef</a>(Reg, Sub));</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;HRI = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a>&amp;<span class="keyword">&gt;</span>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordtype">bool</span> IsSubLo = (Sub == HRI.getHexagonSubRegIndex(RC, <a class="code" href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa4c96233dec1eedf779c37f230f6d8c10">Hexagon::ps_sub_lo</a>));</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">switch</span> (ID) {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">case</span> Hexagon::DoubleRegsRegClassID:</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">case</span> Hexagon::HvxWRRegClassID:</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">case</span> Hexagon::HvxVQRRegClassID:</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="keywordflow">return</span> IsSubLo ? <a class="code" href="structllvm_1_1BitTracker_1_1BitMask.html">BT::BitMask</a>(0, RW-1)</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                     : BT::BitMask(RW, 2*RW-1);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  }</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, &amp;<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>, Sub) &lt;&lt; <span class="stringliteral">&quot; in reg class &quot;</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;         &lt;&lt; <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(&amp;RC) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register/subregister&quot;</span>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html#a95e634ff76b3a942ec16bead23d2d091">  113</a></span>&#160;<a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1HexagonEvaluator.html#a95e634ff76b3a942ec16bead23d2d091">HexagonEvaluator::getPhysRegBitWidth</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg));</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keyword">using namespace </span>Hexagon;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;HST = <a class="code" href="structllvm_1_1HexagonEvaluator.html#a7ebd1745b8aea9e691aec9837465131e">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a>&gt;();</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">if</span> (HST.useHVXOps()) {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;RC : {HvxVRRegClass, HvxWRRegClass, HvxQRRegClass,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                     HvxVQRRegClass})</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      <span class="keywordflow">if</span> (RC.contains(Reg))</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(RC);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="comment">// Default treatment for other physical registers.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">getMinimalPhysRegClass</a>(Reg))</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      (<a class="code" href="classllvm_1_1Twine.html">Twine</a>(<span class="stringliteral">&quot;Unhandled physical register&quot;</span>) + <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>.<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(Reg)).str().c_str());</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;}</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html#a82ef22a357f6b3f17e77b598df0ca45f">  132</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;<a class="code" href="structllvm_1_1HexagonEvaluator.html#a82ef22a357f6b3f17e77b598df0ca45f">HexagonEvaluator::composeWithSubRegIndex</a>(</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordflow">if</span> (Idx == 0)</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;HRI = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a>&amp;<span class="keyword">&gt;</span>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a440983b5e0f6fc9cd9771b51f1f998dd">TRI</a>);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordtype">bool</span> IsSubLo = (Idx == HRI.getHexagonSubRegIndex(RC, <a class="code" href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa4c96233dec1eedf779c37f230f6d8c10">Hexagon::ps_sub_lo</a>));</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordtype">bool</span> IsSubHi = (Idx == HRI.getHexagonSubRegIndex(RC, <a class="code" href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa7e62627fded515ebb9ff5d0ec9571d95">Hexagon::ps_sub_hi</a>));</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IsSubLo != IsSubHi &amp;&amp; <span class="stringliteral">&quot;Must refer to either low or high subreg&quot;</span>);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordflow">switch</span> (RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">case</span> Hexagon::DoubleRegsRegClassID:</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <span class="keywordflow">return</span> Hexagon::IntRegsRegClass;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">case</span> Hexagon::HvxWRRegClassID:</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="keywordflow">return</span> Hexagon::HvxVRRegClass;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">case</span> Hexagon::HvxVQRRegClassID:</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      <span class="keywordflow">return</span> Hexagon::HvxWRRegClass;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  }</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Reg class id: &quot;</span> &lt;&lt; RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>() &lt;&lt; <span class="stringliteral">&quot; idx: &quot;</span> &lt;&lt; Idx &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unimplemented combination of reg class/subreg idx&quot;</span>);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keyword">class </span>RegisterRefs {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  std::vector&lt;BT::RegisterRef&gt; <a class="code" href="namespacellvm.html#add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110">Vector</a>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  RegisterRefs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) : <a class="code" href="namespacellvm.html#add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110">Vector</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>()) {</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, n = Vector.size(); i &lt; n; ++i) {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        Vector[i] = <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BT::RegisterRef</a>(MO);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="comment">// For indices that don&#39;t correspond to registers, the entry will</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="comment">// remain constructed via the default constructor.</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordtype">size_t</span> <a class="code" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Vector.size(); }</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BT::RegisterRef</a> &amp;operator[](<span class="keywordtype">unsigned</span> n)<span class="keyword"> const </span>{</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">// The main purpose of this operator is to assert with bad argument.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(n &lt; Vector.size());</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">return</span> Vector[n];</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  }</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;};</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html#a49b4d08c8b0024b97c7e090a0b3e50f6">  187</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html#a49b4d08c8b0024b97c7e090a0b3e50f6">HexagonEvaluator::evaluate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                <span class="keyword">const</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Inputs,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Outputs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keyword">using namespace </span>Hexagon;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordtype">unsigned</span> NumDefs = 0;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// Sanity verification: there should not be any defs with subregisters.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg() || !MO.isDef())</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    NumDefs++;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.getSubReg() == 0);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  }</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">if</span> (NumDefs == 0)</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>()) {</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <span class="comment">// These instructions may be marked as mayLoad, but they are generating</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <span class="comment">// immediate values, so skip them.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abea5e5eaade21ea47b95e7e1536d6a73">CONST32</a>:</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <span class="keywordflow">case</span> CONST64:</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="keywordflow">return</span> evaluateLoad(MI, Inputs, Outputs);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">// Check COPY instructions that copy formal parameters into virtual</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">// registers. Such parameters can be sign- or zero-extended at the</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">// call site, and we should take advantage of this knowledge. The MRI</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="comment">// keeps a list of pairs of live-in physical and virtual registers,</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">// which provides information about which virtual registers will hold</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">// the argument values. The function will still contain instructions</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// defining those virtual registers, and in practice those are COPY</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="comment">// instructions from a physical to a virtual register. In such cases,</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// applying the argument extension to the virtual register can be seen</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// as simply mirroring the extension that had already been applied to</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">// the physical register at the call site. If the defining instruction</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">// was not a COPY, it would not be clear how to mirror that extension</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// on the callee&#39;s side. For that reason, only check COPY instructions</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">// for potential extensions.</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>()) {</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">if</span> (evaluateFormalCopy(MI, Inputs, Outputs))</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  }</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">// Beyond this point, if any operand is a global, skip that instruction.</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="comment">// The reason is that certain instructions that can take an immediate</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="comment">// operand can also have a global symbol in that operand. To avoid</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">// checking what kind of operand a given instruction has individually</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">// for each instruction, do it here. Global symbols as operands gene-</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">// rally do not provide any useful information.</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">if</span> (MO.isGlobal() || MO.isBlockAddress() || MO.isSymbol() || MO.isJTI() ||</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        MO.isCPI())</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  }</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  RegisterRefs <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>(MI);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define op(i) MI.getOperand(i)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define rc(i) RegisterCell::ref(getCell(Reg[i], Inputs))</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define im(i) MI.getOperand(i).getImm()</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="comment">// If the instruction has no register operands, skip it.</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">if</span> (Reg.size() == 0)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">// Record result for register in operand 0.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keyword">auto</span> rr0 = [<span class="keyword">this</span>,<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>] (<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BT::RegisterCell</a> &amp;Val, <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Outputs)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        -&gt; <span class="keywordtype">bool</span> {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a8944fc547212f985ad3f9706eb5b8725">putCell</a>(Reg[0], Val, Outputs);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  };</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">// Get the cell corresponding to the N-th operand.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keyword">auto</span> cop = [<span class="keyword">this</span>, &amp;<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, &amp;Inputs](<span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                        <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>) -&gt; <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BT::RegisterCell</a> {</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.getOperand(N);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(Op.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(), <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(0, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg[N]) == <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a> &amp;&amp; <span class="stringliteral">&quot;Register width mismatch&quot;</span>);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(N);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  };</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">// Extract RW low bits of the cell.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keyword">auto</span> lo = [<span class="keyword">this</span>] (<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BT::RegisterCell</a> &amp;RC, <a class="code" href="classuint16__t.html">uint16_t</a> RW)</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        -&gt; <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BT::RegisterCell</a> {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RW &lt;= RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>());</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(RC, 0, RW);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  };</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// Extract RW high bits of the cell.</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keyword">auto</span> hi = [<span class="keyword">this</span>] (<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BT::RegisterCell</a> &amp;RC, <a class="code" href="classuint16__t.html">uint16_t</a> RW)</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        -&gt; <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BT::RegisterCell</a> {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a> = RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>();</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RW &lt;= W);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(RC, W-RW, W);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  };</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">// Extract N-th halfword (counting from the least significant position).</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keyword">auto</span> half = [<span class="keyword">this</span>] (<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BT::RegisterCell</a> &amp;RC, <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        -&gt; <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BT::RegisterCell</a> {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(N*16+16 &lt;= RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>());</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(RC, N*16, N*16+16);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  };</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="comment">// Shuffle bits (pick even/odd from cells and merge into result).</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keyword">auto</span> shuffle = [<span class="keyword">this</span>] (<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BT::RegisterCell</a> &amp;Rs, <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BT::RegisterCell</a> &amp;Rt,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                         <a class="code" href="classuint16__t.html">uint16_t</a> BW, <span class="keywordtype">bool</span> Odd) -&gt; <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BT::RegisterCell</a> {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Odd, Ws = Rs.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>();</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ws == Rt.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>());</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(Rt, I*BW, I*BW+BW).<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a1385460950e6fe590c5913ba8c9dbe90">cat</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(Rs, I*BW, I*BW+BW));</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    I += 2;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">while</span> (I*BW &lt; Ws) {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      RC.cat(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(Rt, I*BW, I*BW+BW)).cat(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(Rs, I*BW, I*BW+BW));</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      I += 2;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    }</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  };</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">// The bitwidth of the 0th operand. In most (if not all) of the</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="comment">// instructions below, the 0th operand is the defined register.</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="comment">// Pre-compute the bitwidth here, because it is needed in many cases</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="comment">// cases below.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> W0 = (Reg[0].Reg != 0) ? <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg[0]) : 0;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="comment">// Register id of the 0th operand. It can be 0.</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordtype">unsigned</span> Reg0 = Reg[0].Reg;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="comment">// Transfer immediate:</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">case</span> A2_tfrsi:</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keywordflow">case</span> A2_tfrpi:</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abea5e5eaade21ea47b95e7e1536d6a73">CONST32</a>:</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">case</span> CONST64:</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), Outputs);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordflow">case</span> PS_false:</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1HexagonEvaluator.html#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(W0).fill(0, W0, <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BT::BitValue::Zero</a>), Outputs);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">case</span> PS_true:</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1HexagonEvaluator.html#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(W0).fill(0, W0, <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a86e84878fc26bf4a4fd39f94424b730b">BT::BitValue::One</a>), Outputs);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">case</span> PS_fi: {</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      <span class="keywordtype">int</span> FI = <a class="code" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>(1).getIndex();</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <span class="keywordtype">int</span> Off = <a class="code" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>(2).getImm();</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      <span class="keywordtype">unsigned</span> A = <a class="code" href="structllvm_1_1HexagonEvaluator.html#a6bd44a21a5a54d02b58db73756788c04">MFI</a>.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI) + <a class="code" href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">std::abs</a>(Off);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;      <span class="keywordtype">unsigned</span> L = <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">countTrailingZeros</a>(A);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(Reg[0].Reg, W0);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(0, L, <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BT::BitValue::Zero</a>);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    }</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="comment">// Transfer register:</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordflow">case</span> A2_tfr:</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">case</span> A2_tfrp:</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="keywordflow">case</span> C2_pxfer_map:</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), Outputs);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">case</span> C2_tfrpr: {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> RW = W0;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> PW = 8; <span class="comment">// XXX Pred size: getRegBitWidth(Reg[1]);</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PW &lt;= RW);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> PC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 0, PW);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1HexagonEvaluator.html#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(RW).<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#ab436b1402523817d32ee31d1d7eb7a0c">insert</a>(PC, <a class="code" href="structllvm_1_1BitTracker_1_1BitMask.html">BT::BitMask</a>(0, PW-1));</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(PW, RW, <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BT::BitValue::Zero</a>);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    }</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">case</span> C2_tfrrp: {</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> RW = W0;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> PW = 8; <span class="comment">// XXX Pred size: getRegBitWidth(Reg[1]);</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(Reg[0].Reg, RW);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;      RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(PW, RW, <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BT::BitValue::Zero</a>);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aceb7efc236b586c36f36b047db000db9">eINS</a>(RC, <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 0, PW), 0), Outputs);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    }</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="comment">// Arithmetic:</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordflow">case</span> A2_abs:</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordflow">case</span> A2_absp:</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      <span class="comment">// TODO</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="keywordflow">case</span> A2_addsp: {</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> W1 = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg[1]);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W0 == 64 &amp;&amp; W1 == 32);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> CW = <a class="code" href="structllvm_1_1HexagonEvaluator.html#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(W0).<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#ab436b1402523817d32ee31d1d7eb7a0c">insert</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1BitMask.html">BT::BitMask</a>(0, W1-1));</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(CW, W1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2));</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    }</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordflow">case</span> A2_add:</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordflow">case</span> A2_addp:</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordflow">case</span> A2_addi:</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0)), Outputs);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">case</span> S4_addi_asl_ri: {</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    }</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">case</span> S4_addi_lsr_ri: {</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    }</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">case</span> S4_addaddi: {</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0)));</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordflow">case</span> M4_mpyri_addi: {</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0));</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), lo(M, W0));</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    }</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">case</span> M4_mpyrr_addi: {</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3));</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), lo(M, W0));</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    }</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">case</span> M4_mpyri_addr_u2: {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3));</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), lo(M, W0));</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    }</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">case</span> M4_mpyri_addr: {</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0));</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), lo(M, W0));</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    }</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordflow">case</span> M4_mpyrr_addr: {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3));</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), lo(M, W0));</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    }</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">case</span> S4_subaddi: {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)));</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    }</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">case</span> M2_accii: {</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0)));</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    }</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">case</span> M2_acci: {</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)));</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    }</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">case</span> M2_subacc: {</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)));</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    }</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">case</span> S2_addasl_rrri: {</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    }</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordflow">case</span> C4_addipc: {</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RPC = <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(Reg[0].Reg, W0);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;      RPC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(0, 2, <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BT::BitValue::Zero</a>);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(RPC, <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0)), Outputs);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    }</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordflow">case</span> A2_sub:</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">case</span> A2_subp:</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="keywordflow">case</span> A2_subri:</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">case</span> S4_subi_asl_ri: {</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    }</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordflow">case</span> S4_subi_lsr_ri: {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    }</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">case</span> M2_naccii: {</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0)));</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    }</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">case</span> M2_nacci: {</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)));</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    }</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="comment">// 32-bit negation is done by &quot;Rd = A2_subri 0, Rs&quot;</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordflow">case</span> A2_negp:</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(0, W0), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1)), Outputs);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">case</span> M2_mpy_up: {</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2));</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      <span class="keywordflow">return</span> rr0(hi(M, W0), Outputs);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    }</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">case</span> M2_dpmpyss_s0:</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">case</span> M2_dpmpyss_acc_s0:</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordflow">case</span> M2_dpmpyss_nac_s0:</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordflow">case</span> M2_mpyi: {</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2));</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;      <span class="keywordflow">return</span> rr0(lo(M, W0), Outputs);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    }</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordflow">case</span> M2_macsip: {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0));</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), lo(M, W0));</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    }</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">case</span> M2_macsin: {</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0));</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), lo(M, W0));</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    }</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordflow">case</span> M2_maci: {</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3));</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), lo(M, W0));</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    }</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="keywordflow">case</span> M2_mpysmi: {</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0));</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      <span class="keywordflow">return</span> rr0(lo(M, 32), Outputs);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    }</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordflow">case</span> M2_mpysin: {</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(-<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0));</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      <span class="keywordflow">return</span> rr0(lo(M, 32), Outputs);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    }</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">case</span> M2_mpysip: {</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">eMLS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0));</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      <span class="keywordflow">return</span> rr0(lo(M, 32), Outputs);</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    }</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_up: {</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> M = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a518631233431d2324f15075cf91ffab2">eMLU</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2));</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      <span class="keywordflow">return</span> rr0(hi(M, W0), Outputs);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    }</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="keywordflow">case</span> M2_dpmpyuu_s0:</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a518631233431d2324f15075cf91ffab2">eMLU</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="keywordflow">case</span> M2_dpmpyuu_acc_s0:</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a518631233431d2324f15075cf91ffab2">eMLU</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="keywordflow">case</span> M2_dpmpyuu_nac_s0:</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a518631233431d2324f15075cf91ffab2">eMLU</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="comment">//case M2_mpysu_up:</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="comment">// Logical/bitwise:</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">case</span> A2_andir:</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0)), Outputs);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">case</span> A2_and:</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">case</span> A2_andp:</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordflow">case</span> A4_andn:</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordflow">case</span> A4_andnp:</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2))), Outputs);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordflow">case</span> S4_andi_asl_ri: {</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    }</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="keywordflow">case</span> S4_andi_lsr_ri: {</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    }</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordflow">case</span> M4_and_and:</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordflow">case</span> M4_and_andn:</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="keywordflow">case</span> M4_and_or:</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordflow">case</span> M4_and_xor:</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keywordflow">case</span> A2_orir:</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2), W0)), Outputs);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keywordflow">case</span> A2_or:</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordflow">case</span> A2_orp:</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">case</span> A4_orn:</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">case</span> A4_ornp:</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2))), Outputs);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keywordflow">case</span> S4_ori_asl_ri: {</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    }</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordflow">case</span> S4_ori_lsr_ri: {</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(1), W0), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3)));</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    }</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordflow">case</span> M4_or_and:</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordflow">case</span> M4_or_andn:</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordflow">case</span> S4_or_andi:</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keywordflow">case</span> S4_or_andix: {</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0)));</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    }</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <span class="keywordflow">case</span> S4_or_ori: {</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3), W0)));</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    }</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">case</span> M4_or_or:</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keywordflow">case</span> M4_or_xor:</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="keywordflow">case</span> A2_xor:</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="keywordflow">case</span> A2_xorp:</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">case</span> M4_xor_and:</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">case</span> M4_xor_andn:</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">case</span> M4_xor_or:</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordflow">case</span> M4_xor_xacc:</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">case</span> A2_not:</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordflow">case</span> A2_notp:</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1)), Outputs);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_r:</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_p:</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2)), Outputs);</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="keywordflow">case</span> A2_aslh:</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 16), Outputs);</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_r_acc:</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_p_acc:</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_r_nac:</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_p_nac:</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_r_and:</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_p_and:</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_r_or:</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_p_or:</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_r_xacc:</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_p_xacc:</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a86f3525b5df439dd04caea2c1d4f567d">eASL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_vh:</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_vw:</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;      <span class="comment">// TODO</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_r:</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_p:</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2)), Outputs);</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">case</span> A2_asrh:</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 16), Outputs);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_r_acc:</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_p_acc:</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_r_nac:</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_p_nac:</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_r_and:</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_p_and:</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_r_or:</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_p_or:</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_r_rnd: {</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <span class="comment">// The input is first sign-extended to 64 bits, then the output</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      <span class="comment">// is truncated back to 32 bits.</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W0 == 32);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> <a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282">XC</a> = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1).cat(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(0, W0)), W0);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(XC, <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2)), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(1, 2*W0)), 1);</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(RC, 0, W0), Outputs);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    }</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_r_rnd_goodsyntax: {</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;      int64_t S = <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      <span class="keywordflow">if</span> (S == 0)</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        <span class="keywordflow">return</span> rr0(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), Outputs);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;      <span class="comment">// Result: S2_asr_i_r_rnd Rs, u5-1</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> <a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282">XC</a> = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1).cat(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(0, W0)), W0);</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a83c32395e0a0c8e1d12e4dbdc5483928">eASR</a>(XC, S-1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(1, 2*W0)), 1);</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(RC, 0, W0), Outputs);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    }</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="keywordflow">case</span> S2_asr_r_vh:</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_vw:</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_svw_trun:</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      <span class="comment">// TODO</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_r:</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_p:</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2)), Outputs);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_r_acc:</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_p_acc:</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">eADD</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_r_nac:</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_p_nac:</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">eSUB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_r_and:</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_p_and:</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_r_or:</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_p_or:</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_r_xacc:</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_p_xacc:</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4d418e3defa1322e8e55b020eef30475">eLSR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3))), Outputs);</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="keywordflow">case</span> S2_clrbit_i: {</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      RC[<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2)] = <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BT::BitValue::Zero</a>;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    }</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordflow">case</span> S2_setbit_i: {</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      RC[<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2)] = <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a86e84878fc26bf4a4fd39f94424b730b">BT::BitValue::One</a>;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    }</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">case</span> S2_togglebit_i: {</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> BX = <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      RC[BX] = RC[BX].is(0) ? <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a86e84878fc26bf4a4fd39f94424b730b">BT::BitValue::One</a></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                            : RC[BX].is(1) ? <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BT::BitValue::Zero</a></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;                                           : <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#ad20a19c881ef4af1b3a270bf06fa8d89">BT::BitValue::self</a>();</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    }</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keywordflow">case</span> A4_bitspliti: {</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> W1 = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg[1]);</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> BX = <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2);</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      <span class="comment">// Res.uw[1] = Rs[bx+1:], Res.uw[0] = Rs[0:bx]</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BT::BitValue</a> Zero = <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BT::BitValue::Zero</a>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fadf6cb3d17aeace3749932c7166e349cc">RZ</a> = <a class="code" href="structllvm_1_1HexagonEvaluator.html#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(W0).<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(BX, W1, Zero)</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                                        .<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(W1+(W1-BX), W0, Zero);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> BF1 = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 0, BX), BF2 = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), BX, W1);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aceb7efc236b586c36f36b047db000db9">eINS</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aceb7efc236b586c36f36b047db000db9">eINS</a>(RZ, BF1, 0), BF2, W1);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    }</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">case</span> S4_extract:</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="keywordflow">case</span> S4_extractp:</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="keywordflow">case</span> S2_extractu:</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">case</span> S2_extractup: {</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> Wd = <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2), Of = <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3);</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Wd &lt;= W0);</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      <span class="keywordflow">if</span> (Wd == 0)</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(0, W0), Outputs);</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;      <span class="comment">// If the width extends beyond the register size, pad the register</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      <span class="comment">// with 0 bits.</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> Pad = (Wd+Of &gt; W0) ? <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1).cat(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(0, Wd+Of-W0)) : <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(Pad, Of, Wd+Of);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;      <span class="comment">// Ext is short, need to extend it with 0s or sign bit.</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1HexagonEvaluator.html#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(W0).<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#ab436b1402523817d32ee31d1d7eb7a0c">insert</a>(Ext, <a class="code" href="structllvm_1_1BitTracker_1_1BitMask.html">BT::BitMask</a>(0, Wd-1));</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;      <span class="keywordflow">if</span> (Opc == S2_extractu || Opc == S2_extractup)</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a57424565b80f4f8fef7b5a8e11735f34">eZXT</a>(RC, Wd), Outputs);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(RC, Wd), Outputs);</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    }</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="keywordflow">case</span> S2_insert:</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keywordflow">case</span> S2_insertp: {</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> Wd = <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(3), Of = <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(4);</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Wd &lt; W0 &amp;&amp; Of &lt; W0);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;      <span class="comment">// If Wd+Of exceeds W0, the inserted bits are truncated.</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      <span class="keywordflow">if</span> (Wd+Of &gt; W0)</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        Wd = W0-Of;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;      <span class="keywordflow">if</span> (Wd == 0)</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        <span class="keywordflow">return</span> rr0(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), Outputs);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aceb7efc236b586c36f36b047db000db9">eINS</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">eXTR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), 0, Wd), Of), Outputs);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    }</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="comment">// Bit permutations:</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="keywordflow">case</span> A2_combineii:</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="keywordflow">case</span> A4_combineii:</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="keywordflow">case</span> A4_combineir:</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="keywordflow">case</span> A4_combineri:</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="keywordflow">case</span> A2_combinew:</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="keywordflow">case</span> V6_vcombine:</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W0 % 2 == 0);</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;      <span class="keywordflow">return</span> rr0(cop(2, W0/2).cat(cop(1, W0/2)), Outputs);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="keywordflow">case</span> A2_combine_ll:</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="keywordflow">case</span> A2_combine_lh:</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="keywordflow">case</span> A2_combine_hl:</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordflow">case</span> A2_combine_hh: {</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W0 == 32);</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg[1]) == 32 &amp;&amp; <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg[2]) == 32);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;      <span class="comment">// Low half in the output is 0 for _ll and _hl, 1 otherwise:</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;      <span class="keywordtype">unsigned</span> LoH = !(Opc == A2_combine_ll || Opc == A2_combine_hl);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;      <span class="comment">// High half in the output is 0 for _ll and _lh, 1 otherwise:</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;      <span class="keywordtype">unsigned</span> HiH = !(Opc == A2_combine_ll || Opc == A2_combine_lh);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> R1 = <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> <a class="code" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a> = <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = half(R2, LoH).<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a1385460950e6fe590c5913ba8c9dbe90">cat</a>(half(R1, HiH));</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    }</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">case</span> S2_packhl: {</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W0 == 64);</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg[1]) == 32 &amp;&amp; <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg[2]) == 32);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> R1 = <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> <a class="code" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a> = <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2);</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = half(R2, 0).<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a1385460950e6fe590c5913ba8c9dbe90">cat</a>(half(R1, 0)).<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a1385460950e6fe590c5913ba8c9dbe90">cat</a>(half(R2, 1))</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                                   .<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a1385460950e6fe590c5913ba8c9dbe90">cat</a>(half(R1, 1));</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    }</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <span class="keywordflow">case</span> S2_shuffeb: {</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = shuffle(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), 8, <span class="keyword">false</span>);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    }</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="keywordflow">case</span> S2_shuffeh: {</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = shuffle(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), 16, <span class="keyword">false</span>);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    }</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <span class="keywordflow">case</span> S2_shuffob: {</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = shuffle(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), 8, <span class="keyword">true</span>);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    }</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="keywordflow">case</span> S2_shuffoh: {</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = shuffle(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), 16, <span class="keyword">true</span>);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    }</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="keywordflow">case</span> C2_mask: {</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> WR = W0;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> WP = 8; <span class="comment">// XXX Pred size: getRegBitWidth(Reg[1]);</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WR == 64 &amp;&amp; WP == 8);</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> R1 = <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC(WR);</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">uint16_t</a> i = 0; i &lt; WP; ++i) {</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;        <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BT::BitValue</a> &amp;V = R1[i];</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BT::BitValue</a> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = (V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0) || V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1)) ? V : <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#ad20a19c881ef4af1b3a270bf06fa8d89">BT::BitValue::self</a>();</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;        RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(i*8, i*8+8, F);</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;      }</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    }</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="comment">// Mux:</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="keywordflow">case</span> C2_muxii:</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="keywordflow">case</span> C2_muxir:</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="keywordflow">case</span> C2_muxri:</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="keywordflow">case</span> C2_mux: {</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BT::BitValue</a> PC0 = <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1)[0];</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> <a class="code" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a> = cop(2, W0);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> R3 = cop(3, W0);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;      <span class="keywordflow">if</span> (PC0.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0) || PC0.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1))</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a4e73984cdacfb5cd24df684bbe6af7a7">RegisterCell::ref</a>(PC0 ? R2 : R3), Outputs);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;      R2.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a34a0510c234abb8c892c6cd681c8a16d">meet</a>(R3, Reg[0].Reg);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;      <span class="keywordflow">return</span> rr0(R2, Outputs);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    }</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">case</span> C2_vmux:</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      <span class="comment">// TODO</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <span class="comment">// Sign- and zero-extension:</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keywordflow">case</span> A2_sxtb:</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 8), Outputs);</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="keywordflow">case</span> A2_sxth:</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 16), Outputs);</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="keywordflow">case</span> A2_sxtw: {</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> W1 = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg[1]);</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W0 == 64 &amp;&amp; W1 == 32);</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1).cat(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">eIMM</a>(0, W1)), W1);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    }</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <span class="keywordflow">case</span> A2_zxtb:</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a57424565b80f4f8fef7b5a8e11735f34">eZXT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 8), Outputs);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="keywordflow">case</span> A2_zxth:</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a57424565b80f4f8fef7b5a8e11735f34">eZXT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), 16), Outputs);</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="comment">// Saturations</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="keywordflow">case</span> A2_satb:</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(0, W0).regify(Reg0), 8), Outputs);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="keywordflow">case</span> A2_sath:</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(0, W0).regify(Reg0), 16), Outputs);</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="keywordflow">case</span> A2_satub:</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a57424565b80f4f8fef7b5a8e11735f34">eZXT</a>(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(0, W0).regify(Reg0), 8), Outputs);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="keywordflow">case</span> A2_satuh:</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a57424565b80f4f8fef7b5a8e11735f34">eZXT</a>(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(0, W0).regify(Reg0), 16), Outputs);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <span class="comment">// Bit count:</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="keywordflow">case</span> S2_cl0:</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="keywordflow">case</span> S2_cl0p:</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;      <span class="comment">// Always produce a 32-bit result.</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6a2e09403daa9d3a9d40a68895e90aa9">eCLB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <span class="keyword">false</span><span class="comment">/*bit*/</span>, 32), Outputs);</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="keywordflow">case</span> S2_cl1:</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="keywordflow">case</span> S2_cl1p:</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6a2e09403daa9d3a9d40a68895e90aa9">eCLB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <span class="keyword">true</span><span class="comment">/*bit*/</span>, 32), Outputs);</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <span class="keywordflow">case</span> S2_clb:</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <span class="keywordflow">case</span> S2_clbp: {</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> W1 = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(Reg[1]);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> R1 = <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BT::BitValue</a> TV = R1[W1-1];</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;      <span class="keywordflow">if</span> (TV.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0) || TV.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1))</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6a2e09403daa9d3a9d40a68895e90aa9">eCLB</a>(R1, TV, 32), Outputs);</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    }</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordflow">case</span> S2_ct0:</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    <span class="keywordflow">case</span> S2_ct0p:</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a8fa571f010447594afbfb0dd92cdb917">eCTB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <span class="keyword">false</span><span class="comment">/*bit*/</span>, 32), Outputs);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="keywordflow">case</span> S2_ct1:</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="keywordflow">case</span> S2_ct1p:</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a8fa571f010447594afbfb0dd92cdb917">eCTB</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <span class="keyword">true</span><span class="comment">/*bit*/</span>, 32), Outputs);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="keywordflow">case</span> S5_popcountp:</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      <span class="comment">// TODO</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <span class="keywordflow">case</span> C2_all8: {</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> P1 = <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      <span class="keywordtype">bool</span> Has0 = <span class="keyword">false</span>, All1 = <span class="keyword">true</span>;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">uint16_t</a> i = 0; i &lt; 8<span class="comment">/*XXX*/</span>; ++i) {</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;        <span class="keywordflow">if</span> (!P1[i].is(1))</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;          All1 = <span class="keyword">false</span>;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;        <span class="keywordflow">if</span> (!P1[i].is(0))</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;        Has0 = <span class="keyword">true</span>;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;      }</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      <span class="keywordflow">if</span> (!Has0 &amp;&amp; !All1)</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC(W0);</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;      RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(0, W0, (All1 ? <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a86e84878fc26bf4a4fd39f94424b730b">BT::BitValue::One</a> : <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BT::BitValue::Zero</a>));</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    }</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keywordflow">case</span> C2_any8: {</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> P1 = <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;      <span class="keywordtype">bool</span> Has1 = <span class="keyword">false</span>, All0 = <span class="keyword">true</span>;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">uint16_t</a> i = 0; i &lt; 8<span class="comment">/*XXX*/</span>; ++i) {</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;        <span class="keywordflow">if</span> (!P1[i].is(0))</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;          All0 = <span class="keyword">false</span>;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;        <span class="keywordflow">if</span> (!P1[i].is(1))</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;        Has1 = <span class="keyword">true</span>;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;      }</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;      <span class="keywordflow">if</span> (!Has1 &amp;&amp; !All0)</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC(W0);</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;      RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(0, W0, (Has1 ? <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a86e84878fc26bf4a4fd39f94424b730b">BT::BitValue::One</a> : <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BT::BitValue::Zero</a>));</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;      <span class="keywordflow">return</span> rr0(RC, Outputs);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    }</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="keywordflow">case</span> C2_and:</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <span class="keywordflow">case</span> C2_andn:</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2))), Outputs);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="keywordflow">case</span> C2_not:</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1)), Outputs);</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <span class="keywordflow">case</span> C2_or:</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="keywordflow">case</span> C2_orn:</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2))), Outputs);</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <span class="keywordflow">case</span> C2_xor:</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a2c519d1784e4a4beee0fd668ed8d3900">eXOR</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2)), Outputs);</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="keywordflow">case</span> C4_and_and:</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    <span class="keywordflow">case</span> C4_and_andn:</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="keywordflow">case</span> C4_and_or:</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <span class="keywordflow">case</span> C4_and_orn:</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    <span class="keywordflow">case</span> C4_or_and:</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="keywordflow">case</span> C4_or_andn:</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">eAND</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <span class="keywordflow">case</span> C4_or_or:</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3))), Outputs);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="keywordflow">case</span> C4_or_orn:</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;      <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">eORL</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(2), <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">eNOT</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(3)))), Outputs);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="keywordflow">case</span> C2_bitsclr:</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <span class="keywordflow">case</span> C2_bitsclri:</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <span class="keywordflow">case</span> C2_bitsset:</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keywordflow">case</span> C4_nbitsclr:</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordflow">case</span> C4_nbitsclri:</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="keywordflow">case</span> C4_nbitsset:</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;      <span class="comment">// TODO</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <span class="keywordflow">case</span> S2_tstbit_i:</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="keywordflow">case</span> S4_ntstbit_i: {</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BT::BitValue</a> V = <a class="code" href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a>(1)[<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>(2)];</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;      <span class="keywordflow">if</span> (V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0) || V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1)) {</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;        <span class="comment">// If instruction is S2_tstbit_i, test for 1, otherwise test for 0.</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;        <span class="keywordtype">bool</span> TV = (Opc == S2_tstbit_i);</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;        <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BT::BitValue</a> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(TV) ? <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a86e84878fc26bf4a4fd39f94424b730b">BT::BitValue::One</a> : <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BT::BitValue::Zero</a>;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        <span class="keywordflow">return</span> rr0(<a class="code" href="structllvm_1_1HexagonEvaluator.html#a6de8d99df6351fca1f48df07dd2b5eb0">RegisterCell</a>(W0).fill(0, W0, F), Outputs);</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;      }</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    }</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;      <span class="comment">// For instructions that define a single predicate registers, store</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;      <span class="comment">// the low 8 bits of the register only.</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;      <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> DefR = getUniqueDefVReg(MI)) {</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6d5cfd7739a2939cd9418586c8aa1a3c">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(DefR) == &amp;Hexagon::PredRegsRegClass) {</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;          <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BT::RegisterRef</a> <a class="code" href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8d230b4df405685c7dc1f1db718d7008">PD</a>(DefR, 0);</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;          <a class="code" href="classuint16__t.html">uint16_t</a> RW = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(PD);</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;          <a class="code" href="classuint16__t.html">uint16_t</a> PW = 8; <span class="comment">// XXX Pred size: getRegBitWidth(Reg[1]);</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;          <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> RC = <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a4b372ece8559169470a7fcfb471c2302">RegisterCell::self</a>(DefR, RW);</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;          RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(PW, RW, <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BT::BitValue::Zero</a>);</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;          <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a8944fc547212f985ad3f9706eb5b8725">putCell</a>(PD, RC, Outputs);</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;        }</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;      }</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;      <span class="keywordflow">return</span> MachineEvaluator::evaluate(MI, Inputs, Outputs);</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  }</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">  #undef im</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">  #undef rc</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">  #undef op</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;}</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="structllvm_1_1HexagonEvaluator.html#a6e8a4f85c8a56769ce682ff88d5b60f1">  982</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html#a49b4d08c8b0024b97c7e090a0b3e50f6">HexagonEvaluator::evaluate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;BI,</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;                                <span class="keyword">const</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Inputs,</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;                                <a class="code" href="classllvm_1_1SetVector.html">BranchTargetList</a> &amp;Targets,</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;                                <span class="keywordtype">bool</span> &amp;FallsThru)<span class="keyword"> const </span>{</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="comment">// We need to evaluate one branch at a time. TII::analyzeBranch checks</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="comment">// all the branches in a basic block at once, so we cannot use it.</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="keywordtype">unsigned</span> Opc = BI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="keywordtype">bool</span> SimpleBranch = <span class="keyword">false</span>;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordtype">bool</span> Negated = <span class="keyword">false</span>;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    <span class="keywordflow">case</span> Hexagon::J2_jumpf:</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <span class="keywordflow">case</span> Hexagon::J2_jumpfpt:</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="keywordflow">case</span> Hexagon::J2_jumpfnew:</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keywordflow">case</span> Hexagon::J2_jumpfnewpt:</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      Negated = <span class="keyword">true</span>;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    <span class="keywordflow">case</span> Hexagon::J2_jumpt:</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    <span class="keywordflow">case</span> Hexagon::J2_jumptpt:</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    <span class="keywordflow">case</span> Hexagon::J2_jumptnew:</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="keywordflow">case</span> Hexagon::J2_jumptnewpt:</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;      <span class="comment">// Simple branch:  if([!]Pn) jump ...</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;      <span class="comment">// i.e. Op0 = predicate, Op1 = branch target.</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;      SimpleBranch = <span class="keyword">true</span>;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <span class="keywordflow">case</span> Hexagon::J2_jump:</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;      Targets.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(BI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>());</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;      FallsThru = <span class="keyword">false</span>;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;      <span class="comment">// If the branch is of unknown type, assume that all successors are</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;      <span class="comment">// executable.</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  }</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keywordflow">if</span> (!SimpleBranch)</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="comment">// BI is a conditional branch if we got here.</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">RegisterRef</a> PR = BI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> PC = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a9a70d4969d8d43a9c9b324f692bc8ecd">getCell</a>(PR, Inputs);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BT::BitValue</a> &amp;<a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">Test</a> = PC[0];</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="comment">// If the condition is neither true nor false, then it&#39;s unknown.</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="keywordflow">if</span> (!Test.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0) &amp;&amp; !Test.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1))</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="comment">// &quot;Test.is(!Negated)&quot; means &quot;branch condition is true&quot;.</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">if</span> (!Test.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(!Negated)) {</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <span class="comment">// Condition known to be false.</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    FallsThru = <span class="keyword">true</span>;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  }</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  Targets.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(BI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>());</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  FallsThru = <span class="keyword">false</span>;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;}</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="keywordtype">unsigned</span> HexagonEvaluator::getUniqueDefVReg(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="keywordtype">unsigned</span> DefReg = 0;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg() || !<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isDef())</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> R = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg();</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(R))</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    <span class="keywordflow">if</span> (DefReg != 0)</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    DefReg = R;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  }</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="keywordflow">return</span> DefReg;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;}</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="keywordtype">bool</span> HexagonEvaluator::evaluateLoad(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Inputs,</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;                                    <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Outputs)<span class="keyword"> const </span>{</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keyword">using namespace </span>Hexagon;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1HexagonEvaluator.html#a7d419678a35ca8a83f34a302d9c62e23">TII</a>.<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a08a6fa663190c41b23870c4037019577">isPredicated</a>(MI))</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>() &amp;&amp; <span class="stringliteral">&quot;A load that mayn&#39;t?&quot;</span>);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> BitNum;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordtype">bool</span> SignEx;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#if 0</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <span class="comment">// memb_fifo</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <span class="keywordflow">case</span> L2_loadalignb_pbr:</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">case</span> L2_loadalignb_pcr:</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keywordflow">case</span> L2_loadalignb_pi:</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="comment">// memh_fifo</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">case</span> L2_loadalignh_pbr:</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <span class="keywordflow">case</span> L2_loadalignh_pcr:</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordflow">case</span> L2_loadalignh_pi:</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="comment">// membh</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="keywordflow">case</span> L2_loadbsw2_pbr:</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <span class="keywordflow">case</span> L2_loadbsw2_pci:</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    <span class="keywordflow">case</span> L2_loadbsw2_pcr:</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <span class="keywordflow">case</span> L2_loadbsw2_pi:</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keywordflow">case</span> L2_loadbsw4_pbr:</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    <span class="keywordflow">case</span> L2_loadbsw4_pci:</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <span class="keywordflow">case</span> L2_loadbsw4_pcr:</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <span class="keywordflow">case</span> L2_loadbsw4_pi:</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="comment">// memubh</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <span class="keywordflow">case</span> L2_loadbzw2_pbr:</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keywordflow">case</span> L2_loadbzw2_pci:</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <span class="keywordflow">case</span> L2_loadbzw2_pcr:</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <span class="keywordflow">case</span> L2_loadbzw2_pi:</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    <span class="keywordflow">case</span> L2_loadbzw4_pbr:</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="keywordflow">case</span> L2_loadbzw4_pci:</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="keywordflow">case</span> L2_loadbzw4_pcr:</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <span class="keywordflow">case</span> L2_loadbzw4_pi:</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <span class="keywordflow">case</span> L2_loadrbgp:</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <span class="keywordflow">case</span> L2_loadrb_io:</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    <span class="keywordflow">case</span> L2_loadrb_pbr:</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keywordflow">case</span> L2_loadrb_pci:</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="keywordflow">case</span> L2_loadrb_pcr:</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="keywordflow">case</span> L2_loadrb_pi:</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="keywordflow">case</span> PS_loadrbabs:</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    <span class="keywordflow">case</span> L4_loadrb_ap:</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    <span class="keywordflow">case</span> L4_loadrb_rr:</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keywordflow">case</span> L4_loadrb_ur:</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;      BitNum = 8;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;      SignEx = <span class="keyword">true</span>;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="keywordflow">case</span> L2_loadrubgp:</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <span class="keywordflow">case</span> L2_loadrub_io:</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <span class="keywordflow">case</span> L2_loadrub_pbr:</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="keywordflow">case</span> L2_loadrub_pci:</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <span class="keywordflow">case</span> L2_loadrub_pcr:</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <span class="keywordflow">case</span> L2_loadrub_pi:</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="keywordflow">case</span> PS_loadrubabs:</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <span class="keywordflow">case</span> L4_loadrub_ap:</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    <span class="keywordflow">case</span> L4_loadrub_rr:</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="keywordflow">case</span> L4_loadrub_ur:</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      BitNum = 8;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;      SignEx = <span class="keyword">false</span>;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="keywordflow">case</span> L2_loadrhgp:</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keywordflow">case</span> L2_loadrh_io:</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">case</span> L2_loadrh_pbr:</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    <span class="keywordflow">case</span> L2_loadrh_pci:</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <span class="keywordflow">case</span> L2_loadrh_pcr:</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">case</span> L2_loadrh_pi:</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="keywordflow">case</span> PS_loadrhabs:</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <span class="keywordflow">case</span> L4_loadrh_ap:</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">case</span> L4_loadrh_rr:</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    <span class="keywordflow">case</span> L4_loadrh_ur:</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;      BitNum = 16;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;      SignEx = <span class="keyword">true</span>;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="keywordflow">case</span> L2_loadruhgp:</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keywordflow">case</span> L2_loadruh_io:</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="keywordflow">case</span> L2_loadruh_pbr:</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="keywordflow">case</span> L2_loadruh_pci:</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">case</span> L2_loadruh_pcr:</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="keywordflow">case</span> L2_loadruh_pi:</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <span class="keywordflow">case</span> L4_loadruh_rr:</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <span class="keywordflow">case</span> PS_loadruhabs:</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <span class="keywordflow">case</span> L4_loadruh_ap:</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <span class="keywordflow">case</span> L4_loadruh_ur:</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;      BitNum = 16;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;      SignEx = <span class="keyword">false</span>;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <span class="keywordflow">case</span> L2_loadrigp:</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="keywordflow">case</span> L2_loadri_io:</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">case</span> L2_loadri_pbr:</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <span class="keywordflow">case</span> L2_loadri_pci:</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">case</span> L2_loadri_pcr:</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="keywordflow">case</span> L2_loadri_pi:</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <span class="keywordflow">case</span> L2_loadw_locked:</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <span class="keywordflow">case</span> PS_loadriabs:</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="keywordflow">case</span> L4_loadri_ap:</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <span class="keywordflow">case</span> L4_loadri_rr:</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <span class="keywordflow">case</span> L4_loadri_ur:</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="keywordflow">case</span> LDriw_pred:</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;      BitNum = 32;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;      SignEx = <span class="keyword">true</span>;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <span class="keywordflow">case</span> L2_loadrdgp:</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <span class="keywordflow">case</span> L2_loadrd_io:</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    <span class="keywordflow">case</span> L2_loadrd_pbr:</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keywordflow">case</span> L2_loadrd_pci:</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <span class="keywordflow">case</span> L2_loadrd_pcr:</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    <span class="keywordflow">case</span> L2_loadrd_pi:</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keywordflow">case</span> L4_loadd_locked:</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="keywordflow">case</span> PS_loadrdabs:</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    <span class="keywordflow">case</span> L4_loadrd_ap:</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <span class="keywordflow">case</span> L4_loadrd_rr:</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    <span class="keywordflow">case</span> L4_loadrd_ur:</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;      BitNum = 64;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;      SignEx = <span class="keyword">true</span>;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  }</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MD = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MD.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MD.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>());</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">RegisterRef</a> RD = MD;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a> = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">getRegBitWidth</a>(RD);</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(W &gt;= BitNum &amp;&amp; BitNum &gt; 0);</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> Res(W);</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">uint16_t</a> i = 0; i &lt; BitNum; ++i)</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    Res[i] = <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#ad20a19c881ef4af1b3a270bf06fa8d89">BT::BitValue::self</a>(<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html">BT::BitRef</a>(RD.Reg, i));</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">if</span> (SignEx) {</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BT::BitValue</a> &amp;Sign = Res[BitNum-1];</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">uint16_t</a> i = BitNum; i &lt; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>; ++i)</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;      Res[i] = <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a701348c13b6afb4d3ee38ec978ea0e49">BT::BitValue::ref</a>(Sign);</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">uint16_t</a> i = BitNum; i &lt; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>; ++i)</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;      Res[i] = <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BT::BitValue::Zero</a>;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  }</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a8944fc547212f985ad3f9706eb5b8725">putCell</a>(RD, Res, Outputs);</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;}</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="keywordtype">bool</span> HexagonEvaluator::evaluateFormalCopy(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Inputs,</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;                                          <a class="code" href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">CellMapType</a> &amp;Outputs)<span class="keyword"> const </span>{</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="comment">// If MI defines a formal parameter, but is not a copy (loads are handled</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="comment">// in evaluateLoad), then it&#39;s not clear what to do.</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>());</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">RegisterRef</a> RD = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">RegisterRef</a> RS = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RD.Sub == 0);</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>))</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <a class="code" href="classllvm_1_1DenseMapIterator.html">RegExtMap::const_iterator</a> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = VRX.find(RD.Reg);</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="keywordflow">if</span> (F == VRX.end())</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> EW = F-&gt;second.Width;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <span class="comment">// Store RD&#39;s cell into the map. This will associate the cell with a virtual</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <span class="comment">// register, and make zero-/sign-extends possible (otherwise we would be ex-</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="comment">// tending &quot;self&quot; bit values, which will have no effect, since &quot;self&quot; values</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="comment">// cannot be references to anything).</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a8944fc547212f985ad3f9706eb5b8725">putCell</a>(RD, <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a9a70d4969d8d43a9c9b324f692bc8ecd">getCell</a>(RS, Inputs), Outputs);</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">RegisterCell</a> Res;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <span class="comment">// Read RD&#39;s cell from the outputs instead of RS&#39;s cell from the inputs:</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="keywordflow">if</span> (F-&gt;second.Type == ExtType::SExt)</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    Res = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ac2da26c1aaa137602b14f3b3da367f61">eSXT</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a9a70d4969d8d43a9c9b324f692bc8ecd">getCell</a>(RD, Outputs), EW);</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (F-&gt;second.Type == ExtType::ZExt)</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    Res = <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a57424565b80f4f8fef7b5a8e11735f34">eZXT</a>(<a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a9a70d4969d8d43a9c9b324f692bc8ecd">getCell</a>(RD, Outputs), EW);</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a8944fc547212f985ad3f9706eb5b8725">putCell</a>(RD, Res, Outputs);</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;}</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="keywordtype">unsigned</span> HexagonEvaluator::getNextPhysReg(<span class="keywordtype">unsigned</span> PReg, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keyword">using namespace </span>Hexagon;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="keywordtype">bool</span> Is64 = DoubleRegsRegClass.contains(PReg);</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PReg == 0 || Is64 || IntRegsRegClass.contains(PReg));</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Phys32[] = { R0, R1, <a class="code" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, R3, <a class="code" href="MathExtras_8h.html#a166646d6a4037a236119b6e156051d90">R4</a>, R5 };</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Phys64[] = { D0, D1, D2 };</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Num32 = <span class="keyword">sizeof</span>(Phys32)/<span class="keyword">sizeof</span>(<span class="keywordtype">unsigned</span>);</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Num64 = <span class="keyword">sizeof</span>(Phys64)/<span class="keyword">sizeof</span>(<span class="keywordtype">unsigned</span>);</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="comment">// Return the first parameter register of the required width.</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <span class="keywordflow">if</span> (PReg == 0)</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <span class="keywordflow">return</span> (Width &lt;= 32) ? Phys32[0] : Phys64[0];</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="comment">// Set Idx32, Idx64 in such a way that Idx+1 would give the index of the</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="comment">// next register.</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordtype">unsigned</span> Idx32 = 0, Idx64 = 0;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <span class="keywordflow">if</span> (!Is64) {</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    <span class="keywordflow">while</span> (Idx32 &lt; Num32) {</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;      <span class="keywordflow">if</span> (Phys32[Idx32] == PReg)</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;      Idx32++;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    }</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    Idx64 = Idx32/2;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <span class="keywordflow">while</span> (Idx64 &lt; Num64) {</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;      <span class="keywordflow">if</span> (Phys64[Idx64] == PReg)</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;      Idx64++;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    }</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    Idx32 = Idx64*2+1;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  }</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <span class="keywordflow">if</span> (Width &lt;= 32)</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    <span class="keywordflow">return</span> (Idx32+1 &lt; Num32) ? Phys32[Idx32+1] : 0;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="keywordflow">return</span> (Idx64+1 &lt; Num64) ? Phys64[Idx64+1] : 0;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;}</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="keywordtype">unsigned</span> HexagonEvaluator::getVirtRegFor(<span class="keywordtype">unsigned</span> PReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="keywordflow">for</span> (std::pair&lt;unsigned,unsigned&gt; <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> : <a class="code" href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6d5cfd7739a2939cd9418586c8aa1a3c">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aebc12f1cf49861a3e232070bf493ad54">liveins</a>())</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.first == PReg)</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;}</div><div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html_a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">llvm::BitTracker::BitValue::Zero</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00157">BitTracker.h:157</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a86f3525b5df439dd04caea2c1d4f567d"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a86f3525b5df439dd04caea2c1d4f567d">llvm::BitTracker::MachineEvaluator::eASL</a></div><div class="ttdeci">RegisterCell eASL(const RegisterCell &amp;A1, uint16_t Sh) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00518">BitTracker.cpp:518</a></div></div>
<div class="ttc" id="MathExtras_8h_html_a166646d6a4037a236119b6e156051d90"><div class="ttname"><a href="MathExtras_8h.html#a166646d6a4037a236119b6e156051d90">R4</a></div><div class="ttdeci">#define R4(n)</div></div>
<div class="ttc" id="classllvm_1_1Argument_html"><div class="ttname"><a href="classllvm_1_1Argument.html">llvm::Argument</a></div><div class="ttdoc">This class represents an incoming formal argument to a Function. </div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00029">Argument.h:29</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a440983b5e0f6fc9cd9771b51f1f998dd"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a440983b5e0f6fc9cd9771b51f1f998dd">llvm::BitTracker::MachineEvaluator::TRI</a></div><div class="ttdeci">const TargetRegisterInfo &amp; TRI</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00489">BitTracker.h:489</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">llvm::MipsISD::Ext</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00158">MipsISelLowering.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterCell_html_a79b7d643ade1a355ff1b560a6d86a5c3"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterCell.html#a79b7d643ade1a355ff1b560a6d86a5c3">llvm::BitTracker::RegisterCell::fill</a></div><div class="ttdeci">RegisterCell &amp; fill(uint16_t B, uint16_t E, const BitValue &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00274">BitTracker.cpp:274</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1Hexagon_html_a8fd8b57d14b31a832419d79739bebf6aa4c96233dec1eedf779c37f230f6d8c10"><div class="ttname"><a href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa4c96233dec1eedf779c37f230f6d8c10">llvm::Hexagon::ps_sub_lo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8h_source.html#l00026">HexagonRegisterInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="Type_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="namespacellvm_html_add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110"><div class="ttname"><a href="namespacellvm.html#add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110">llvm::VFParamKind::Vector</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a83c32395e0a0c8e1d12e4dbdc5483928"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a83c32395e0a0c8e1d12e4dbdc5483928">llvm::BitTracker::MachineEvaluator::eASR</a></div><div class="ttdeci">RegisterCell eASR(const RegisterCell &amp;A1, uint16_t Sh) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00537">BitTracker.cpp:537</a></div></div>
<div class="ttc" id="structllvm_1_1HexagonEvaluator_html_ae95d2e2e4cfa9d21f07249ee597c942d"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#ae95d2e2e4cfa9d21f07249ee597c942d">llvm::HexagonEvaluator::RegisterRef</a></div><div class="ttdeci">BitTracker::RegisterRef RegisterRef</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8h_source.html#l00027">HexagonBitTracker.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html">llvm::HexagonInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8h_source.html#l00038">HexagonInstrInfo.h:38</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a8944fc547212f985ad3f9706eb5b8725"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a8944fc547212f985ad3f9706eb5b8725">llvm::BitTracker::MachineEvaluator::putCell</a></div><div class="ttdeci">void putCell(const RegisterRef &amp;RR, RegisterCell RC, CellMapType &amp;M) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00375">BitTracker.cpp:375</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="Hexagon_8h_html"><div class="ttname"><a href="Hexagon_8h.html">Hexagon.h</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterCell_html_a4b372ece8559169470a7fcfb471c2302"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterCell.html#a4b372ece8559169470a7fcfb471c2302">llvm::BitTracker::RegisterCell::self</a></div><div class="ttdeci">static RegisterCell self(unsigned Reg, uint16_t Width)</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00363">BitTracker.h:363</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="structllvm_1_1HexagonEvaluator_html_a103f9e7aa8fee4d744431fcd2a8613c8"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a103f9e7aa8fee4d744431fcd2a8613c8">llvm::HexagonEvaluator::mask</a></div><div class="ttdeci">BitTracker::BitMask mask(unsigned Reg, unsigned Sub) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8cpp_source.html#l00089">HexagonBitTracker.cpp:89</a></div></div>
<div class="ttc" id="structllvm_1_1HexagonEvaluator_html_a6bd44a21a5a54d02b58db73756788c04"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a6bd44a21a5a54d02b58db73756788c04">llvm::HexagonEvaluator::MFI</a></div><div class="ttdeci">MachineFrameInfo &amp; MFI</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8h_source.html#l00047">HexagonBitTracker.h:47</a></div></div>
<div class="ttc" id="MathExtras_8h_html_a9211f62d8e1e6de999eaa63ec0f6ae02"><div class="ttname"><a href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a></div><div class="ttdeci">#define R2(n)</div></div>
<div class="ttc" id="namespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="structllvm_1_1HexagonEvaluator_html_a7d419678a35ca8a83f34a302d9c62e23"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a7d419678a35ca8a83f34a302d9c62e23">llvm::HexagonEvaluator::TII</a></div><div class="ttdeci">const HexagonInstrInfo &amp; TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8h_source.html#l00048">HexagonBitTracker.h:48</a></div></div>
<div class="ttc" id="HexagonBitTracker_8cpp_html_a0ee73ba17c3a2cb54752905e99d77357"><div class="ttname"><a href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a></div><div class="ttdeci">#define op(i)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_abe57eebc5c101a825f3c31712fdd617b"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#abe57eebc5c101a825f3c31712fdd617b">llvm::BitTracker::MachineEvaluator::eORL</a></div><div class="ttdeci">RegisterCell eORL(const RegisterCell &amp;A1, const RegisterCell &amp;A2) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00570">BitTracker.cpp:570</a></div></div>
<div class="ttc" id="structllvm_1_1HexagonEvaluator_html_a5c2b22f49f8bb9c6c2d5c4ff5211d9e9"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a5c2b22f49f8bb9c6c2d5c4ff5211d9e9">llvm::HexagonEvaluator::HexagonEvaluator</a></div><div class="ttdeci">HexagonEvaluator(const HexagonRegisterInfo &amp;tri, MachineRegisterInfo &amp;mri, const HexagonInstrInfo &amp;tii, MachineFunction &amp;mf)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8cpp_source.html#l00040">HexagonBitTracker.cpp:40</a></div></div>
<div class="ttc" id="structllvm_1_1HexagonEvaluator_html_a49b4d08c8b0024b97c7e090a0b3e50f6"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a49b4d08c8b0024b97c7e090a0b3e50f6">llvm::HexagonEvaluator::evaluate</a></div><div class="ttdeci">bool evaluate(const MachineInstr &amp;MI, const CellMapType &amp;Inputs, CellMapType &amp;Outputs) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8cpp_source.html#l00187">HexagonBitTracker.cpp:187</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="namespacellvm_html_a7771b636e3d12b42818bf92a7195fb30"><div class="ttname"><a href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">llvm::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00156">MathExtras.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a99f811d53704275b4158c62a2dd138d9"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">llvm::DenseMapBase::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const std::pair&lt; KeyT, ValueT &gt; &amp;KV)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00195">DenseMap.h:195</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac80ef1b0f96f5df74292346277f0005b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const</div><div class="ttdoc">Returns the name of the register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00677">TargetRegisterInfo.h:677</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="structllvm_1_1HexagonEvaluator_html_ab8f60ca7a06508167e5bc0f00c1c75cd"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#ab8f60ca7a06508167e5bc0f00c1c75cd">llvm::HexagonEvaluator::CellMapType</a></div><div class="ttdeci">BitTracker::CellMapType CellMapType</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8h_source.html#l00026">HexagonBitTracker.h:26</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_ac6d28a9b11139182134a9618028a0d07"><div class="ttname"><a href="classllvm_1_1Type.html#ac6d28a9b11139182134a9618028a0d07">llvm::Type::isIntegerTy</a></div><div class="ttdeci">bool isIntegerTy() const</div><div class="ttdoc">True if this is an instance of IntegerType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00197">Type.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_html_aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b"><div class="ttname"><a href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">llvm::PGSOQueryType::Test</a></div></div>
<div class="ttc" id="Attributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div><div class="ttdoc">This file contains the simple types necessary to represent the attributes associated with functions a...</div></div>
<div class="ttc" id="namespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00abea5e5eaade21ea47b95e7e1536d6a73"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abea5e5eaade21ea47b95e7e1536d6a73">llvm::HexagonISD::CONST32</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00036">HexagonISelLowering.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a4d418e3defa1322e8e55b020eef30475"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4d418e3defa1322e8e55b020eef30475">llvm::BitTracker::MachineEvaluator::eLSR</a></div><div class="ttdeci">RegisterCell eLSR(const RegisterCell &amp;A1, uint16_t Sh) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00527">BitTracker.cpp:527</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="HexagonBitTracker_8cpp_html_a2239343bf72ef6a991165363ac0386c3"><div class="ttname"><a href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a></div><div class="ttdeci">#define im(i)</div></div>
<div class="ttc" id="classllvm_1_1SetVector_html_a72d928b7fc2c5f2d56c6ac0265fd9c6e"><div class="ttname"><a href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">llvm::SetVector::insert</a></div><div class="ttdeci">bool insert(const value_type &amp;X)</div><div class="ttdoc">Insert a new element into the SetVector. </div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00141">SetVector.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html">llvm::HexagonRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8h_source.html#l00029">HexagonRegisterInfo.h:29</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_adbf082422e6f7a82cea21dfa3273811d"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#adbf082422e6f7a82cea21dfa3273811d">llvm::BitTracker::MachineEvaluator::eADD</a></div><div class="ttdeci">RegisterCell eADD(const RegisterCell &amp;A1, const RegisterCell &amp;A2) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00432">BitTracker.cpp:432</a></div></div>
<div class="ttc" id="CodeGenPrepare_8cpp_html_a76ebce10fbe0fc0431f545d25965fe89"><div class="ttname"><a href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a></div><div class="ttdeci">ExtType</div><div class="ttdef"><b>Definition:</b> <a href="CodeGenPrepare_8cpp_source.html#l00235">CodeGenPrepare.cpp:235</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterCell_html_a56acc95a5fa4a319c87879ce52766595"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">llvm::BitTracker::RegisterCell::width</a></div><div class="ttdeci">uint16_t width() const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00302">BitTracker.h:302</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="structllvm_1_1HexagonEvaluator_html_a82ef22a357f6b3f17e77b598df0ca45f"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a82ef22a357f6b3f17e77b598df0ca45f">llvm::HexagonEvaluator::composeWithSubRegIndex</a></div><div class="ttdeci">const TargetRegisterClass &amp; composeWithSubRegIndex(const TargetRegisterClass &amp;RC, unsigned Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8cpp_source.html#l00132">HexagonBitTracker.cpp:132</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a6a2e09403daa9d3a9d40a68895e90aa9"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6a2e09403daa9d3a9d40a68895e90aa9">llvm::BitTracker::MachineEvaluator::eCLB</a></div><div class="ttdeci">RegisterCell eCLB(const RegisterCell &amp;A1, bool B, uint16_t W) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00643">BitTracker.cpp:643</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="HexagonBitTracker_8cpp_html_a2e1b5bd9424a1d1082d4bd670b1a0be6"><div class="ttname"><a href="HexagonBitTracker_8cpp.html#a2e1b5bd9424a1d1082d4bd670b1a0be6">rc</a></div><div class="ttdeci">#define rc(i)</div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a160722f9cc0cc58c8d02808a95c58b34"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">llvm::MachineFrameInfo::getObjectAlignment</a></div><div class="ttdeci">unsigned getObjectAlignment(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00464">MachineFrameInfo.h:464</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_add47c55cf111a92da1ded367147668eb"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#add47c55cf111a92da1ded367147668eb">llvm::BitTracker::MachineEvaluator::eSUB</a></div><div class="ttdeci">RegisterCell eSUB(const RegisterCell &amp;A1, const RegisterCell &amp;A2) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00465">BitTracker.cpp:465</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a4ba2ddc1335f8aec90d6af171f4d5a3e"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4ba2ddc1335f8aec90d6af171f4d5a3e">llvm::BitTracker::MachineEvaluator::eIMM</a></div><div class="ttdeci">RegisterCell eIMM(int64_t V, uint16_t W) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00412">BitTracker.cpp:412</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html">llvm::BitTracker::BitValue</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00154">BitTracker.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="HexagonSubtarget_8h_html"><div class="ttname"><a href="HexagonSubtarget_8h.html">HexagonSubtarget.h</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a4aa1e4c6871a0b6056bba979f7c546bb"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a4aa1e4c6871a0b6056bba979f7c546bb">llvm::BitTracker::MachineEvaluator::eNOT</a></div><div class="ttdeci">RegisterCell eNOT(const RegisterCell &amp;A1) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00612">BitTracker.cpp:612</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="structllvm_1_1HexagonEvaluator_html_a95e634ff76b3a942ec16bead23d2d091"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a95e634ff76b3a942ec16bead23d2d091">llvm::HexagonEvaluator::getPhysRegBitWidth</a></div><div class="ttdeci">uint16_t getPhysRegBitWidth(unsigned Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8cpp_source.html#l00113">HexagonBitTracker.cpp:113</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a3b996fbf8458aafffc86cb98a68d0a47"><div class="ttname"><a href="classllvm_1_1Type.html#a3b996fbf8458aafffc86cb98a68d0a47">llvm::Type::isPointerTy</a></div><div class="ttdeci">bool isPointerTy() const</div><div class="ttdoc">True if this is an instance of PointerType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00224">Type.h:224</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282">llvm::SystemZISD::XC</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00129">SystemZISelLowering.h:129</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_ab4b48cf5ad86cd432b03b6f5b254f227"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ab4b48cf5ad86cd432b03b6f5b254f227">llvm::BitTracker::MachineEvaluator::eAND</a></div><div class="ttdeci">RegisterCell eAND(const RegisterCell &amp;A1, const RegisterCell &amp;A2) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00548">BitTracker.cpp:548</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_html"><div class="ttname"><a href="structllvm_1_1BitTracker.html">llvm::BitTracker</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00035">BitTracker.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01115">MachineInstr.h:1115</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_aceb7efc236b586c36f36b047db000db9"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aceb7efc236b586c36f36b047db000db9">llvm::BitTracker::MachineEvaluator::eINS</a></div><div class="ttdeci">RegisterCell eINS(const RegisterCell &amp;A1, const RegisterCell &amp;A2, uint16_t AtN) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00695">BitTracker.cpp:695</a></div></div>
<div class="ttc" id="structllvm_1_1HexagonEvaluator_html_a6de8d99df6351fca1f48df07dd2b5eb0"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a6de8d99df6351fca1f48df07dd2b5eb0">llvm::HexagonEvaluator::RegisterCell</a></div><div class="ttdeci">BitTracker::RegisterCell RegisterCell</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8h_source.html#l00028">HexagonBitTracker.h:28</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_a08a6fa663190c41b23870c4037019577"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a08a6fa663190c41b23870c4037019577">llvm::HexagonInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Returns true if the instruction is already predicated. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01557">HexagonInstrInfo.cpp:1557</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a6032f746ffa25df648aa38680d1e891e"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6032f746ffa25df648aa38680d1e891e">llvm::BitTracker::MachineEvaluator::eMLS</a></div><div class="ttdeci">RegisterCell eMLS(const RegisterCell &amp;A1, const RegisterCell &amp;A2) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00498">BitTracker.cpp:498</a></div></div>
<div class="ttc" id="HexagonBitTracker_8h_html"><div class="ttname"><a href="HexagonBitTracker_8h.html">HexagonBitTracker.h</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a64ee9ca87205e764e0382240030f87ee"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a64ee9ca87205e764e0382240030f87ee">llvm::BitTracker::MachineEvaluator::getRegBitWidth</a></div><div class="ttdeci">uint16_t getRegBitWidth(const RegisterRef &amp;RR) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00329">BitTracker.cpp:329</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a5ca7a66b65043111c9c403aabd2a2d7ba8d230b4df405685c7dc1f1db718d7008"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a5ca7a66b65043111c9c403aabd2a2d7ba8d230b4df405685c7dc1f1db718d7008">llvm::X86II::PD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00725">X86BaseInfo.h:725</a></div></div>
<div class="ttc" id="structllvm_1_1HexagonEvaluator_html_a7ebd1745b8aea9e691aec9837465131e"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html#a7ebd1745b8aea9e691aec9837465131e">llvm::HexagonEvaluator::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8h_source.html#l00046">HexagonBitTracker.h:46</a></div></div>
<div class="ttc" id="namespacellvm_html_ab66b3b214d7927e7eeeadd6f50e81030"><div class="ttname"><a href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">llvm::size</a></div><div class="ttdeci">auto size(R &amp;&amp;Range, typename std::enable_if&lt; std::is_same&lt; typename std::iterator_traits&lt; decltype(Range.begin())&gt;::iterator_category, std::random_access_iterator_tag &gt;::value, void &gt;::type *=nullptr) -&gt; decltype(std::distance(Range.begin(), Range.end()))</div><div class="ttdoc">Get the size of a range. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01163">STLExtras.h:1163</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html_ad20a19c881ef4af1b3a270bf06fa8d89"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html#ad20a19c881ef4af1b3a270bf06fa8d89">llvm::BitTracker::BitValue::self</a></div><div class="ttdeci">static BitValue self(const BitRef &amp;Self=BitRef())</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00279">BitTracker.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a2c519d1784e4a4beee0fd668ed8d3900"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a2c519d1784e4a4beee0fd668ed8d3900">llvm::BitTracker::MachineEvaluator::eXOR</a></div><div class="ttdeci">RegisterCell eXOR(const RegisterCell &amp;A1, const RegisterCell &amp;A2) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00592">BitTracker.cpp:592</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a8fa571f010447594afbfb0dd92cdb917"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a8fa571f010447594afbfb0dd92cdb917">llvm::BitTracker::MachineEvaluator::eCTB</a></div><div class="ttdeci">RegisterCell eCTB(const RegisterCell &amp;A1, bool B, uint16_t W) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00653">BitTracker.cpp:653</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html_abdda211d574b7a9074aa1cdb1b0b204b"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">llvm::BitTracker::BitValue::is</a></div><div class="ttdeci">bool is(unsigned T) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00208">BitTracker.h:208</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a6d5cfd7739a2939cd9418586c8aa1a3c"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a6d5cfd7739a2939cd9418586c8aa1a3c">llvm::BitTracker::MachineEvaluator::MRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00490">BitTracker.h:490</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitMask_html"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitMask.html">llvm::BitTracker::BitMask</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00286">BitTracker.h:286</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a9a70d4969d8d43a9c9b324f692bc8ecd"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a9a70d4969d8d43a9c9b324f692bc8ecd">llvm::BitTracker::MachineEvaluator::getCell</a></div><div class="ttdeci">RegisterCell getCell(const RegisterRef &amp;RR, const CellMapType &amp;M) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00348">BitTracker.cpp:348</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html">llvm::HexagonSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00042">HexagonSubtarget.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab688846a396474c571ab9a78af119e80"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">llvm::MCRegisterInfo::getName</a></div><div class="ttdeci">const char * getName(MCRegister RegNo) const</div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified physical register...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00478">MCRegisterInfo.h:478</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aebc12f1cf49861a3e232070bf493ad54"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aebc12f1cf49861a3e232070bf493ad54">llvm::MachineRegisterInfo::liveins</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, unsigned &gt; &gt; liveins() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00938">MachineRegisterInfo.h:938</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterCell_html_ab436b1402523817d32ee31d1d7eb7a0c"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterCell.html#ab436b1402523817d32ee31d1d7eb7a0c">llvm::BitTracker::RegisterCell::insert</a></div><div class="ttdeci">RegisterCell &amp; insert(const RegisterCell &amp;RC, const BitMask &amp;M)</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00214">BitTracker.cpp:214</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="Argument_8h_html"><div class="ttname"><a href="Argument_8h.html">Argument.h</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterCell_html"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterCell.html">llvm::BitTracker::RegisterCell</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00299">BitTracker.h:299</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterCell_html_a1385460950e6fe590c5913ba8c9dbe90"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterCell.html#a1385460950e6fe590c5913ba8c9dbe90">llvm::BitTracker::RegisterCell::cat</a></div><div class="ttdeci">RegisterCell &amp; cat(const RegisterCell &amp;RC)</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00282">BitTracker.cpp:282</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html_a8e191c51f58f07f7efa53510f3bdda94a86e84878fc26bf4a4fd39f94424b730b"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a86e84878fc26bf4a4fd39f94424b730b">llvm::BitTracker::BitValue::One</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00158">BitTracker.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a13e877ef779ba7a0688081079f4f9b03"><div class="ttname"><a href="classllvm_1_1Type.html#a13e877ef779ba7a0688081079f4f9b03">llvm::Type::getIntegerBitWidth</a></div><div class="ttdeci">unsigned getIntegerBitWidth() const</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00102">DerivedTypes.h:102</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitRef_html"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitRef.html">llvm::BitTracker::BitRef</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00126">BitTracker.h:126</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterRef_html"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterRef.html">llvm::BitTracker::RegisterRef</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00140">BitTracker.h:140</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_html_a2816e84a08c108d18bc4665bc1817e01"><div class="ttname"><a href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">llvm::abs</a></div><div class="ttdeci">APFloat abs(APFloat X)</div><div class="ttdoc">Returns the absolute value of the argument. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01233">APFloat.h:1233</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterRef_html_aaa32917a0da6c1aaa33b539b88864f5e"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">llvm::BitTracker::RegisterRef::Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00146">BitTracker.h:146</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a1a0a7a3480e4a8baf792541d1a59dde2"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">llvm::TargetRegisterInfo::getMinimalPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getMinimalPhysRegClass(unsigned Reg, MVT VT=MVT::Other) const</div><div class="ttdoc">Returns the Register Class of a physical register of the given type, picking the most sub register cl...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00190">TargetRegisterInfo.cpp:190</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_aefa1e921dff52ae9ac378bf26a32b4d2"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#aefa1e921dff52ae9ac378bf26a32b4d2">llvm::BitTracker::MachineEvaluator::eXTR</a></div><div class="ttdeci">RegisterCell eXTR(const RegisterCell &amp;A1, uint16_t B, uint16_t E) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00683">BitTracker.cpp:683</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a682028ac4a06c9e3550fa8e6e1909fa9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">llvm::MachineInstr::mayLoad</a></div><div class="ttdeci">bool mayLoad(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00856">MachineInstr.h:856</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapIterator_html"><div class="ttname"><a href="classllvm_1_1DenseMapIterator.html">llvm::DenseMapIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00055">DenseMap.h:55</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_ac2da26c1aaa137602b14f3b3da367f61"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#ac2da26c1aaa137602b14f3b3da367f61">llvm::BitTracker::MachineEvaluator::eSXT</a></div><div class="ttdeci">RegisterCell eSXT(const RegisterCell &amp;A1, uint16_t FromN) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00663">BitTracker.cpp:663</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a518631233431d2324f15075cf91ffab2"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a518631233431d2324f15075cf91ffab2">llvm::BitTracker::MachineEvaluator::eMLU</a></div><div class="ttdeci">RegisterCell eMLU(const RegisterCell &amp;A1, const RegisterCell &amp;A2) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00508">BitTracker.cpp:508</a></div></div>
<div class="ttc" id="classllvm_1_1SetVector_html"><div class="ttname"><a href="classllvm_1_1SetVector.html">llvm::SetVector</a></div><div class="ttdoc">A vector that has set insertion semantics. </div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00040">SetVector.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1MachineEvaluator_html_a57424565b80f4f8fef7b5a8e11735f34"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1MachineEvaluator.html#a57424565b80f4f8fef7b5a8e11735f34">llvm::BitTracker::MachineEvaluator::eZXT</a></div><div class="ttdeci">RegisterCell eZXT(const RegisterCell &amp;A1, uint16_t FromN) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00674">BitTracker.cpp:674</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">llvm::RISCVFenceField::W</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00095">RISCVBaseInfo.h:95</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="HexagonRegisterInfo_8h_html"><div class="ttname"><a href="HexagonRegisterInfo_8h.html">HexagonRegisterInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterCell_html_a34a0510c234abb8c892c6cd681c8a16d"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterCell.html#a34a0510c234abb8c892c6cd681c8a16d">llvm::BitTracker::RegisterCell::meet</a></div><div class="ttdeci">bool meet(const RegisterCell &amp;RC, unsigned SelfR)</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00201">BitTracker.cpp:201</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00271">TargetRegisterInfo.h:271</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterCell_html_a4e73984cdacfb5cd24df684bbe6af7a7"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterCell.html#a4e73984cdacfb5cd24df684bbe6af7a7">llvm::BitTracker::RegisterCell::ref</a></div><div class="ttdeci">static RegisterCell ref(const RegisterCell &amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00379">BitTracker.h:379</a></div></div>
<div class="ttc" id="namespacellvm_1_1Hexagon_html_a8fd8b57d14b31a832419d79739bebf6aa7e62627fded515ebb9ff5d0ec9571d95"><div class="ttname"><a href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa7e62627fded515ebb9ff5d0ec9571d95">llvm::Hexagon::ps_sub_hi</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8h_source.html#l00026">HexagonRegisterInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="HexagonInstrInfo_8h_html"><div class="ttname"><a href="HexagonInstrInfo_8h.html">HexagonInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fadf6cb3d17aeace3749932c7166e349cc"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fadf6cb3d17aeace3749932c7166e349cc">llvm::NVPTX::PTXCvtMode::RZ</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00119">NVPTX.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a0b44832d4b6bb57b0e8c61fc3242547b"><div class="ttname"><a href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">llvm::Function::args</a></div><div class="ttdeci">iterator_range&lt; arg_iterator &gt; args()</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00730">Function.h:730</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html_a701348c13b6afb4d3ee38ec978ea0e49"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html#a701348c13b6afb4d3ee38ec978ea0e49">llvm::BitTracker::BitValue::ref</a></div><div class="ttdeci">static BitValue ref(const BitValue &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00270">BitTracker.h:270</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:00 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
