read -sv run_verilog_mid/adder_32b_10_73_ec361118cd27257ccbe1623f7df1e6f4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_73_ec361118cd27257ccbe1623f7df1e6f4_yosys.v
