
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002052                       # Number of seconds simulated (Second)
simTicks                                   2051742500                       # Number of ticks simulated (Tick)
finalTick                                  2051742500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     24.82                       # Real time elapsed on the host (Second)
hostTickRate                                 82648951                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     924452                       # Number of bytes of host memory used (Byte)
simInsts                                      6436803                       # Number of instructions simulated (Count)
simOps                                       10693060                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   259289                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     430740                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          4103486                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        10962732                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      141                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       10886885                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    395                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               269772                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            450665                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 117                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             3894683                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.795320                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.027805                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    791695     20.33%     20.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    273130      7.01%     27.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    669139     17.18%     44.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    727119     18.67%     63.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    660475     16.96%     80.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    419976     10.78%     90.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    188863      4.85%     95.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     95126      2.44%     98.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     69160      1.78%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               3894683                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     26      0.02%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      2      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  53522     42.77%     42.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 71472     57.12%     99.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                32      0.03%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               77      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2964      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7484167     68.74%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       300381      2.76%     71.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1766      0.02%     71.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          230      0.00%     71.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     71.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     71.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     71.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     71.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     71.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     71.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          418      0.00%     71.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1125      0.01%     71.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     71.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1215      0.01%     71.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          960      0.01%     71.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     71.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          340      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2270290     20.85%     92.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       820715      7.54%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1601      0.01%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          681      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       10886885                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.653082                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              125133                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.011494                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 25780229                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                11221481                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10862628                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     13749                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    11337                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             6420                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11002130                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         6924                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          10876207                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2268332                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     10675                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3089374                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         657145                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       821042                       # Number of stores executed (Count)
system.cpu.numRate                           2.650480                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2324                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          208803                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     6436803                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10693060                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.637504                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.637504                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.568618                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.568618                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   13737766                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   9044097                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                       10066                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       5175                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2477256                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    3087730                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   4868323                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       18                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        2277791                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        824054                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1087545                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       309455                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  685912                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            469972                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              5371                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               484555                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  483661                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998155                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  102432                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            1009                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                303                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          279                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.loop_predictor.correct       425797                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong         9256                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect       389526                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         1450                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          338                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect        39923                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong         1898                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong          784                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          149                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          985                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit          445                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          512                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1         3816                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2        30672                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        24311                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4        23917                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5         5265                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        27458                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7        13097                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8        15126                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9        18233                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10        25229                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11        29725                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12       176809                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0        26445                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1         9810                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2        24906                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3        34130                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4        12733                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5         8949                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6        25222                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7        12486                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8        17420                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9        17441                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10        37792                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11       166324                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts          267870                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              24                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              5166                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      3856198                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.772954                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.087579                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1170819     30.36%     30.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          724205     18.78%     49.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          601404     15.60%     64.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          390301     10.12%     74.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            5489      0.14%     75.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           10234      0.27%     75.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            3169      0.08%     75.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          101612      2.64%     77.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          848965     22.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      3856198                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              6436803                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10693060                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3058103                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2243371                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           4                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     641846                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       4869                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    10687938                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                101100                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1320      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7328876     68.54%     68.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       300075      2.81%     71.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1538      0.01%     71.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           72      0.00%     71.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     71.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     71.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     71.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     71.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          356      0.00%     71.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          755      0.01%     71.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          982      0.01%     71.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          801      0.01%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          150      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2242277     20.97%     92.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       814248      7.61%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1094      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          484      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10693060                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        848965                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1170073                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1170073                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1170073                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1170073                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        54528                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           54528                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        54528                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          54528                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   3387592498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   3387592498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   3387592498                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   3387592498                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1224601                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1224601                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1224601                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1224601                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.044527                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.044527                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.044527                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.044527                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 62125.742701                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 62125.742701                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 62125.742701                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 62125.742701                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        24491                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          137                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          525                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      46.649524                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    68.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        10850                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             10850                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        39773                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         39773                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        39773                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        39773                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        14755                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        14755                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        14755                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        14755                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    857034498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    857034498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    857034498                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    857034498                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.012049                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.012049                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.012049                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.012049                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 58084.344155                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 58084.344155                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 58084.344155                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 58084.344155                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  14689                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total            2                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data         8000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total         8000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data            2                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total            2                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total            2                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       362564                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          362564                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        47304                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         47304                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3007878500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3007878500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       409868                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       409868                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.115413                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.115413                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 63586.134365                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 63586.134365                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        39763                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        39763                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         7541                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         7541                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    484906000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    484906000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.018399                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.018399                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 64302.612386                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 64302.612386                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       807509                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         807509                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         7224                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         7224                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    379713998                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    379713998                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       814733                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       814733                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008867                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008867                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 52562.845792                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 52562.845792                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           10                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         7214                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         7214                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    372128498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    372128498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.008854                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.008854                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 51584.210979                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 51584.210979                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2051742500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            63.937884                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1184833                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              14753                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              80.311327                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick             8428500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    63.937884                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999029                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999029                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            2463963                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           2463963                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2051742500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   609790                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1845899                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    644225                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                789283                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   5486                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               480968                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   629                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               11010875                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2986                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1010315                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        6646832                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      685912                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             586396                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2874383                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   12220                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  455                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3394                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    900770                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  2330                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            3894683                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.843001                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.365304                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1947551     50.01%     50.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   230024      5.91%     55.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    71039      1.82%     57.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   224561      5.77%     63.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    69577      1.79%     65.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   167469      4.30%     69.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   207582      5.33%     74.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   149383      3.84%     78.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   827497     21.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              3894683                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.167153                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.619801                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         896848                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            896848                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        896848                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           896848                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3922                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3922                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3922                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3922                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    230893499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    230893499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    230893499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    230893499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       900770                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        900770                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       900770                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       900770                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.004354                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.004354                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.004354                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.004354                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 58871.366395                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 58871.366395                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 58871.366395                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 58871.366395                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          358                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            9                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      39.777778                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 1                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          583                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           583                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          583                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          583                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         3339                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3339                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3339                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3339                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    196752500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    196752500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    196752500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    196752500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.003707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.003707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.003707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.003707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 58925.576520                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 58925.576520                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 58925.576520                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 58925.576520                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   3272                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       896848                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          896848                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3922                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3922                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    230893499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    230893499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       900770                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       900770                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.004354                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.004354                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 58871.366395                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 58871.366395                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          583                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          583                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3339                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3339                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    196752500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    196752500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.003707                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.003707                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 58925.576520                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 58925.576520                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2051742500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            63.872386                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               900186                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3338                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             269.678250                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick            10840000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    63.872386                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1804878                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1804878                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2051742500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      5486                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     132515                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     5058                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               10962873                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  269                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2277791                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  824054                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    61                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1389                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     3033                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            183                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           2401                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         3549                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 5950                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 10871526                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                10869048                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   8517228                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  12280621                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.648735                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.693550                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     1856886                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   34420                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   49                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 183                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   9322                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    382                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2243371                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.635535                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            20.393964                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2201181     98.12%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  473      0.02%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1843      0.08%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  213      0.01%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   70      0.00%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   81      0.00%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   86      0.00%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  295      0.01%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  264      0.01%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  215      0.01%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               5779      0.26%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               8581      0.38%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               9322      0.42%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               9330      0.42%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                798      0.04%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                540      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                770      0.03%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                100      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                196      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                475      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                175      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                135      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                150      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 82      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                103      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 52      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                106      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                177      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                267      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                221      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1291      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1045                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2243371                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2267306                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  821045                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       605                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       142                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2051742500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  901234                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       601                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2051742500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2051742500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   5486                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   852539                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  676574                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3169                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1180138                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1176777                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               10992458                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 14645                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 975710                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  42554                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            17536918                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    32082732                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 13941300                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     13739                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              16989224                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   547635                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      41                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  28                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3373002                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         13966109                       # The number of ROB reads (Count)
system.cpu.rob.writes                        21960521                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  6436803                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10693060                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    50                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                10878                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          18795                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              12103                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  2                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 2                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                7213                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               7213                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           10879                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         9946                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        44198                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    54144                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       213504                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1638528                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   1852032                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             12941                       # Total snoops (Count)
system.l2bus.snoopTraffic                      508672                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               31031                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.026715                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.161252                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     30202     97.33%     97.33% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       829      2.67%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 31031                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2051742500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             28878500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             5012988                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            22132496                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           36055                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        17962                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               810                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          810                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               960                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data              3748                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 4708                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              960                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data             3748                       # number of overall hits (Count)
system.l2cache.overallHits::total                4708                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            2376                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           11004                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              13380                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           2376                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          11004                       # number of overall misses (Count)
system.l2cache.overallMisses::total             13380                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    181597500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    794933000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     976530500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    181597500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    794933000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    976530500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          3336                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         14752                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            18088                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         3336                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        14752                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           18088                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.712230                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.745933                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.739717                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.712230                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.745933                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.739717                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 76429.924242                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 72240.367139                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 72984.342302                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 76429.924242                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 72240.367139                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 72984.342302                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            7944                       # number of writebacks (Count)
system.l2cache.writebacks::total                 7944                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         2376                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        11004                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          13380                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         2376                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        11004                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         13380                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    157847500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    684893000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    842740500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    157847500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    684893000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    842740500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.712230                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.745933                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.739717                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.712230                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.745933                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.739717                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 66434.132997                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 62240.367139                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 62985.089686                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 66434.132997                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 62240.367139                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 62985.089686                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     12937                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          729                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          729                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          2286                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             2286                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         4927                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           4927                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    337138000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    337138000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         7213                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         7213                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.683072                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.683072                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 68426.628780                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 68426.628780                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         4927                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         4927                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    287868000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    287868000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.683072                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.683072                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 58426.628780                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 58426.628780                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          960                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data         1462                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         2422                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         2376                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         6077                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         8453                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    181597500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    457795000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    639392500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         3336                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         7539                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        10875                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.712230                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.806075                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.777287                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 76429.924242                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 75332.400856                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 75640.896723                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         2376                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         6077                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         8453                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    157847500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    397025000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    554872500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.712230                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.806075                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.777287                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 66434.132997                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 65332.400856                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 65642.079735                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        10851                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        10851                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        10851                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        10851                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2051742500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse              509.335718                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   35317                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 13449                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.625994                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               28666000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     2.712535                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    56.596122                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   450.027062                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.005298                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.110539                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.878959                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.994796                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             191                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             320                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3               1                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                301825                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               301825                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2051742500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      7943.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2375.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     10612.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000269649500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          463                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          463                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               33709                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               7483                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       13380                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       7944                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     13380                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     7944                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    393                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 13380                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 7944                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   10679                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1556                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     566                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     168                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    259                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    462                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    468                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    474                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    471                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    481                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    471                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    475                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    464                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    464                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          463                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      28.041037                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     20.346398                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     62.725579                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-63            443     95.68%     95.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-127           12      2.59%     98.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-191            2      0.43%     98.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-255            2      0.43%     99.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-319            2      0.43%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::704-767            1      0.22%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.22%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           463                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          463                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.112311                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.081929                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.019464                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              202     43.63%     43.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               21      4.54%     48.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              227     49.03%     97.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               12      2.59%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.22%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           463                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   25152                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  856320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               508416                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              417362315.20280933                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              247797177.27736303                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2051727500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      96216.82                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       152000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       679168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       507072                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 74083370.598406001925                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 331020096.332751333714                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 247142124.316282391548                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2376                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        11004                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         7944                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     73026000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    295744000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  48924658750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30734.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     26876.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6158693.20                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       152000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       704256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         856256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       152000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       152000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       508416                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       508416                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         2375                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        11004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           13379                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         7944                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           7944                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       74083371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      343247752                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         417331122                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     74083371                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      74083371                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    247797177                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        247797177                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    247797177                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      74083371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     343247752                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        665128299                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                12987                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                7923                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          595                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2062                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          507                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               125263750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              64935000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          368770000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9645.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28395.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               11155                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               7176                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            85.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.57                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         2571                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   519.915986                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   323.719202                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   404.568055                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          556     21.63%     21.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          438     17.04%     38.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          234      9.10%     47.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          161      6.26%     54.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          105      4.08%     58.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          104      4.05%     62.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           76      2.96%     65.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           58      2.26%     67.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          839     32.63%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         2571                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                831168                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             507072                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              405.103467                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              247.142124                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.10                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.16                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.93                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.67                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2051742500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         5226480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         2758965                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       21491400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       3434760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 161650320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    248146650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    578903520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1021612095                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   497.924128                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1502211500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     68380000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    481151000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        13187580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         6997980                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       71235780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      37923300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 161650320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    775132170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    135126240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1201253370                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   585.479596                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    343705500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     68380000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1639657000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2051742500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8452                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          7944                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              4923                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               4927                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              4927                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           8453                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrls.port        39626                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        39626                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   39626                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrls.port      1364672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      1364672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1364672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              13380                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    13380    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                13380                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2051742500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            29011500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           36326000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          26247                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        12868                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
