// Seed: 1873653926
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_5 = id_2, id_6 = -1'b0 ? ~~id_6 & -1 : -1;
  supply0 id_7 = (-1);
  assign id_2 = id_2;
  logic id_8;
  assign module_1.id_5 = 0;
  assign id_8 = 1'h0;
  assign id_5 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output wor id_4,
    input uwire id_5#(
        .id_18(!1 & 1),
        .id_19(-1)
    ),
    input wire id_6,
    input wor id_7,
    input wor id_8,
    input wire id_9,
    output tri id_10,
    input supply1 id_11,
    input supply1 id_12,
    input tri0 id_13,
    output supply0 id_14,
    output wand id_15,
    input tri id_16
);
  assign id_18 = id_1;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18
  );
  wire id_20;
endmodule
