<center>
    <h1 align="center">4 bit Multiplier</h1>
    <h4 align="center">A Verilog exercise for 4 bit Multiplier design</strong> </h4>
    <p align="center">
        <strong>Last updated:</strong> 20 July 2024<br>
        <strong>Last tested version:</strong> 0720
    </p> 
</center>

# About the project
I referred to the Verilog tutorial from YouTuber Merak's channel.

![A_0011_B_0001](./img/A_0011_B_0001.jpg)

![A_0011_B_0101](./img/A_0011_B_0101.jpg)

![A_0100_B_0011](./img/A_0100_B_0011.jpg)

![A_0100_B_1011](./img/A_0100_B_1011.jpg)

![A_0110_B_1111](./img/A_0110_B_1111.jpg)

![A_1000_B_0111](./img/A_1000_B_0111.jpg)

