
PowerMeter.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001b4  00800100  00001452  000014e6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001452  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000006  008002b4  008002b4  0000169a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000169a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000016cc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000358  00000000  00000000  0000170c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000047c5  00000000  00000000  00001a64  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000f89  00000000  00000000  00006229  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001bde  00000000  00000000  000071b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000094c  00000000  00000000  00008d90  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000abd  00000000  00000000  000096dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002443  00000000  00000000  0000a199  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002e8  00000000  00000000  0000c5dc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 f1 06 	jmp	0xde2	; 0xde2 <__vector_1>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 e2 06 	jmp	0xdc4	; 0xdc4 <__vector_11>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	12 e0       	ldi	r17, 0x02	; 2
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e2 e5       	ldi	r30, 0x52	; 82
      7c:	f4 e1       	ldi	r31, 0x14	; 20
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	a4 3b       	cpi	r26, 0xB4	; 180
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	22 e0       	ldi	r18, 0x02	; 2
      8c:	a4 eb       	ldi	r26, 0xB4	; 180
      8e:	b2 e0       	ldi	r27, 0x02	; 2
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	aa 3b       	cpi	r26, 0xBA	; 186
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 b3 06 	call	0xd66	; 0xd66 <main>
      9e:	0c 94 27 0a 	jmp	0x144e	; 0x144e <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <initI2C>:

uint8_t i2cReadNoAck(void) {
  TWCR = (_BV(TWINT) | _BV(TWEN));
  i2cWaitForComplete();
  return (TWDR);
}
      a6:	80 e2       	ldi	r24, 0x20	; 32
      a8:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
      ac:	ec eb       	ldi	r30, 0xBC	; 188
      ae:	f0 e0       	ldi	r31, 0x00	; 0
      b0:	80 81       	ld	r24, Z
      b2:	84 60       	ori	r24, 0x04	; 4
      b4:	80 83       	st	Z, r24
      b6:	08 95       	ret

000000b8 <i2cWaitForComplete>:
      b8:	ec eb       	ldi	r30, 0xBC	; 188
      ba:	f0 e0       	ldi	r31, 0x00	; 0
      bc:	80 81       	ld	r24, Z
      be:	88 23       	and	r24, r24
      c0:	ec f7       	brge	.-6      	; 0xbc <i2cWaitForComplete+0x4>
      c2:	08 95       	ret

000000c4 <i2cStart>:
      c4:	84 ea       	ldi	r24, 0xA4	; 164
      c6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
      ca:	0e 94 5c 00 	call	0xb8	; 0xb8 <i2cWaitForComplete>
      ce:	08 95       	ret

000000d0 <i2cStop>:
      d0:	84 e9       	ldi	r24, 0x94	; 148
      d2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
      d6:	08 95       	ret

000000d8 <i2cSend>:

void i2cSend(uint8_t data) {
  TWDR = data;
      d8:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
  TWCR = (_BV(TWINT) | _BV(TWEN));                  /* init and enable */
      dc:	84 e8       	ldi	r24, 0x84	; 132
      de:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
  i2cWaitForComplete();
      e2:	0e 94 5c 00 	call	0xb8	; 0xb8 <i2cWaitForComplete>
      e6:	08 95       	ret

000000e8 <send_Command>:
		return ('0' + nibble);
	}
	else {
		return ('A' + nibble - 10);
	}
}
      e8:	cf 93       	push	r28
      ea:	c8 2f       	mov	r28, r24
      ec:	0e 94 62 00 	call	0xc4	; 0xc4 <i2cStart>
      f0:	8e e4       	ldi	r24, 0x4E	; 78
      f2:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cSend>
      f6:	8c 2f       	mov	r24, r28
      f8:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cSend>
      fc:	8c 2f       	mov	r24, r28
      fe:	84 60       	ori	r24, 0x04	; 4
     100:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cSend>
     104:	8c 2f       	mov	r24, r28
     106:	8b 7f       	andi	r24, 0xFB	; 251
     108:	0e 94 6c 00 	call	0xd8	; 0xd8 <i2cSend>
     10c:	0e 94 68 00 	call	0xd0	; 0xd0 <i2cStop>
     110:	cf 91       	pop	r28
     112:	08 95       	ret

00000114 <set_Up_4bit_Mode>:
     114:	80 e3       	ldi	r24, 0x30	; 48
     116:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     11a:	80 e3       	ldi	r24, 0x30	; 48
     11c:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     120:	80 e3       	ldi	r24, 0x30	; 48
     122:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     126:	80 e2       	ldi	r24, 0x20	; 32
     128:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     12c:	08 95       	ret

0000012e <configure_Control_Bytes>:
     12e:	80 e2       	ldi	r24, 0x20	; 32
     130:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     134:	80 e8       	ldi	r24, 0x80	; 128
     136:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     13a:	80 e0       	ldi	r24, 0x00	; 0
     13c:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     140:	80 e8       	ldi	r24, 0x80	; 128
     142:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     146:	80 e0       	ldi	r24, 0x00	; 0
     148:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     14c:	80 e1       	ldi	r24, 0x10	; 16
     14e:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     152:	80 e0       	ldi	r24, 0x00	; 0
     154:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     158:	80 e6       	ldi	r24, 0x60	; 96
     15a:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     15e:	08 95       	ret

00000160 <enable_lcd>:
     160:	88 e0       	ldi	r24, 0x08	; 8
     162:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     166:	88 ef       	ldi	r24, 0xF8	; 248
     168:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     16c:	08 95       	ret

0000016e <initLCD>:
     16e:	0e 94 8a 00 	call	0x114	; 0x114 <set_Up_4bit_Mode>
     172:	0e 94 97 00 	call	0x12e	; 0x12e <configure_Control_Bytes>
     176:	0e 94 b0 00 	call	0x160	; 0x160 <enable_lcd>
     17a:	08 95       	ret

0000017c <clear_lcd>:
     17c:	88 e0       	ldi	r24, 0x08	; 8
     17e:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     182:	88 e1       	ldi	r24, 0x18	; 24
     184:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     188:	08 95       	ret

0000018a <write>:

void write(char character){
     18a:	cf 93       	push	r28
     18c:	c8 2f       	mov	r28, r24
	//uint8_t highNibble = ((uint8_t)character & 0xF0);
	//uint8_t lowNibble = (((uint8_t)character & 0x0F) << 4);
	uint8_t highNibble = (character & 0xF0);
	uint8_t lowNibble = ((character & 0x0F) << 4);
	send_Command((1 << BACKLIGHT) | (1 << RS) | highNibble);
     18e:	80 7f       	andi	r24, 0xF0	; 240
     190:	89 60       	ori	r24, 0x09	; 9
     192:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
	send_Command((1 << BACKLIGHT) | (1 << RS) | lowNibble);
     196:	20 e1       	ldi	r18, 0x10	; 16
     198:	c2 9f       	mul	r28, r18
     19a:	c0 01       	movw	r24, r0
     19c:	11 24       	eor	r1, r1
     19e:	89 60       	ori	r24, 0x09	; 9
     1a0:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
}
     1a4:	cf 91       	pop	r28
     1a6:	08 95       	ret

000001a8 <set_cursor>:

void set_cursor(int line, int place){
     1a8:	cf 93       	push	r28
     1aa:	df 93       	push	r29
     1ac:	84 30       	cpi	r24, 0x04	; 4
     1ae:	91 05       	cpc	r25, r1
     1b0:	14 f0       	brlt	.+4      	; 0x1b6 <set_cursor+0xe>
     1b2:	83 e0       	ldi	r24, 0x03	; 3
     1b4:	90 e0       	ldi	r25, 0x00	; 0
     1b6:	c6 2f       	mov	r28, r22
     1b8:	d7 2f       	mov	r29, r23
     1ba:	c5 31       	cpi	r28, 0x15	; 21
     1bc:	d1 05       	cpc	r29, r1
     1be:	14 f0       	brlt	.+4      	; 0x1c4 <set_cursor+0x1c>
     1c0:	c4 e1       	ldi	r28, 0x14	; 20
     1c2:	d0 e0       	ldi	r29, 0x00	; 0
	if(line > 3) line = 3;
	if(place > 20) place = 20;
	
	if(line == 0){
     1c4:	00 97       	sbiw	r24, 0x00	; 0
     1c6:	81 f4       	brne	.+32     	; 0x1e8 <set_cursor+0x40>
		uint8_t highNibble = ((0x00 + place) & 0xF0);
		uint8_t lowNibble = (((0x00 + place) & 0x0F) << 4);
		send_Command((1 << BACKLIGHT) | (1 << D7) | highNibble);
     1c8:	8c 2f       	mov	r24, r28
     1ca:	80 7f       	andi	r24, 0xF0	; 240
     1cc:	88 68       	ori	r24, 0x88	; 136
     1ce:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
		send_Command((1 << BACKLIGHT) | lowNibble);
     1d2:	ce 01       	movw	r24, r28
     1d4:	82 95       	swap	r24
     1d6:	92 95       	swap	r25
     1d8:	90 7f       	andi	r25, 0xF0	; 240
     1da:	98 27       	eor	r25, r24
     1dc:	80 7f       	andi	r24, 0xF0	; 240
     1de:	98 27       	eor	r25, r24
     1e0:	88 60       	ori	r24, 0x08	; 8
     1e2:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     1e6:	3d c0       	rjmp	.+122    	; 0x262 <set_cursor+0xba>
	}
	else if(line == 1){
     1e8:	81 30       	cpi	r24, 0x01	; 1
     1ea:	91 05       	cpc	r25, r1
     1ec:	89 f4       	brne	.+34     	; 0x210 <set_cursor+0x68>
		uint8_t highNibble = ((0x40 + place) & 0xF0);
		uint8_t lowNibble = (((0x40 + place) & 0x0F) << 4);
		send_Command((1 << BACKLIGHT) | (1 << D7) | highNibble);
     1ee:	8c 2f       	mov	r24, r28
     1f0:	80 5c       	subi	r24, 0xC0	; 192
     1f2:	80 7f       	andi	r24, 0xF0	; 240
     1f4:	88 68       	ori	r24, 0x88	; 136
     1f6:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
		send_Command((1 << BACKLIGHT) | lowNibble);
     1fa:	ce 01       	movw	r24, r28
     1fc:	82 95       	swap	r24
     1fe:	92 95       	swap	r25
     200:	90 7f       	andi	r25, 0xF0	; 240
     202:	98 27       	eor	r25, r24
     204:	80 7f       	andi	r24, 0xF0	; 240
     206:	98 27       	eor	r25, r24
     208:	88 60       	ori	r24, 0x08	; 8
     20a:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     20e:	29 c0       	rjmp	.+82     	; 0x262 <set_cursor+0xba>
	}
	else if(line == 2){
     210:	82 30       	cpi	r24, 0x02	; 2
     212:	91 05       	cpc	r25, r1
     214:	91 f4       	brne	.+36     	; 0x23a <set_cursor+0x92>
		uint8_t highNibble = ((0x14 + place) & 0xF0);
		uint8_t lowNibble = (((0x14 + place) & 0x0F) << 4);
		send_Command((1 << BACKLIGHT) | (1 << D7) | highNibble);
     216:	8c 2f       	mov	r24, r28
     218:	8c 5e       	subi	r24, 0xEC	; 236
     21a:	80 7f       	andi	r24, 0xF0	; 240
     21c:	88 68       	ori	r24, 0x88	; 136
     21e:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
		send_Command((1 << BACKLIGHT) | lowNibble);
     222:	ce 01       	movw	r24, r28
     224:	44 96       	adiw	r24, 0x14	; 20
     226:	82 95       	swap	r24
     228:	92 95       	swap	r25
     22a:	90 7f       	andi	r25, 0xF0	; 240
     22c:	98 27       	eor	r25, r24
     22e:	80 7f       	andi	r24, 0xF0	; 240
     230:	98 27       	eor	r25, r24
     232:	88 60       	ori	r24, 0x08	; 8
     234:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
     238:	14 c0       	rjmp	.+40     	; 0x262 <set_cursor+0xba>
	}
	else if(line == 3){
     23a:	03 97       	sbiw	r24, 0x03	; 3
     23c:	91 f4       	brne	.+36     	; 0x262 <set_cursor+0xba>
		uint8_t highNibble = ((0x54 + place) & 0xF0);
		uint8_t lowNibble = (((0x54 + place) & 0x0F) << 4);
		send_Command((1 << BACKLIGHT) | (1 << D7) | highNibble);
     23e:	8c 2f       	mov	r24, r28
     240:	8c 5a       	subi	r24, 0xAC	; 172
     242:	80 7f       	andi	r24, 0xF0	; 240
     244:	88 68       	ori	r24, 0x88	; 136
     246:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
		send_Command((1 << BACKLIGHT) | lowNibble);
     24a:	ce 01       	movw	r24, r28
     24c:	8c 5a       	subi	r24, 0xAC	; 172
     24e:	9f 4f       	sbci	r25, 0xFF	; 255
     250:	82 95       	swap	r24
     252:	92 95       	swap	r25
     254:	90 7f       	andi	r25, 0xF0	; 240
     256:	98 27       	eor	r25, r24
     258:	80 7f       	andi	r24, 0xF0	; 240
     25a:	98 27       	eor	r25, r24
     25c:	88 60       	ori	r24, 0x08	; 8
     25e:	0e 94 74 00 	call	0xe8	; 0xe8 <send_Command>
	}
}
     262:	df 91       	pop	r29
     264:	cf 91       	pop	r28
     266:	08 95       	ret

00000268 <lcd_print_string>:

void lcd_print_string(const char String[])
{
     268:	0f 93       	push	r16
     26a:	1f 93       	push	r17
     26c:	cf 93       	push	r28
     26e:	fc 01       	movw	r30, r24
	uint8_t i = 0;
	while (String[i]) {
     270:	80 81       	ld	r24, Z
     272:	88 23       	and	r24, r24
     274:	59 f0       	breq	.+22     	; 0x28c <lcd_print_string+0x24>
     276:	8f 01       	movw	r16, r30
     278:	c0 e0       	ldi	r28, 0x00	; 0
		write(String[i]);
     27a:	0e 94 c5 00 	call	0x18a	; 0x18a <write>
		i++;
     27e:	cf 5f       	subi	r28, 0xFF	; 255
}

void lcd_print_string(const char String[])
{
	uint8_t i = 0;
	while (String[i]) {
     280:	f8 01       	movw	r30, r16
     282:	ec 0f       	add	r30, r28
     284:	f1 1d       	adc	r31, r1
     286:	80 81       	ld	r24, Z
     288:	81 11       	cpse	r24, r1
     28a:	f7 cf       	rjmp	.-18     	; 0x27a <lcd_print_string+0x12>
		write(String[i]);
		i++;
	}
}
     28c:	cf 91       	pop	r28
     28e:	1f 91       	pop	r17
     290:	0f 91       	pop	r16
     292:	08 95       	ret

00000294 <get_pIC_RegValue>:
	//set_pIC_RegValue(CalStart, 0x5678);
	//set_pIC_RegValue(AdjStart, 0x5678);
}


uint16_t get_pIC_RegValue(uint8_t pICRegister){
     294:	cf 93       	push	r28
	
	//send AND read Byte with register address Byte to read back 16 bit value.
	
	PORTB &= ~(1<<0); // set chip select bit low to initiate SPI communication. 
     296:	28 98       	cbi	0x05, 0	; 5
	SPI_tradeByte(ReadRegPower | pICRegister); // AND read Byte with register address and send it over SPI
     298:	80 68       	ori	r24, 0x80	; 128
     29a:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <SPI_tradeByte>
	uint8_t highByte = SPI_tradeByte(0); // Read MSD Byte first.
     29e:	80 e0       	ldi	r24, 0x00	; 0
     2a0:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <SPI_tradeByte>
     2a4:	c8 2f       	mov	r28, r24
	uint8_t lowByte = SPI_tradeByte(0); // Read LSD Byte second.
     2a6:	80 e0       	ldi	r24, 0x00	; 0
     2a8:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <SPI_tradeByte>
	PORTB |= (1<<0); // set chip select bit high to terminate SPI communication.
     2ac:	28 9a       	sbi	0x05, 0	; 5
	uint16_t full16Byte = (highByte << 8) | lowByte; // Combine MSB and LSB together into 16 bit Byte.
	return full16Byte; // return Byte to function call. 
     2ae:	2c 2f       	mov	r18, r28
     2b0:	30 e0       	ldi	r19, 0x00	; 0
     2b2:	32 2f       	mov	r19, r18
     2b4:	22 27       	eor	r18, r18
	
}
     2b6:	a9 01       	movw	r20, r18
     2b8:	48 2b       	or	r20, r24
     2ba:	ca 01       	movw	r24, r20
     2bc:	cf 91       	pop	r28
     2be:	08 95       	ret

000002c0 <set_pIC_RegValue>:

void set_pIC_RegValue(uint8_t pICRegister, uint16_t byte){
     2c0:	cf 93       	push	r28
     2c2:	df 93       	push	r29
     2c4:	c6 2f       	mov	r28, r22
     2c6:	d7 2f       	mov	r29, r23
	
	//send AND write Byte with register Byte to write 16 bit value into register.
	
	PORTB &= ~(1<<0); // set chip select bit low to initiate SPI communication. 
     2c8:	28 98       	cbi	0x05, 0	; 5
	SPI_tradeByte(WriteRegPower | pICRegister); // AND write Byte with register address and send it over SPI.
     2ca:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <SPI_tradeByte>
	uint8_t highByte = (byte>>8);
	uint8_t lowByte = byte & ~(0xff<<8);
	SPI_tradeByte(highByte); // Write MSD Byte first.
     2ce:	8d 2f       	mov	r24, r29
     2d0:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <SPI_tradeByte>
	SPI_tradeByte(lowByte); // Write LSD Byte second.
     2d4:	8c 2f       	mov	r24, r28
     2d6:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <SPI_tradeByte>
	PORTB |= (1<<0); // set chip select bit high to terminate SPI communication.
     2da:	28 9a       	sbi	0x05, 0	; 5
	
}
     2dc:	df 91       	pop	r29
     2de:	cf 91       	pop	r28
     2e0:	08 95       	ret

000002e2 <pIC_Start>:
	m90E26 *pIC = malloc(sizeof(m90E26));
	memset(pIC, 0, sizeof(m90E26));
	return pIC;
}

void pIC_Start(void){
     2e2:	cf 93       	push	r28
     2e4:	df 93       	push	r29
	
	// set chip select port to output.
	DDRB |= (1<<0);
     2e6:	20 9a       	sbi	0x04, 0	; 4
	//set chip select on power meter IC high
	PORTB |= (1<<0);
     2e8:	28 9a       	sbi	0x05, 0	; 5
	
	if(!((SPCR >> MSTR)&0x01)) SPI_init();
     2ea:	0c b4       	in	r0, 0x2c	; 44
     2ec:	04 fe       	sbrs	r0, 4
     2ee:	0e 94 53 08 	call	0x10a6	; 0x10a6 <SPI_init>
	
	set_pIC_RegValue(CalStart, 0x5678);
     2f2:	68 e7       	ldi	r22, 0x78	; 120
     2f4:	76 e5       	ldi	r23, 0x56	; 86
     2f6:	80 e2       	ldi	r24, 0x20	; 32
     2f8:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(PLconstH, 0x0030);
     2fc:	60 e3       	ldi	r22, 0x30	; 48
     2fe:	70 e0       	ldi	r23, 0x00	; 0
     300:	81 e2       	ldi	r24, 0x21	; 33
     302:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(PLconstL, 0xB3D3);
     306:	63 ed       	ldi	r22, 0xD3	; 211
     308:	73 eb       	ldi	r23, 0xB3	; 179
     30a:	82 e2       	ldi	r24, 0x22	; 34
     30c:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(Lgain, 0x0000);
     310:	60 e0       	ldi	r22, 0x00	; 0
     312:	70 e0       	ldi	r23, 0x00	; 0
     314:	83 e2       	ldi	r24, 0x23	; 35
     316:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(Lphi, 0x0000);
     31a:	60 e0       	ldi	r22, 0x00	; 0
     31c:	70 e0       	ldi	r23, 0x00	; 0
     31e:	84 e2       	ldi	r24, 0x24	; 36
     320:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(Ngain, 0x0000);
     324:	60 e0       	ldi	r22, 0x00	; 0
     326:	70 e0       	ldi	r23, 0x00	; 0
     328:	85 e2       	ldi	r24, 0x25	; 37
     32a:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(Nphi, 0x0000);
     32e:	60 e0       	ldi	r22, 0x00	; 0
     330:	70 e0       	ldi	r23, 0x00	; 0
     332:	86 e2       	ldi	r24, 0x26	; 38
     334:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(PStartTh, 0x08BD);
     338:	6d eb       	ldi	r22, 0xBD	; 189
     33a:	78 e0       	ldi	r23, 0x08	; 8
     33c:	87 e2       	ldi	r24, 0x27	; 39
     33e:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(PNolTH, 0x0000);
     342:	60 e0       	ldi	r22, 0x00	; 0
     344:	70 e0       	ldi	r23, 0x00	; 0
     346:	88 e2       	ldi	r24, 0x28	; 40
     348:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(QStartTh, 0x0AEC);
     34c:	6c ee       	ldi	r22, 0xEC	; 236
     34e:	7a e0       	ldi	r23, 0x0A	; 10
     350:	89 e2       	ldi	r24, 0x29	; 41
     352:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(QNolTH, 0x0000);
     356:	60 e0       	ldi	r22, 0x00	; 0
     358:	70 e0       	ldi	r23, 0x00	; 0
     35a:	8a e2       	ldi	r24, 0x2A	; 42
     35c:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(MMode, 0x3422);
     360:	62 e2       	ldi	r22, 0x22	; 34
     362:	74 e3       	ldi	r23, 0x34	; 52
     364:	8b e2       	ldi	r24, 0x2B	; 43
     366:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	uint16_t calibrationCS1 = get_pIC_RegValue(CS1);
     36a:	8c e2       	ldi	r24, 0x2C	; 44
     36c:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
	set_pIC_RegValue(CS1, calibrationCS1);
     370:	bc 01       	movw	r22, r24
     372:	8c e2       	ldi	r24, 0x2C	; 44
     374:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(CalStart, 0x8765);
     378:	65 e6       	ldi	r22, 0x65	; 101
     37a:	77 e8       	ldi	r23, 0x87	; 135
     37c:	80 e2       	ldi	r24, 0x20	; 32
     37e:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	
	
	
	set_pIC_RegValue(AdjStart, 0x5678);
     382:	68 e7       	ldi	r22, 0x78	; 120
     384:	76 e5       	ldi	r23, 0x56	; 86
     386:	80 e3       	ldi	r24, 0x30	; 48
     388:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	
	set_pIC_RegValue(Ugain, 0x8561);
     38c:	61 e6       	ldi	r22, 0x61	; 97
     38e:	75 e8       	ldi	r23, 0x85	; 133
     390:	81 e3       	ldi	r24, 0x31	; 49
     392:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(IgainL, 0x3D1C);
     396:	6c e1       	ldi	r22, 0x1C	; 28
     398:	7d e3       	ldi	r23, 0x3D	; 61
     39a:	82 e3       	ldi	r24, 0x32	; 50
     39c:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(IgainN, 0x7530);
     3a0:	60 e3       	ldi	r22, 0x30	; 48
     3a2:	75 e7       	ldi	r23, 0x75	; 117
     3a4:	83 e3       	ldi	r24, 0x33	; 51
     3a6:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(Uoffset, 0x0000);
     3aa:	60 e0       	ldi	r22, 0x00	; 0
     3ac:	70 e0       	ldi	r23, 0x00	; 0
     3ae:	84 e3       	ldi	r24, 0x34	; 52
     3b0:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(IoffsetL, 0x0000);
     3b4:	60 e0       	ldi	r22, 0x00	; 0
     3b6:	70 e0       	ldi	r23, 0x00	; 0
     3b8:	85 e3       	ldi	r24, 0x35	; 53
     3ba:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(IoffsetN, 0x0000);
     3be:	60 e0       	ldi	r22, 0x00	; 0
     3c0:	70 e0       	ldi	r23, 0x00	; 0
     3c2:	86 e3       	ldi	r24, 0x36	; 54
     3c4:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(PoffsetL, 0x0000);
     3c8:	60 e0       	ldi	r22, 0x00	; 0
     3ca:	70 e0       	ldi	r23, 0x00	; 0
     3cc:	87 e3       	ldi	r24, 0x37	; 55
     3ce:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(QoffsetL, 0x0000);
     3d2:	60 e0       	ldi	r22, 0x00	; 0
     3d4:	70 e0       	ldi	r23, 0x00	; 0
     3d6:	88 e3       	ldi	r24, 0x38	; 56
     3d8:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(PoffsetN, 0x0000);
     3dc:	60 e0       	ldi	r22, 0x00	; 0
     3de:	70 e0       	ldi	r23, 0x00	; 0
     3e0:	89 e3       	ldi	r24, 0x39	; 57
     3e2:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(QoffsetN, 0x0000);
     3e6:	60 e0       	ldi	r22, 0x00	; 0
     3e8:	70 e0       	ldi	r23, 0x00	; 0
     3ea:	8a e3       	ldi	r24, 0x3A	; 58
     3ec:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	uint16_t calibrationCS2 = get_pIC_RegValue(CS2);
     3f0:	8b e3       	ldi	r24, 0x3B	; 59
     3f2:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     3f6:	ec 01       	movw	r28, r24
	set_pIC_RegValue(CS2, 0x0000);
     3f8:	60 e0       	ldi	r22, 0x00	; 0
     3fa:	70 e0       	ldi	r23, 0x00	; 0
     3fc:	8b e3       	ldi	r24, 0x3B	; 59
     3fe:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(CS2, calibrationCS2);
     402:	be 01       	movw	r22, r28
     404:	8b e3       	ldi	r24, 0x3B	; 59
     406:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	set_pIC_RegValue(AdjStart, 0x8765);
     40a:	65 e6       	ldi	r22, 0x65	; 101
     40c:	77 e8       	ldi	r23, 0x87	; 135
     40e:	80 e3       	ldi	r24, 0x30	; 48
     410:	0e 94 60 01 	call	0x2c0	; 0x2c0 <set_pIC_RegValue>
	
	//set_pIC_RegValue(CalStart, 0x5678);
	//set_pIC_RegValue(AdjStart, 0x5678);
}
     414:	df 91       	pop	r29
     416:	cf 91       	pop	r28
     418:	08 95       	ret

0000041a <clearBuff>:
	SPI_tradeByte(lowByte); // Write LSD Byte second.
	PORTB |= (1<<0); // set chip select bit high to terminate SPI communication.
	
}

void clearBuff(char *buf){
     41a:	dc 01       	movw	r26, r24
	uint8_t i = 0;
	while (buf[i]) {
     41c:	8c 91       	ld	r24, X
     41e:	88 23       	and	r24, r24
     420:	51 f0       	breq	.+20     	; 0x436 <clearBuff+0x1c>
     422:	fd 01       	movw	r30, r26
     424:	90 e0       	ldi	r25, 0x00	; 0
		buf[i] = NULL;
     426:	10 82       	st	Z, r1
		i++;
     428:	9f 5f       	subi	r25, 0xFF	; 255
	
}

void clearBuff(char *buf){
	uint8_t i = 0;
	while (buf[i]) {
     42a:	fd 01       	movw	r30, r26
     42c:	e9 0f       	add	r30, r25
     42e:	f1 1d       	adc	r31, r1
     430:	20 81       	ld	r18, Z
     432:	21 11       	cpse	r18, r1
     434:	f8 cf       	rjmp	.-16     	; 0x426 <clearBuff+0xc>
     436:	08 95       	ret

00000438 <formatVoltage>:
		buf[i] = NULL;
		i++;
	}
}

void formatVoltage(uint16_t word, char *buf){
     438:	0f 93       	push	r16
     43a:	1f 93       	push	r17
     43c:	cf 93       	push	r28
     43e:	df 93       	push	r29
     440:	ec 01       	movw	r28, r24
     442:	8b 01       	movw	r16, r22
	clearBuff(buf);
     444:	cb 01       	movw	r24, r22
     446:	0e 94 0d 02 	call	0x41a	; 0x41a <clearBuff>
	buf[0] = ('0' + (word / 10000));                 // Ten-thousands
     44a:	9e 01       	movw	r18, r28
     44c:	32 95       	swap	r19
     44e:	22 95       	swap	r18
     450:	2f 70       	andi	r18, 0x0F	; 15
     452:	23 27       	eor	r18, r19
     454:	3f 70       	andi	r19, 0x0F	; 15
     456:	23 27       	eor	r18, r19
     458:	a7 e4       	ldi	r26, 0x47	; 71
     45a:	b3 e0       	ldi	r27, 0x03	; 3
     45c:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     460:	96 95       	lsr	r25
     462:	87 95       	ror	r24
     464:	96 95       	lsr	r25
     466:	87 95       	ror	r24
     468:	96 95       	lsr	r25
     46a:	87 95       	ror	r24
     46c:	80 5d       	subi	r24, 0xD0	; 208
     46e:	f8 01       	movw	r30, r16
     470:	80 83       	st	Z, r24
	buf[1] = ('0' + ((word / 1000) % 10));               // Thousands
     472:	9e 01       	movw	r18, r28
     474:	36 95       	lsr	r19
     476:	27 95       	ror	r18
     478:	36 95       	lsr	r19
     47a:	27 95       	ror	r18
     47c:	36 95       	lsr	r19
     47e:	27 95       	ror	r18
     480:	a5 ec       	ldi	r26, 0xC5	; 197
     482:	b0 e2       	ldi	r27, 0x20	; 32
     484:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     488:	ac 01       	movw	r20, r24
     48a:	52 95       	swap	r21
     48c:	42 95       	swap	r20
     48e:	4f 70       	andi	r20, 0x0F	; 15
     490:	45 27       	eor	r20, r21
     492:	5f 70       	andi	r21, 0x0F	; 15
     494:	45 27       	eor	r20, r21
     496:	9a 01       	movw	r18, r20
     498:	ad ec       	ldi	r26, 0xCD	; 205
     49a:	bc ec       	ldi	r27, 0xCC	; 204
     49c:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     4a0:	96 95       	lsr	r25
     4a2:	87 95       	ror	r24
     4a4:	96 95       	lsr	r25
     4a6:	87 95       	ror	r24
     4a8:	96 95       	lsr	r25
     4aa:	87 95       	ror	r24
     4ac:	9c 01       	movw	r18, r24
     4ae:	22 0f       	add	r18, r18
     4b0:	33 1f       	adc	r19, r19
     4b2:	88 0f       	add	r24, r24
     4b4:	99 1f       	adc	r25, r25
     4b6:	88 0f       	add	r24, r24
     4b8:	99 1f       	adc	r25, r25
     4ba:	88 0f       	add	r24, r24
     4bc:	99 1f       	adc	r25, r25
     4be:	82 0f       	add	r24, r18
     4c0:	93 1f       	adc	r25, r19
     4c2:	48 1b       	sub	r20, r24
     4c4:	59 0b       	sbc	r21, r25
     4c6:	40 5d       	subi	r20, 0xD0	; 208
     4c8:	41 83       	std	Z+1, r20	; 0x01
	buf[2] = ('0' + ((word / 100) % 10));                 // Hundreds
     4ca:	9e 01       	movw	r18, r28
     4cc:	36 95       	lsr	r19
     4ce:	27 95       	ror	r18
     4d0:	36 95       	lsr	r19
     4d2:	27 95       	ror	r18
     4d4:	ab e7       	ldi	r26, 0x7B	; 123
     4d6:	b4 e1       	ldi	r27, 0x14	; 20
     4d8:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     4dc:	ac 01       	movw	r20, r24
     4de:	56 95       	lsr	r21
     4e0:	47 95       	ror	r20
     4e2:	9a 01       	movw	r18, r20
     4e4:	ad ec       	ldi	r26, 0xCD	; 205
     4e6:	bc ec       	ldi	r27, 0xCC	; 204
     4e8:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     4ec:	96 95       	lsr	r25
     4ee:	87 95       	ror	r24
     4f0:	96 95       	lsr	r25
     4f2:	87 95       	ror	r24
     4f4:	96 95       	lsr	r25
     4f6:	87 95       	ror	r24
     4f8:	9c 01       	movw	r18, r24
     4fa:	22 0f       	add	r18, r18
     4fc:	33 1f       	adc	r19, r19
     4fe:	88 0f       	add	r24, r24
     500:	99 1f       	adc	r25, r25
     502:	88 0f       	add	r24, r24
     504:	99 1f       	adc	r25, r25
     506:	88 0f       	add	r24, r24
     508:	99 1f       	adc	r25, r25
     50a:	82 0f       	add	r24, r18
     50c:	93 1f       	adc	r25, r19
     50e:	48 1b       	sub	r20, r24
     510:	59 0b       	sbc	r21, r25
     512:	40 5d       	subi	r20, 0xD0	; 208
     514:	42 83       	std	Z+2, r20	; 0x02
	buf[3] = ('.'); //
     516:	8e e2       	ldi	r24, 0x2E	; 46
     518:	83 83       	std	Z+3, r24	; 0x03
	buf[4] = ('0' + ((word / 10) % 10));                      // Tens
     51a:	9e 01       	movw	r18, r28
     51c:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     520:	ac 01       	movw	r20, r24
     522:	56 95       	lsr	r21
     524:	47 95       	ror	r20
     526:	56 95       	lsr	r21
     528:	47 95       	ror	r20
     52a:	56 95       	lsr	r21
     52c:	47 95       	ror	r20
     52e:	9a 01       	movw	r18, r20
     530:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     534:	96 95       	lsr	r25
     536:	87 95       	ror	r24
     538:	96 95       	lsr	r25
     53a:	87 95       	ror	r24
     53c:	96 95       	lsr	r25
     53e:	87 95       	ror	r24
     540:	9c 01       	movw	r18, r24
     542:	22 0f       	add	r18, r18
     544:	33 1f       	adc	r19, r19
     546:	88 0f       	add	r24, r24
     548:	99 1f       	adc	r25, r25
     54a:	88 0f       	add	r24, r24
     54c:	99 1f       	adc	r25, r25
     54e:	88 0f       	add	r24, r24
     550:	99 1f       	adc	r25, r25
     552:	82 0f       	add	r24, r18
     554:	93 1f       	adc	r25, r19
     556:	9a 01       	movw	r18, r20
     558:	28 1b       	sub	r18, r24
     55a:	39 0b       	sbc	r19, r25
     55c:	c9 01       	movw	r24, r18
     55e:	80 5d       	subi	r24, 0xD0	; 208
     560:	84 83       	std	Z+4, r24	; 0x04
	buf[5] = ('0' + (word % 10));                             // Ones
     562:	ca 01       	movw	r24, r20
     564:	88 0f       	add	r24, r24
     566:	99 1f       	adc	r25, r25
     568:	44 0f       	add	r20, r20
     56a:	55 1f       	adc	r21, r21
     56c:	44 0f       	add	r20, r20
     56e:	55 1f       	adc	r21, r21
     570:	44 0f       	add	r20, r20
     572:	55 1f       	adc	r21, r21
     574:	48 0f       	add	r20, r24
     576:	59 1f       	adc	r21, r25
     578:	c4 1b       	sub	r28, r20
     57a:	d5 0b       	sbc	r29, r21
     57c:	c0 5d       	subi	r28, 0xD0	; 208
     57e:	c5 83       	std	Z+5, r28	; 0x05
}
     580:	df 91       	pop	r29
     582:	cf 91       	pop	r28
     584:	1f 91       	pop	r17
     586:	0f 91       	pop	r16
     588:	08 95       	ret

0000058a <formatCurrent>:

void formatCurrent(uint16_t word, char *buf){
     58a:	0f 93       	push	r16
     58c:	1f 93       	push	r17
     58e:	cf 93       	push	r28
     590:	df 93       	push	r29
     592:	ec 01       	movw	r28, r24
     594:	8b 01       	movw	r16, r22
	clearBuff(buf);
     596:	cb 01       	movw	r24, r22
     598:	0e 94 0d 02 	call	0x41a	; 0x41a <clearBuff>
	buf[0] = ('0' + (word / 10000));                 // Ten-thousands
     59c:	9e 01       	movw	r18, r28
     59e:	32 95       	swap	r19
     5a0:	22 95       	swap	r18
     5a2:	2f 70       	andi	r18, 0x0F	; 15
     5a4:	23 27       	eor	r18, r19
     5a6:	3f 70       	andi	r19, 0x0F	; 15
     5a8:	23 27       	eor	r18, r19
     5aa:	a7 e4       	ldi	r26, 0x47	; 71
     5ac:	b3 e0       	ldi	r27, 0x03	; 3
     5ae:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     5b2:	96 95       	lsr	r25
     5b4:	87 95       	ror	r24
     5b6:	96 95       	lsr	r25
     5b8:	87 95       	ror	r24
     5ba:	96 95       	lsr	r25
     5bc:	87 95       	ror	r24
     5be:	80 5d       	subi	r24, 0xD0	; 208
     5c0:	f8 01       	movw	r30, r16
     5c2:	80 83       	st	Z, r24
	buf[1] = ('0' + ((word / 1000) % 10));               // Thousands
     5c4:	9e 01       	movw	r18, r28
     5c6:	36 95       	lsr	r19
     5c8:	27 95       	ror	r18
     5ca:	36 95       	lsr	r19
     5cc:	27 95       	ror	r18
     5ce:	36 95       	lsr	r19
     5d0:	27 95       	ror	r18
     5d2:	a5 ec       	ldi	r26, 0xC5	; 197
     5d4:	b0 e2       	ldi	r27, 0x20	; 32
     5d6:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     5da:	ac 01       	movw	r20, r24
     5dc:	52 95       	swap	r21
     5de:	42 95       	swap	r20
     5e0:	4f 70       	andi	r20, 0x0F	; 15
     5e2:	45 27       	eor	r20, r21
     5e4:	5f 70       	andi	r21, 0x0F	; 15
     5e6:	45 27       	eor	r20, r21
     5e8:	9a 01       	movw	r18, r20
     5ea:	ad ec       	ldi	r26, 0xCD	; 205
     5ec:	bc ec       	ldi	r27, 0xCC	; 204
     5ee:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     5f2:	96 95       	lsr	r25
     5f4:	87 95       	ror	r24
     5f6:	96 95       	lsr	r25
     5f8:	87 95       	ror	r24
     5fa:	96 95       	lsr	r25
     5fc:	87 95       	ror	r24
     5fe:	9c 01       	movw	r18, r24
     600:	22 0f       	add	r18, r18
     602:	33 1f       	adc	r19, r19
     604:	88 0f       	add	r24, r24
     606:	99 1f       	adc	r25, r25
     608:	88 0f       	add	r24, r24
     60a:	99 1f       	adc	r25, r25
     60c:	88 0f       	add	r24, r24
     60e:	99 1f       	adc	r25, r25
     610:	82 0f       	add	r24, r18
     612:	93 1f       	adc	r25, r19
     614:	48 1b       	sub	r20, r24
     616:	59 0b       	sbc	r21, r25
     618:	40 5d       	subi	r20, 0xD0	; 208
     61a:	41 83       	std	Z+1, r20	; 0x01
	buf[2] = ('.'); //
     61c:	8e e2       	ldi	r24, 0x2E	; 46
     61e:	82 83       	std	Z+2, r24	; 0x02
	buf[3] = ('0' + ((word / 100) % 10));                 // Hundreds
     620:	9e 01       	movw	r18, r28
     622:	36 95       	lsr	r19
     624:	27 95       	ror	r18
     626:	36 95       	lsr	r19
     628:	27 95       	ror	r18
     62a:	ab e7       	ldi	r26, 0x7B	; 123
     62c:	b4 e1       	ldi	r27, 0x14	; 20
     62e:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     632:	ac 01       	movw	r20, r24
     634:	56 95       	lsr	r21
     636:	47 95       	ror	r20
     638:	9a 01       	movw	r18, r20
     63a:	ad ec       	ldi	r26, 0xCD	; 205
     63c:	bc ec       	ldi	r27, 0xCC	; 204
     63e:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     642:	96 95       	lsr	r25
     644:	87 95       	ror	r24
     646:	96 95       	lsr	r25
     648:	87 95       	ror	r24
     64a:	96 95       	lsr	r25
     64c:	87 95       	ror	r24
     64e:	9c 01       	movw	r18, r24
     650:	22 0f       	add	r18, r18
     652:	33 1f       	adc	r19, r19
     654:	88 0f       	add	r24, r24
     656:	99 1f       	adc	r25, r25
     658:	88 0f       	add	r24, r24
     65a:	99 1f       	adc	r25, r25
     65c:	88 0f       	add	r24, r24
     65e:	99 1f       	adc	r25, r25
     660:	82 0f       	add	r24, r18
     662:	93 1f       	adc	r25, r19
     664:	48 1b       	sub	r20, r24
     666:	59 0b       	sbc	r21, r25
     668:	40 5d       	subi	r20, 0xD0	; 208
     66a:	43 83       	std	Z+3, r20	; 0x03
	buf[4] = ('0' + ((word / 10) % 10));                      // Tens
     66c:	9e 01       	movw	r18, r28
     66e:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     672:	ac 01       	movw	r20, r24
     674:	56 95       	lsr	r21
     676:	47 95       	ror	r20
     678:	56 95       	lsr	r21
     67a:	47 95       	ror	r20
     67c:	56 95       	lsr	r21
     67e:	47 95       	ror	r20
     680:	9a 01       	movw	r18, r20
     682:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     686:	96 95       	lsr	r25
     688:	87 95       	ror	r24
     68a:	96 95       	lsr	r25
     68c:	87 95       	ror	r24
     68e:	96 95       	lsr	r25
     690:	87 95       	ror	r24
     692:	9c 01       	movw	r18, r24
     694:	22 0f       	add	r18, r18
     696:	33 1f       	adc	r19, r19
     698:	88 0f       	add	r24, r24
     69a:	99 1f       	adc	r25, r25
     69c:	88 0f       	add	r24, r24
     69e:	99 1f       	adc	r25, r25
     6a0:	88 0f       	add	r24, r24
     6a2:	99 1f       	adc	r25, r25
     6a4:	82 0f       	add	r24, r18
     6a6:	93 1f       	adc	r25, r19
     6a8:	9a 01       	movw	r18, r20
     6aa:	28 1b       	sub	r18, r24
     6ac:	39 0b       	sbc	r19, r25
     6ae:	c9 01       	movw	r24, r18
     6b0:	80 5d       	subi	r24, 0xD0	; 208
     6b2:	84 83       	std	Z+4, r24	; 0x04
	buf[5] = ('0' + (word % 10));                             // Ones
     6b4:	ca 01       	movw	r24, r20
     6b6:	88 0f       	add	r24, r24
     6b8:	99 1f       	adc	r25, r25
     6ba:	44 0f       	add	r20, r20
     6bc:	55 1f       	adc	r21, r21
     6be:	44 0f       	add	r20, r20
     6c0:	55 1f       	adc	r21, r21
     6c2:	44 0f       	add	r20, r20
     6c4:	55 1f       	adc	r21, r21
     6c6:	48 0f       	add	r20, r24
     6c8:	59 1f       	adc	r21, r25
     6ca:	c4 1b       	sub	r28, r20
     6cc:	d5 0b       	sbc	r29, r21
     6ce:	c0 5d       	subi	r28, 0xD0	; 208
     6d0:	c5 83       	std	Z+5, r28	; 0x05
}
     6d2:	df 91       	pop	r29
     6d4:	cf 91       	pop	r28
     6d6:	1f 91       	pop	r17
     6d8:	0f 91       	pop	r16
     6da:	08 95       	ret

000006dc <formatPower>:

void formatPower(int16_t word, char *buf){
     6dc:	0f 93       	push	r16
     6de:	1f 93       	push	r17
     6e0:	cf 93       	push	r28
     6e2:	df 93       	push	r29
     6e4:	8c 01       	movw	r16, r24
     6e6:	eb 01       	movw	r28, r22
	clearBuff(buf);
     6e8:	cb 01       	movw	r24, r22
     6ea:	0e 94 0d 02 	call	0x41a	; 0x41a <clearBuff>
	if(word>>15){
     6ee:	11 23       	and	r17, r17
     6f0:	a4 f5       	brge	.+104    	; 0x75a <formatPower+0x7e>
		buf[0] = ('-');
     6f2:	8d e2       	ldi	r24, 0x2D	; 45
     6f4:	88 83       	st	Y, r24
		word ^= 0xffff;
		word++;
     6f6:	11 95       	neg	r17
     6f8:	01 95       	neg	r16
     6fa:	11 09       	sbc	r17, r1
		buf[1] = ('0' + (word / 10000));                 // Ten-thousands
     6fc:	c8 01       	movw	r24, r16
     6fe:	60 e1       	ldi	r22, 0x10	; 16
     700:	77 e2       	ldi	r23, 0x27	; 39
     702:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     706:	60 5d       	subi	r22, 0xD0	; 208
     708:	69 83       	std	Y+1, r22	; 0x01
		buf[2] = ('0' + ((word / 1000) % 10));               // Thousands
     70a:	c8 01       	movw	r24, r16
     70c:	68 ee       	ldi	r22, 0xE8	; 232
     70e:	73 e0       	ldi	r23, 0x03	; 3
     710:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     714:	cb 01       	movw	r24, r22
     716:	2a e0       	ldi	r18, 0x0A	; 10
     718:	30 e0       	ldi	r19, 0x00	; 0
     71a:	b9 01       	movw	r22, r18
     71c:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     720:	80 5d       	subi	r24, 0xD0	; 208
     722:	8a 83       	std	Y+2, r24	; 0x02
		buf[3] = ('.'); //
     724:	8e e2       	ldi	r24, 0x2E	; 46
     726:	8b 83       	std	Y+3, r24	; 0x03
		buf[4] = ('0' + ((word / 100) % 10));                 // Hundreds
     728:	c8 01       	movw	r24, r16
     72a:	64 e6       	ldi	r22, 0x64	; 100
     72c:	70 e0       	ldi	r23, 0x00	; 0
     72e:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     732:	cb 01       	movw	r24, r22
     734:	b9 01       	movw	r22, r18
     736:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     73a:	80 5d       	subi	r24, 0xD0	; 208
     73c:	8c 83       	std	Y+4, r24	; 0x04
		buf[5] = ('0' + ((word / 10) % 10));                      // Tens
     73e:	c8 01       	movw	r24, r16
     740:	b9 01       	movw	r22, r18
     742:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     746:	48 2f       	mov	r20, r24
     748:	cb 01       	movw	r24, r22
     74a:	b9 01       	movw	r22, r18
     74c:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     750:	80 5d       	subi	r24, 0xD0	; 208
     752:	8d 83       	std	Y+5, r24	; 0x05
		buf[6] = ('0' + (word % 10));                             // Ones
     754:	40 5d       	subi	r20, 0xD0	; 208
     756:	4e 83       	std	Y+6, r20	; 0x06
     758:	2e c0       	rjmp	.+92     	; 0x7b6 <formatPower+0xda>
	}
	else{
		buf[0] = ('0' + (word / 10000));                 // Ten-thousands
     75a:	c8 01       	movw	r24, r16
     75c:	60 e1       	ldi	r22, 0x10	; 16
     75e:	77 e2       	ldi	r23, 0x27	; 39
     760:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     764:	60 5d       	subi	r22, 0xD0	; 208
     766:	68 83       	st	Y, r22
		buf[1] = ('0' + ((word / 1000) % 10));               // Thousands
     768:	c8 01       	movw	r24, r16
     76a:	68 ee       	ldi	r22, 0xE8	; 232
     76c:	73 e0       	ldi	r23, 0x03	; 3
     76e:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     772:	cb 01       	movw	r24, r22
     774:	2a e0       	ldi	r18, 0x0A	; 10
     776:	30 e0       	ldi	r19, 0x00	; 0
     778:	b9 01       	movw	r22, r18
     77a:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     77e:	80 5d       	subi	r24, 0xD0	; 208
     780:	89 83       	std	Y+1, r24	; 0x01
		buf[2] = ('.'); //
     782:	8e e2       	ldi	r24, 0x2E	; 46
     784:	8a 83       	std	Y+2, r24	; 0x02
		buf[3] = ('0' + ((word / 100) % 10));                 // Hundreds
     786:	c8 01       	movw	r24, r16
     788:	64 e6       	ldi	r22, 0x64	; 100
     78a:	70 e0       	ldi	r23, 0x00	; 0
     78c:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     790:	cb 01       	movw	r24, r22
     792:	b9 01       	movw	r22, r18
     794:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     798:	80 5d       	subi	r24, 0xD0	; 208
     79a:	8b 83       	std	Y+3, r24	; 0x03
		buf[4] = ('0' + ((word / 10) % 10));                      // Tens
     79c:	c8 01       	movw	r24, r16
     79e:	b9 01       	movw	r22, r18
     7a0:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     7a4:	48 2f       	mov	r20, r24
     7a6:	cb 01       	movw	r24, r22
     7a8:	b9 01       	movw	r22, r18
     7aa:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     7ae:	80 5d       	subi	r24, 0xD0	; 208
     7b0:	8c 83       	std	Y+4, r24	; 0x04
		buf[5] = ('0' + (word % 10));                             // Ones
     7b2:	40 5d       	subi	r20, 0xD0	; 208
     7b4:	4d 83       	std	Y+5, r20	; 0x05
	}
}
     7b6:	df 91       	pop	r29
     7b8:	cf 91       	pop	r28
     7ba:	1f 91       	pop	r17
     7bc:	0f 91       	pop	r16
     7be:	08 95       	ret

000007c0 <formatFrequency>:

void formatFrequency(uint16_t word, char *buf){
     7c0:	0f 93       	push	r16
     7c2:	1f 93       	push	r17
     7c4:	cf 93       	push	r28
     7c6:	df 93       	push	r29
     7c8:	ec 01       	movw	r28, r24
     7ca:	8b 01       	movw	r16, r22
	clearBuff(buf);
     7cc:	cb 01       	movw	r24, r22
     7ce:	0e 94 0d 02 	call	0x41a	; 0x41a <clearBuff>
	buf[0] = ('0' + (word / 10000));                 // Ten-thousands
     7d2:	9e 01       	movw	r18, r28
     7d4:	32 95       	swap	r19
     7d6:	22 95       	swap	r18
     7d8:	2f 70       	andi	r18, 0x0F	; 15
     7da:	23 27       	eor	r18, r19
     7dc:	3f 70       	andi	r19, 0x0F	; 15
     7de:	23 27       	eor	r18, r19
     7e0:	a7 e4       	ldi	r26, 0x47	; 71
     7e2:	b3 e0       	ldi	r27, 0x03	; 3
     7e4:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     7e8:	96 95       	lsr	r25
     7ea:	87 95       	ror	r24
     7ec:	96 95       	lsr	r25
     7ee:	87 95       	ror	r24
     7f0:	96 95       	lsr	r25
     7f2:	87 95       	ror	r24
     7f4:	80 5d       	subi	r24, 0xD0	; 208
     7f6:	f8 01       	movw	r30, r16
     7f8:	80 83       	st	Z, r24
	buf[1] = ('0' + ((word / 1000) % 10));               // Thousands
     7fa:	9e 01       	movw	r18, r28
     7fc:	36 95       	lsr	r19
     7fe:	27 95       	ror	r18
     800:	36 95       	lsr	r19
     802:	27 95       	ror	r18
     804:	36 95       	lsr	r19
     806:	27 95       	ror	r18
     808:	a5 ec       	ldi	r26, 0xC5	; 197
     80a:	b0 e2       	ldi	r27, 0x20	; 32
     80c:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     810:	ac 01       	movw	r20, r24
     812:	52 95       	swap	r21
     814:	42 95       	swap	r20
     816:	4f 70       	andi	r20, 0x0F	; 15
     818:	45 27       	eor	r20, r21
     81a:	5f 70       	andi	r21, 0x0F	; 15
     81c:	45 27       	eor	r20, r21
     81e:	9a 01       	movw	r18, r20
     820:	ad ec       	ldi	r26, 0xCD	; 205
     822:	bc ec       	ldi	r27, 0xCC	; 204
     824:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     828:	96 95       	lsr	r25
     82a:	87 95       	ror	r24
     82c:	96 95       	lsr	r25
     82e:	87 95       	ror	r24
     830:	96 95       	lsr	r25
     832:	87 95       	ror	r24
     834:	9c 01       	movw	r18, r24
     836:	22 0f       	add	r18, r18
     838:	33 1f       	adc	r19, r19
     83a:	88 0f       	add	r24, r24
     83c:	99 1f       	adc	r25, r25
     83e:	88 0f       	add	r24, r24
     840:	99 1f       	adc	r25, r25
     842:	88 0f       	add	r24, r24
     844:	99 1f       	adc	r25, r25
     846:	82 0f       	add	r24, r18
     848:	93 1f       	adc	r25, r19
     84a:	48 1b       	sub	r20, r24
     84c:	59 0b       	sbc	r21, r25
     84e:	40 5d       	subi	r20, 0xD0	; 208
     850:	41 83       	std	Z+1, r20	; 0x01
	buf[2] = ('0' + ((word / 100) % 10));                 // Hundreds
     852:	9e 01       	movw	r18, r28
     854:	36 95       	lsr	r19
     856:	27 95       	ror	r18
     858:	36 95       	lsr	r19
     85a:	27 95       	ror	r18
     85c:	ab e7       	ldi	r26, 0x7B	; 123
     85e:	b4 e1       	ldi	r27, 0x14	; 20
     860:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     864:	ac 01       	movw	r20, r24
     866:	56 95       	lsr	r21
     868:	47 95       	ror	r20
     86a:	9a 01       	movw	r18, r20
     86c:	ad ec       	ldi	r26, 0xCD	; 205
     86e:	bc ec       	ldi	r27, 0xCC	; 204
     870:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     874:	96 95       	lsr	r25
     876:	87 95       	ror	r24
     878:	96 95       	lsr	r25
     87a:	87 95       	ror	r24
     87c:	96 95       	lsr	r25
     87e:	87 95       	ror	r24
     880:	9c 01       	movw	r18, r24
     882:	22 0f       	add	r18, r18
     884:	33 1f       	adc	r19, r19
     886:	88 0f       	add	r24, r24
     888:	99 1f       	adc	r25, r25
     88a:	88 0f       	add	r24, r24
     88c:	99 1f       	adc	r25, r25
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	82 0f       	add	r24, r18
     894:	93 1f       	adc	r25, r19
     896:	48 1b       	sub	r20, r24
     898:	59 0b       	sbc	r21, r25
     89a:	40 5d       	subi	r20, 0xD0	; 208
     89c:	42 83       	std	Z+2, r20	; 0x02
	buf[3] = ('.'); //
     89e:	8e e2       	ldi	r24, 0x2E	; 46
     8a0:	83 83       	std	Z+3, r24	; 0x03
	buf[4] = ('0' + ((word / 10) % 10));                      // Tens
     8a2:	9e 01       	movw	r18, r28
     8a4:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     8a8:	ac 01       	movw	r20, r24
     8aa:	56 95       	lsr	r21
     8ac:	47 95       	ror	r20
     8ae:	56 95       	lsr	r21
     8b0:	47 95       	ror	r20
     8b2:	56 95       	lsr	r21
     8b4:	47 95       	ror	r20
     8b6:	9a 01       	movw	r18, r20
     8b8:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <__umulhisi3>
     8bc:	96 95       	lsr	r25
     8be:	87 95       	ror	r24
     8c0:	96 95       	lsr	r25
     8c2:	87 95       	ror	r24
     8c4:	96 95       	lsr	r25
     8c6:	87 95       	ror	r24
     8c8:	9c 01       	movw	r18, r24
     8ca:	22 0f       	add	r18, r18
     8cc:	33 1f       	adc	r19, r19
     8ce:	88 0f       	add	r24, r24
     8d0:	99 1f       	adc	r25, r25
     8d2:	88 0f       	add	r24, r24
     8d4:	99 1f       	adc	r25, r25
     8d6:	88 0f       	add	r24, r24
     8d8:	99 1f       	adc	r25, r25
     8da:	82 0f       	add	r24, r18
     8dc:	93 1f       	adc	r25, r19
     8de:	9a 01       	movw	r18, r20
     8e0:	28 1b       	sub	r18, r24
     8e2:	39 0b       	sbc	r19, r25
     8e4:	c9 01       	movw	r24, r18
     8e6:	80 5d       	subi	r24, 0xD0	; 208
     8e8:	84 83       	std	Z+4, r24	; 0x04
	buf[5] = ('0' + (word % 10));                             // Ones
     8ea:	ca 01       	movw	r24, r20
     8ec:	88 0f       	add	r24, r24
     8ee:	99 1f       	adc	r25, r25
     8f0:	44 0f       	add	r20, r20
     8f2:	55 1f       	adc	r21, r21
     8f4:	44 0f       	add	r20, r20
     8f6:	55 1f       	adc	r21, r21
     8f8:	44 0f       	add	r20, r20
     8fa:	55 1f       	adc	r21, r21
     8fc:	48 0f       	add	r20, r24
     8fe:	59 1f       	adc	r21, r25
     900:	c4 1b       	sub	r28, r20
     902:	d5 0b       	sbc	r29, r21
     904:	c0 5d       	subi	r28, 0xD0	; 208
     906:	c5 83       	std	Z+5, r28	; 0x05
}
     908:	df 91       	pop	r29
     90a:	cf 91       	pop	r28
     90c:	1f 91       	pop	r17
     90e:	0f 91       	pop	r16
     910:	08 95       	ret

00000912 <formatPowerFactor>:

void formatPowerFactor(int16_t word, char *buf){
     912:	0f 93       	push	r16
     914:	1f 93       	push	r17
     916:	cf 93       	push	r28
     918:	df 93       	push	r29
     91a:	8c 01       	movw	r16, r24
     91c:	eb 01       	movw	r28, r22
	clearBuff(buf);
     91e:	cb 01       	movw	r24, r22
     920:	0e 94 0d 02 	call	0x41a	; 0x41a <clearBuff>
	if(word>>15){
     924:	11 23       	and	r17, r17
     926:	94 f5       	brge	.+100    	; 0x98c <formatPowerFactor+0x7a>
		word &= ~(1UL<<15);
     928:	1f 77       	andi	r17, 0x7F	; 127
		buf[0] = ('-');
     92a:	8d e2       	ldi	r24, 0x2D	; 45
     92c:	88 83       	st	Y, r24
		//word ^= (0xffff & ~(1UL<<16));
		//word++;
		buf[1] = ('0' + (word / 10000));                 // Ten-thousands
     92e:	c8 01       	movw	r24, r16
     930:	60 e1       	ldi	r22, 0x10	; 16
     932:	77 e2       	ldi	r23, 0x27	; 39
     934:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     938:	60 5d       	subi	r22, 0xD0	; 208
     93a:	69 83       	std	Y+1, r22	; 0x01
		buf[2] = ('0' + ((word / 1000) % 10));               // Thousands
     93c:	c8 01       	movw	r24, r16
     93e:	68 ee       	ldi	r22, 0xE8	; 232
     940:	73 e0       	ldi	r23, 0x03	; 3
     942:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     946:	cb 01       	movw	r24, r22
     948:	2a e0       	ldi	r18, 0x0A	; 10
     94a:	30 e0       	ldi	r19, 0x00	; 0
     94c:	b9 01       	movw	r22, r18
     94e:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     952:	80 5d       	subi	r24, 0xD0	; 208
     954:	8a 83       	std	Y+2, r24	; 0x02
		buf[3] = ('.'); //
     956:	8e e2       	ldi	r24, 0x2E	; 46
     958:	8b 83       	std	Y+3, r24	; 0x03
		buf[4] = ('0' + ((word / 100) % 10));                 // Hundreds
     95a:	c8 01       	movw	r24, r16
     95c:	64 e6       	ldi	r22, 0x64	; 100
     95e:	70 e0       	ldi	r23, 0x00	; 0
     960:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     964:	cb 01       	movw	r24, r22
     966:	b9 01       	movw	r22, r18
     968:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     96c:	80 5d       	subi	r24, 0xD0	; 208
     96e:	8c 83       	std	Y+4, r24	; 0x04
		buf[5] = ('0' + ((word / 10) % 10));                      // Tens
     970:	c8 01       	movw	r24, r16
     972:	b9 01       	movw	r22, r18
     974:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     978:	48 2f       	mov	r20, r24
     97a:	cb 01       	movw	r24, r22
     97c:	b9 01       	movw	r22, r18
     97e:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     982:	80 5d       	subi	r24, 0xD0	; 208
     984:	8d 83       	std	Y+5, r24	; 0x05
		buf[6] = ('0' + (word % 10));                             // Ones
     986:	40 5d       	subi	r20, 0xD0	; 208
     988:	4e 83       	std	Y+6, r20	; 0x06
     98a:	2e c0       	rjmp	.+92     	; 0x9e8 <formatPowerFactor+0xd6>
	}
	else{
		buf[0] = ('0' + (word / 10000));                 // Ten-thousands
     98c:	c8 01       	movw	r24, r16
     98e:	60 e1       	ldi	r22, 0x10	; 16
     990:	77 e2       	ldi	r23, 0x27	; 39
     992:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     996:	60 5d       	subi	r22, 0xD0	; 208
     998:	68 83       	st	Y, r22
		buf[1] = ('0' + ((word / 1000) % 10));               // Thousands
     99a:	c8 01       	movw	r24, r16
     99c:	68 ee       	ldi	r22, 0xE8	; 232
     99e:	73 e0       	ldi	r23, 0x03	; 3
     9a0:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     9a4:	cb 01       	movw	r24, r22
     9a6:	2a e0       	ldi	r18, 0x0A	; 10
     9a8:	30 e0       	ldi	r19, 0x00	; 0
     9aa:	b9 01       	movw	r22, r18
     9ac:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     9b0:	80 5d       	subi	r24, 0xD0	; 208
     9b2:	89 83       	std	Y+1, r24	; 0x01
		buf[2] = ('.');
     9b4:	8e e2       	ldi	r24, 0x2E	; 46
     9b6:	8a 83       	std	Y+2, r24	; 0x02
		buf[3] = ('0' + ((word / 100) % 10));                 // Hundreds
     9b8:	c8 01       	movw	r24, r16
     9ba:	64 e6       	ldi	r22, 0x64	; 100
     9bc:	70 e0       	ldi	r23, 0x00	; 0
     9be:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     9c2:	cb 01       	movw	r24, r22
     9c4:	b9 01       	movw	r22, r18
     9c6:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     9ca:	80 5d       	subi	r24, 0xD0	; 208
     9cc:	8b 83       	std	Y+3, r24	; 0x03
		buf[4] = ('0' + ((word / 10) % 10));                      // Tens
     9ce:	c8 01       	movw	r24, r16
     9d0:	b9 01       	movw	r22, r18
     9d2:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     9d6:	48 2f       	mov	r20, r24
     9d8:	cb 01       	movw	r24, r22
     9da:	b9 01       	movw	r22, r18
     9dc:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     9e0:	80 5d       	subi	r24, 0xD0	; 208
     9e2:	8c 83       	std	Y+4, r24	; 0x04
		buf[5] = ('0' + (word % 10));                             // Ones
     9e4:	40 5d       	subi	r20, 0xD0	; 208
     9e6:	4d 83       	std	Y+5, r20	; 0x05
	}
}
     9e8:	df 91       	pop	r29
     9ea:	cf 91       	pop	r28
     9ec:	1f 91       	pop	r17
     9ee:	0f 91       	pop	r16
     9f0:	08 95       	ret

000009f2 <formatPhaseAngle>:

void formatPhaseAngle(int16_t word, char *buf){
     9f2:	0f 93       	push	r16
     9f4:	1f 93       	push	r17
     9f6:	cf 93       	push	r28
     9f8:	df 93       	push	r29
     9fa:	8c 01       	movw	r16, r24
     9fc:	eb 01       	movw	r28, r22
	clearBuff(buf);
     9fe:	cb 01       	movw	r24, r22
     a00:	0e 94 0d 02 	call	0x41a	; 0x41a <clearBuff>
	if(word>>15){
     a04:	11 23       	and	r17, r17
     a06:	a4 f5       	brge	.+104    	; 0xa70 <formatPhaseAngle+0x7e>
		buf[0] = ('-');
     a08:	8d e2       	ldi	r24, 0x2D	; 45
     a0a:	88 83       	st	Y, r24
		word ^= 0xffff;
		word++;
     a0c:	11 95       	neg	r17
     a0e:	01 95       	neg	r16
     a10:	11 09       	sbc	r17, r1
		buf[1] = ('0' + (word / 10000));                 // Ten-thousands
     a12:	c8 01       	movw	r24, r16
     a14:	60 e1       	ldi	r22, 0x10	; 16
     a16:	77 e2       	ldi	r23, 0x27	; 39
     a18:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     a1c:	60 5d       	subi	r22, 0xD0	; 208
     a1e:	69 83       	std	Y+1, r22	; 0x01
		buf[2] = ('0' + ((word / 1000) % 10));               // Thousands
     a20:	c8 01       	movw	r24, r16
     a22:	68 ee       	ldi	r22, 0xE8	; 232
     a24:	73 e0       	ldi	r23, 0x03	; 3
     a26:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     a2a:	cb 01       	movw	r24, r22
     a2c:	2a e0       	ldi	r18, 0x0A	; 10
     a2e:	30 e0       	ldi	r19, 0x00	; 0
     a30:	b9 01       	movw	r22, r18
     a32:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     a36:	80 5d       	subi	r24, 0xD0	; 208
     a38:	8a 83       	std	Y+2, r24	; 0x02
		buf[3] = ('0' + ((word / 100) % 10));                 // Hundreds
     a3a:	c8 01       	movw	r24, r16
     a3c:	64 e6       	ldi	r22, 0x64	; 100
     a3e:	70 e0       	ldi	r23, 0x00	; 0
     a40:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     a44:	cb 01       	movw	r24, r22
     a46:	b9 01       	movw	r22, r18
     a48:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     a4c:	80 5d       	subi	r24, 0xD0	; 208
     a4e:	8b 83       	std	Y+3, r24	; 0x03
		buf[4] = ('0' + ((word / 10) % 10));                      // Tens
     a50:	c8 01       	movw	r24, r16
     a52:	b9 01       	movw	r22, r18
     a54:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     a58:	48 2f       	mov	r20, r24
     a5a:	cb 01       	movw	r24, r22
     a5c:	b9 01       	movw	r22, r18
     a5e:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     a62:	80 5d       	subi	r24, 0xD0	; 208
     a64:	8c 83       	std	Y+4, r24	; 0x04
		buf[5] = ('.'); //
     a66:	8e e2       	ldi	r24, 0x2E	; 46
     a68:	8d 83       	std	Y+5, r24	; 0x05
		buf[6] = ('0' + (word % 10));                             // Ones
     a6a:	40 5d       	subi	r20, 0xD0	; 208
     a6c:	4e 83       	std	Y+6, r20	; 0x06
     a6e:	2e c0       	rjmp	.+92     	; 0xacc <formatPhaseAngle+0xda>
	}
	else{
		buf[0] = ('0' + (word / 10000));                 // Ten-thousands
     a70:	c8 01       	movw	r24, r16
     a72:	60 e1       	ldi	r22, 0x10	; 16
     a74:	77 e2       	ldi	r23, 0x27	; 39
     a76:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     a7a:	60 5d       	subi	r22, 0xD0	; 208
     a7c:	68 83       	st	Y, r22
		buf[1] = ('0' + ((word / 1000) % 10));               // Thousands
     a7e:	c8 01       	movw	r24, r16
     a80:	68 ee       	ldi	r22, 0xE8	; 232
     a82:	73 e0       	ldi	r23, 0x03	; 3
     a84:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     a88:	cb 01       	movw	r24, r22
     a8a:	2a e0       	ldi	r18, 0x0A	; 10
     a8c:	30 e0       	ldi	r19, 0x00	; 0
     a8e:	b9 01       	movw	r22, r18
     a90:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     a94:	80 5d       	subi	r24, 0xD0	; 208
     a96:	89 83       	std	Y+1, r24	; 0x01
		buf[2] = ('0' + ((word / 100) % 10));                 // Hundreds
     a98:	c8 01       	movw	r24, r16
     a9a:	64 e6       	ldi	r22, 0x64	; 100
     a9c:	70 e0       	ldi	r23, 0x00	; 0
     a9e:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     aa2:	cb 01       	movw	r24, r22
     aa4:	b9 01       	movw	r22, r18
     aa6:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     aaa:	80 5d       	subi	r24, 0xD0	; 208
     aac:	8a 83       	std	Y+2, r24	; 0x02
		buf[3] = ('0' + ((word / 10) % 10));                      // Tens
     aae:	c8 01       	movw	r24, r16
     ab0:	b9 01       	movw	r22, r18
     ab2:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     ab6:	48 2f       	mov	r20, r24
     ab8:	cb 01       	movw	r24, r22
     aba:	b9 01       	movw	r22, r18
     abc:	0e 94 cf 08 	call	0x119e	; 0x119e <__divmodhi4>
     ac0:	80 5d       	subi	r24, 0xD0	; 208
     ac2:	8b 83       	std	Y+3, r24	; 0x03
		buf[4] = ('.'); //
     ac4:	8e e2       	ldi	r24, 0x2E	; 46
     ac6:	8c 83       	std	Y+4, r24	; 0x04
		buf[5] = ('0' + (word % 10));                             // Ones
     ac8:	40 5d       	subi	r20, 0xD0	; 208
     aca:	4d 83       	std	Y+5, r20	; 0x05
	}
}
     acc:	df 91       	pop	r29
     ace:	cf 91       	pop	r28
     ad0:	1f 91       	pop	r17
     ad2:	0f 91       	pop	r16
     ad4:	08 95       	ret

00000ad6 <setup_rf>:
	lcd_print_string(data);
	
	lcd_print_string(" ABSP: ");
	formatPower(get_pIC_RegValue(Smean), data);
	lcd_print_string(data);
}
     ad6:	cf 93       	push	r28
     ad8:	df 93       	push	r29
     ada:	0e 94 00 07 	call	0xe00	; 0xe00 <nRF24L01_init>
     ade:	ec 01       	movw	r28, r24
     ae0:	85 e2       	ldi	r24, 0x25	; 37
     ae2:	90 e0       	ldi	r25, 0x00	; 0
     ae4:	99 83       	std	Y+1, r25	; 0x01
     ae6:	88 83       	st	Y, r24
     ae8:	22 e0       	ldi	r18, 0x02	; 2
     aea:	2a 83       	std	Y+2, r18	; 0x02
     aec:	9c 83       	std	Y+4, r25	; 0x04
     aee:	8b 83       	std	Y+3, r24	; 0x03
     af0:	21 e0       	ldi	r18, 0x01	; 1
     af2:	2d 83       	std	Y+5, r18	; 0x05
     af4:	9f 83       	std	Y+7, r25	; 0x07
     af6:	8e 83       	std	Y+6, r24	; 0x06
     af8:	25 e0       	ldi	r18, 0x05	; 5
     afa:	28 87       	std	Y+8, r18	; 0x08
     afc:	9a 87       	std	Y+10, r25	; 0x0a
     afe:	89 87       	std	Y+9, r24	; 0x09
     b00:	23 e0       	ldi	r18, 0x03	; 3
     b02:	2b 87       	std	Y+11, r18	; 0x0b
     b04:	9d 87       	std	Y+13, r25	; 0x0d
     b06:	8c 87       	std	Y+12, r24	; 0x0c
     b08:	84 e0       	ldi	r24, 0x04	; 4
     b0a:	8e 87       	std	Y+14, r24	; 0x0e
     b0c:	e9 e6       	ldi	r30, 0x69	; 105
     b0e:	f0 e0       	ldi	r31, 0x00	; 0
     b10:	80 81       	ld	r24, Z
     b12:	82 60       	ori	r24, 0x02	; 2
     b14:	80 83       	st	Z, r24
     b16:	e8 9a       	sbi	0x1d, 0	; 29
     b18:	ce 01       	movw	r24, r28
     b1a:	0e 94 6b 07 	call	0xed6	; 0xed6 <nRF24L01_begin>
     b1e:	ce 01       	movw	r24, r28
     b20:	df 91       	pop	r29
     b22:	cf 91       	pop	r28
     b24:	08 95       	ret

00000b26 <setup_timer>:
     b26:	e1 e8       	ldi	r30, 0x81	; 129
     b28:	f0 e0       	ldi	r31, 0x00	; 0
     b2a:	80 81       	ld	r24, Z
     b2c:	88 60       	ori	r24, 0x08	; 8
     b2e:	80 83       	st	Z, r24
     b30:	af e6       	ldi	r26, 0x6F	; 111
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	8c 91       	ld	r24, X
     b36:	82 60       	ori	r24, 0x02	; 2
     b38:	8c 93       	st	X, r24
     b3a:	82 e1       	ldi	r24, 0x12	; 18
     b3c:	9a e7       	ldi	r25, 0x7A	; 122
     b3e:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     b42:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     b46:	80 81       	ld	r24, Z
     b48:	84 60       	ori	r24, 0x04	; 4
     b4a:	80 83       	st	Z, r24
     b4c:	08 95       	ret

00000b4e <print_power_IC_settings>:
     b4e:	8b e3       	ldi	r24, 0x3B	; 59
     b50:	91 e0       	ldi	r25, 0x01	; 1
     b52:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     b56:	80 e2       	ldi	r24, 0x20	; 32
     b58:	91 e0       	ldi	r25, 0x01	; 1
     b5a:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     b5e:	8e e4       	ldi	r24, 0x4E	; 78
     b60:	91 e0       	ldi	r25, 0x01	; 1
     b62:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     b66:	81 e0       	ldi	r24, 0x01	; 1
     b68:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     b6c:	0e 94 c1 08 	call	0x1182	; 0x1182 <printHexWord>
     b70:	80 e2       	ldi	r24, 0x20	; 32
     b72:	91 e0       	ldi	r25, 0x01	; 1
     b74:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     b78:	8e e5       	ldi	r24, 0x5E	; 94
     b7a:	91 e0       	ldi	r25, 0x01	; 1
     b7c:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     b80:	86 e4       	ldi	r24, 0x46	; 70
     b82:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     b86:	0e 94 c1 08 	call	0x1182	; 0x1182 <printHexWord>
     b8a:	80 e2       	ldi	r24, 0x20	; 32
     b8c:	91 e0       	ldi	r25, 0x01	; 1
     b8e:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     b92:	80 e7       	ldi	r24, 0x70	; 112
     b94:	91 e0       	ldi	r25, 0x01	; 1
     b96:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     b9a:	8b e2       	ldi	r24, 0x2B	; 43
     b9c:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     ba0:	0e 94 c1 08 	call	0x1182	; 0x1182 <printHexWord>
     ba4:	80 e2       	ldi	r24, 0x20	; 32
     ba6:	91 e0       	ldi	r25, 0x01	; 1
     ba8:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     bac:	80 e8       	ldi	r24, 0x80	; 128
     bae:	91 e0       	ldi	r25, 0x01	; 1
     bb0:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     bb4:	8c e2       	ldi	r24, 0x2C	; 44
     bb6:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     bba:	0e 94 c1 08 	call	0x1182	; 0x1182 <printHexWord>
     bbe:	80 e2       	ldi	r24, 0x20	; 32
     bc0:	91 e0       	ldi	r25, 0x01	; 1
     bc2:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     bc6:	8d e8       	ldi	r24, 0x8D	; 141
     bc8:	91 e0       	ldi	r25, 0x01	; 1
     bca:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     bce:	8b e3       	ldi	r24, 0x3B	; 59
     bd0:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     bd4:	0e 94 c1 08 	call	0x1182	; 0x1182 <printHexWord>
     bd8:	80 e2       	ldi	r24, 0x20	; 32
     bda:	91 e0       	ldi	r25, 0x01	; 1
     bdc:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     be0:	8a e9       	ldi	r24, 0x9A	; 154
     be2:	91 e0       	ldi	r25, 0x01	; 1
     be4:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     be8:	80 e3       	ldi	r24, 0x30	; 48
     bea:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     bee:	0e 94 c1 08 	call	0x1182	; 0x1182 <printHexWord>
     bf2:	80 e2       	ldi	r24, 0x20	; 32
     bf4:	91 e0       	ldi	r25, 0x01	; 1
     bf6:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     bfa:	82 ec       	ldi	r24, 0xC2	; 194
     bfc:	91 e0       	ldi	r25, 0x01	; 1
     bfe:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     c02:	81 e3       	ldi	r24, 0x31	; 49
     c04:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     c08:	0e 94 c1 08 	call	0x1182	; 0x1182 <printHexWord>
     c0c:	80 e2       	ldi	r24, 0x20	; 32
     c0e:	91 e0       	ldi	r25, 0x01	; 1
     c10:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     c14:	85 ed       	ldi	r24, 0xD5	; 213
     c16:	91 e0       	ldi	r25, 0x01	; 1
     c18:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     c1c:	82 e3       	ldi	r24, 0x32	; 50
     c1e:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     c22:	0e 94 c1 08 	call	0x1182	; 0x1182 <printHexWord>
     c26:	80 e2       	ldi	r24, 0x20	; 32
     c28:	91 e0       	ldi	r25, 0x01	; 1
     c2a:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     c2e:	08 95       	ret

00000c30 <print_power_data>:
     c30:	cf 93       	push	r28
     c32:	df 93       	push	r29
     c34:	cd b7       	in	r28, 0x3d	; 61
     c36:	de b7       	in	r29, 0x3e	; 62
     c38:	2a 97       	sbiw	r28, 0x0a	; 10
     c3a:	0f b6       	in	r0, 0x3f	; 63
     c3c:	f8 94       	cli
     c3e:	de bf       	out	0x3e, r29	; 62
     c40:	0f be       	out	0x3f, r0	; 63
     c42:	cd bf       	out	0x3d, r28	; 61
     c44:	8f ee       	ldi	r24, 0xEF	; 239
     c46:	91 e0       	ldi	r25, 0x01	; 1
     c48:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     c4c:	89 e4       	ldi	r24, 0x49	; 73
     c4e:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     c52:	be 01       	movw	r22, r28
     c54:	6f 5f       	subi	r22, 0xFF	; 255
     c56:	7f 4f       	sbci	r23, 0xFF	; 255
     c58:	0e 94 1c 02 	call	0x438	; 0x438 <formatVoltage>
     c5c:	ce 01       	movw	r24, r28
     c5e:	01 96       	adiw	r24, 0x01	; 1
     c60:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     c64:	89 ef       	ldi	r24, 0xF9	; 249
     c66:	91 e0       	ldi	r25, 0x01	; 1
     c68:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     c6c:	88 e4       	ldi	r24, 0x48	; 72
     c6e:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     c72:	be 01       	movw	r22, r28
     c74:	6f 5f       	subi	r22, 0xFF	; 255
     c76:	7f 4f       	sbci	r23, 0xFF	; 255
     c78:	0e 94 c5 02 	call	0x58a	; 0x58a <formatCurrent>
     c7c:	ce 01       	movw	r24, r28
     c7e:	01 96       	adiw	r24, 0x01	; 1
     c80:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     c84:	80 e2       	ldi	r24, 0x20	; 32
     c86:	91 e0       	ldi	r25, 0x01	; 1
     c88:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     c8c:	85 e0       	ldi	r24, 0x05	; 5
     c8e:	92 e0       	ldi	r25, 0x02	; 2
     c90:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     c94:	8c e4       	ldi	r24, 0x4C	; 76
     c96:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     c9a:	be 01       	movw	r22, r28
     c9c:	6f 5f       	subi	r22, 0xFF	; 255
     c9e:	7f 4f       	sbci	r23, 0xFF	; 255
     ca0:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <formatFrequency>
     ca4:	ce 01       	movw	r24, r28
     ca6:	01 96       	adiw	r24, 0x01	; 1
     ca8:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     cac:	81 e1       	ldi	r24, 0x11	; 17
     cae:	92 e0       	ldi	r25, 0x02	; 2
     cb0:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     cb4:	8d e4       	ldi	r24, 0x4D	; 77
     cb6:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     cba:	be 01       	movw	r22, r28
     cbc:	6f 5f       	subi	r22, 0xFF	; 255
     cbe:	7f 4f       	sbci	r23, 0xFF	; 255
     cc0:	0e 94 89 04 	call	0x912	; 0x912 <formatPowerFactor>
     cc4:	ce 01       	movw	r24, r28
     cc6:	01 96       	adiw	r24, 0x01	; 1
     cc8:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     ccc:	81 e2       	ldi	r24, 0x21	; 33
     cce:	92 e0       	ldi	r25, 0x02	; 2
     cd0:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     cd4:	8e e4       	ldi	r24, 0x4E	; 78
     cd6:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     cda:	be 01       	movw	r22, r28
     cdc:	6f 5f       	subi	r22, 0xFF	; 255
     cde:	7f 4f       	sbci	r23, 0xFF	; 255
     ce0:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <formatPhaseAngle>
     ce4:	ce 01       	movw	r24, r28
     ce6:	01 96       	adiw	r24, 0x01	; 1
     ce8:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     cec:	80 e3       	ldi	r24, 0x30	; 48
     cee:	92 e0       	ldi	r25, 0x02	; 2
     cf0:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     cf4:	8a e4       	ldi	r24, 0x4A	; 74
     cf6:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     cfa:	be 01       	movw	r22, r28
     cfc:	6f 5f       	subi	r22, 0xFF	; 255
     cfe:	7f 4f       	sbci	r23, 0xFF	; 255
     d00:	0e 94 6e 03 	call	0x6dc	; 0x6dc <formatPower>
     d04:	ce 01       	movw	r24, r28
     d06:	01 96       	adiw	r24, 0x01	; 1
     d08:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     d0c:	81 e4       	ldi	r24, 0x41	; 65
     d0e:	92 e0       	ldi	r25, 0x02	; 2
     d10:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     d14:	8b e4       	ldi	r24, 0x4B	; 75
     d16:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     d1a:	be 01       	movw	r22, r28
     d1c:	6f 5f       	subi	r22, 0xFF	; 255
     d1e:	7f 4f       	sbci	r23, 0xFF	; 255
     d20:	0e 94 6e 03 	call	0x6dc	; 0x6dc <formatPower>
     d24:	ce 01       	movw	r24, r28
     d26:	01 96       	adiw	r24, 0x01	; 1
     d28:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     d2c:	83 e5       	ldi	r24, 0x53	; 83
     d2e:	92 e0       	ldi	r25, 0x02	; 2
     d30:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     d34:	8f e4       	ldi	r24, 0x4F	; 79
     d36:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     d3a:	be 01       	movw	r22, r28
     d3c:	6f 5f       	subi	r22, 0xFF	; 255
     d3e:	7f 4f       	sbci	r23, 0xFF	; 255
     d40:	0e 94 6e 03 	call	0x6dc	; 0x6dc <formatPower>
     d44:	ce 01       	movw	r24, r28
     d46:	01 96       	adiw	r24, 0x01	; 1
     d48:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     d4c:	85 e6       	ldi	r24, 0x65	; 101
     d4e:	92 e0       	ldi	r25, 0x02	; 2
     d50:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
     d54:	2a 96       	adiw	r28, 0x0a	; 10
     d56:	0f b6       	in	r0, 0x3f	; 63
     d58:	f8 94       	cli
     d5a:	de bf       	out	0x3e, r29	; 62
     d5c:	0f be       	out	0x3f, r0	; 63
     d5e:	cd bf       	out	0x3d, r28	; 61
     d60:	df 91       	pop	r29
     d62:	cf 91       	pop	r28
     d64:	08 95       	ret

00000d66 <main>:
     d66:	0e 94 72 08 	call	0x10e4	; 0x10e4 <initUSART>
     d6a:	0e 94 53 00 	call	0xa6	; 0xa6 <initI2C>
     d6e:	0e 94 b7 00 	call	0x16e	; 0x16e <initLCD>
     d72:	0e 94 53 08 	call	0x10a6	; 0x10a6 <SPI_init>
     d76:	78 94       	sei
     d78:	0e 94 6b 05 	call	0xad6	; 0xad6 <setup_rf>
     d7c:	0e 94 71 01 	call	0x2e2	; 0x2e2 <pIC_Start>
     d80:	0e 94 93 05 	call	0xb26	; 0xb26 <setup_timer>
     d84:	0e 94 be 00 	call	0x17c	; 0x17c <clear_lcd>
     d88:	60 e0       	ldi	r22, 0x00	; 0
     d8a:	70 e0       	ldi	r23, 0x00	; 0
     d8c:	80 e0       	ldi	r24, 0x00	; 0
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <set_cursor>
     d94:	89 e6       	ldi	r24, 0x69	; 105
     d96:	92 e0       	ldi	r25, 0x02	; 2
     d98:	0e 94 34 01 	call	0x268	; 0x268 <lcd_print_string>
     d9c:	0e 94 a7 05 	call	0xb4e	; 0xb4e <print_power_IC_settings>
     da0:	c0 e0       	ldi	r28, 0x00	; 0
     da2:	d0 e0       	ldi	r29, 0x00	; 0
     da4:	80 91 b4 02 	lds	r24, 0x02B4	; 0x8002b4 <__data_end>
     da8:	88 23       	and	r24, r24
     daa:	e1 f3       	breq	.-8      	; 0xda4 <main+0x3e>
     dac:	0e 94 18 06 	call	0xc30	; 0xc30 <print_power_data>
     db0:	82 e4       	ldi	r24, 0x42	; 66
     db2:	0e 94 4a 01 	call	0x294	; 0x294 <get_pIC_RegValue>
     db6:	10 92 b4 02 	sts	0x02B4, r1	; 0x8002b4 <__data_end>
     dba:	c5 30       	cpi	r28, 0x05	; 5
     dbc:	d1 05       	cpc	r29, r1
     dbe:	94 f7       	brge	.-28     	; 0xda4 <main+0x3e>
     dc0:	21 96       	adiw	r28, 0x01	; 1
     dc2:	f0 cf       	rjmp	.-32     	; 0xda4 <main+0x3e>

00000dc4 <__vector_11>:

// each one second interrupt
ISR(TIMER1_COMPA_vect) {
     dc4:	1f 92       	push	r1
     dc6:	0f 92       	push	r0
     dc8:	0f b6       	in	r0, 0x3f	; 63
     dca:	0f 92       	push	r0
     dcc:	11 24       	eor	r1, r1
     dce:	8f 93       	push	r24
	send_message = true;
     dd0:	81 e0       	ldi	r24, 0x01	; 1
     dd2:	80 93 b4 02 	sts	0x02B4, r24	; 0x8002b4 <__data_end>
}
     dd6:	8f 91       	pop	r24
     dd8:	0f 90       	pop	r0
     dda:	0f be       	out	0x3f, r0	; 63
     ddc:	0f 90       	pop	r0
     dde:	1f 90       	pop	r1
     de0:	18 95       	reti

00000de2 <__vector_1>:

// nRF24L01 interrupt
ISR(INT0_vect) {
     de2:	1f 92       	push	r1
     de4:	0f 92       	push	r0
     de6:	0f b6       	in	r0, 0x3f	; 63
     de8:	0f 92       	push	r0
     dea:	11 24       	eor	r1, r1
     dec:	8f 93       	push	r24
	rf_interrupt = true;
     dee:	81 e0       	ldi	r24, 0x01	; 1
     df0:	80 93 b5 02 	sts	0x02B5, r24	; 0x8002b5 <rf_interrupt>
     df4:	8f 91       	pop	r24
     df6:	0f 90       	pop	r0
     df8:	0f be       	out	0x3f, r0	; 63
     dfa:	0f 90       	pop	r0
     dfc:	1f 90       	pop	r1
     dfe:	18 95       	reti

00000e00 <nRF24L01_init>:
    uint8_t config;
    nRF24L01_read_register(rf, CONFIG, &config, 1);
    config &= ~_BV(PRIM_RX);
    nRF24L01_write_register(rf, CONFIG, &config, 1);
    set_high(rf->ce);
}
     e00:	80 e1       	ldi	r24, 0x10	; 16
     e02:	90 e0       	ldi	r25, 0x00	; 0
     e04:	0e 94 06 09 	call	0x120c	; 0x120c <malloc>
     e08:	20 e1       	ldi	r18, 0x10	; 16
     e0a:	fc 01       	movw	r30, r24
     e0c:	11 92       	st	Z+, r1
     e0e:	2a 95       	dec	r18
     e10:	e9 f7       	brne	.-6      	; 0xe0c <nRF24L01_init+0xc>
     e12:	08 95       	ret

00000e14 <nRF24L01_send_command>:
     e14:	cf 92       	push	r12
     e16:	df 92       	push	r13
     e18:	ef 92       	push	r14
     e1a:	ff 92       	push	r15
     e1c:	0f 93       	push	r16
     e1e:	1f 93       	push	r17
     e20:	cf 93       	push	r28
     e22:	df 93       	push	r29
     e24:	7c 01       	movw	r14, r24
     e26:	86 2f       	mov	r24, r22
     e28:	6a 01       	movw	r12, r20
     e2a:	89 01       	movw	r16, r18
     e2c:	d7 01       	movw	r26, r14
     e2e:	ed 91       	ld	r30, X+
     e30:	fc 91       	ld	r31, X
     e32:	11 97       	sbiw	r26, 0x01	; 1
     e34:	90 81       	ld	r25, Z
     e36:	21 e0       	ldi	r18, 0x01	; 1
     e38:	30 e0       	ldi	r19, 0x00	; 0
     e3a:	12 96       	adiw	r26, 0x02	; 2
     e3c:	0c 90       	ld	r0, X
     e3e:	02 c0       	rjmp	.+4      	; 0xe44 <nRF24L01_send_command+0x30>
     e40:	22 0f       	add	r18, r18
     e42:	33 1f       	adc	r19, r19
     e44:	0a 94       	dec	r0
     e46:	e2 f7       	brpl	.-8      	; 0xe40 <nRF24L01_send_command+0x2c>
     e48:	20 95       	com	r18
     e4a:	29 23       	and	r18, r25
     e4c:	20 83       	st	Z, r18
     e4e:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <SPI_tradeByte>
     e52:	f7 01       	movw	r30, r14
     e54:	87 87       	std	Z+15, r24	; 0x0f
     e56:	01 15       	cp	r16, r1
     e58:	11 05       	cpc	r17, r1
     e5a:	51 f0       	breq	.+20     	; 0xe70 <nRF24L01_send_command+0x5c>
     e5c:	e6 01       	movw	r28, r12
     e5e:	0c 0d       	add	r16, r12
     e60:	1d 1d       	adc	r17, r13
     e62:	88 81       	ld	r24, Y
     e64:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <SPI_tradeByte>
     e68:	89 93       	st	Y+, r24
     e6a:	c0 17       	cp	r28, r16
     e6c:	d1 07       	cpc	r29, r17
     e6e:	c9 f7       	brne	.-14     	; 0xe62 <nRF24L01_send_command+0x4e>
     e70:	d7 01       	movw	r26, r14
     e72:	ed 91       	ld	r30, X+
     e74:	fc 91       	ld	r31, X
     e76:	11 97       	sbiw	r26, 0x01	; 1
     e78:	20 81       	ld	r18, Z
     e7a:	81 e0       	ldi	r24, 0x01	; 1
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	12 96       	adiw	r26, 0x02	; 2
     e80:	0c 90       	ld	r0, X
     e82:	12 97       	sbiw	r26, 0x02	; 2
     e84:	02 c0       	rjmp	.+4      	; 0xe8a <nRF24L01_send_command+0x76>
     e86:	88 0f       	add	r24, r24
     e88:	99 1f       	adc	r25, r25
     e8a:	0a 94       	dec	r0
     e8c:	e2 f7       	brpl	.-8      	; 0xe86 <nRF24L01_send_command+0x72>
     e8e:	82 2b       	or	r24, r18
     e90:	80 83       	st	Z, r24
     e92:	1f 96       	adiw	r26, 0x0f	; 15
     e94:	8c 91       	ld	r24, X
     e96:	df 91       	pop	r29
     e98:	cf 91       	pop	r28
     e9a:	1f 91       	pop	r17
     e9c:	0f 91       	pop	r16
     e9e:	ff 90       	pop	r15
     ea0:	ef 90       	pop	r14
     ea2:	df 90       	pop	r13
     ea4:	cf 90       	pop	r12
     ea6:	08 95       	ret

00000ea8 <nRF24L01_write_register>:
     ea8:	60 62       	ori	r22, 0x20	; 32
     eaa:	0e 94 0a 07 	call	0xe14	; 0xe14 <nRF24L01_send_command>
     eae:	08 95       	ret

00000eb0 <nRF24L01_clear_interrupts>:

void nRF24L01_clear_interrupts(nRF24L01 *rf) {
     eb0:	cf 93       	push	r28
     eb2:	df 93       	push	r29
     eb4:	1f 92       	push	r1
     eb6:	cd b7       	in	r28, 0x3d	; 61
     eb8:	de b7       	in	r29, 0x3e	; 62
    uint8_t data = _BV(RX_DR) | _BV(TX_DS) | _BV(MAX_RT);
     eba:	20 e7       	ldi	r18, 0x70	; 112
     ebc:	29 83       	std	Y+1, r18	; 0x01
    nRF24L01_write_register(rf, STATUS, &data, 1);
     ebe:	21 e0       	ldi	r18, 0x01	; 1
     ec0:	30 e0       	ldi	r19, 0x00	; 0
     ec2:	ae 01       	movw	r20, r28
     ec4:	4f 5f       	subi	r20, 0xFF	; 255
     ec6:	5f 4f       	sbci	r21, 0xFF	; 255
     ec8:	67 e0       	ldi	r22, 0x07	; 7
     eca:	0e 94 54 07 	call	0xea8	; 0xea8 <nRF24L01_write_register>
}
     ece:	0f 90       	pop	r0
     ed0:	df 91       	pop	r29
     ed2:	cf 91       	pop	r28
     ed4:	08 95       	ret

00000ed6 <nRF24L01_begin>:
    nRF24L01 *rf = malloc(sizeof(nRF24L01));
    memset(rf, 0, sizeof(nRF24L01));
    return rf;
}

void nRF24L01_begin(nRF24L01 *rf) {
     ed6:	ff 92       	push	r15
     ed8:	0f 93       	push	r16
     eda:	1f 93       	push	r17
     edc:	cf 93       	push	r28
     ede:	df 93       	push	r29
     ee0:	1f 92       	push	r1
     ee2:	cd b7       	in	r28, 0x3d	; 61
     ee4:	de b7       	in	r29, 0x3e	; 62
     ee6:	8c 01       	movw	r16, r24
        destination[i] = source[i];
}

inline static void set_as_output(gpio_pin pin) {
    volatile uint8_t *ddr = pin.port - 1;
    *ddr |= _BV(pin.pin);
     ee8:	dc 01       	movw	r26, r24
     eea:	ed 91       	ld	r30, X+
     eec:	fc 91       	ld	r31, X
     eee:	11 97       	sbiw	r26, 0x01	; 1
     ef0:	42 91       	ld	r20, -Z
     ef2:	81 e0       	ldi	r24, 0x01	; 1
     ef4:	90 e0       	ldi	r25, 0x00	; 0
     ef6:	9c 01       	movw	r18, r24
     ef8:	12 96       	adiw	r26, 0x02	; 2
     efa:	0c 90       	ld	r0, X
     efc:	12 97       	sbiw	r26, 0x02	; 2
     efe:	02 c0       	rjmp	.+4      	; 0xf04 <nRF24L01_begin+0x2e>
     f00:	22 0f       	add	r18, r18
     f02:	33 1f       	adc	r19, r19
     f04:	0a 94       	dec	r0
     f06:	e2 f7       	brpl	.-8      	; 0xf00 <nRF24L01_begin+0x2a>
     f08:	24 2b       	or	r18, r20
     f0a:	20 83       	st	Z, r18
     f0c:	13 96       	adiw	r26, 0x03	; 3
     f0e:	ed 91       	ld	r30, X+
     f10:	fc 91       	ld	r31, X
     f12:	14 97       	sbiw	r26, 0x04	; 4
     f14:	42 91       	ld	r20, -Z
     f16:	9c 01       	movw	r18, r24
     f18:	15 96       	adiw	r26, 0x05	; 5
     f1a:	0c 90       	ld	r0, X
     f1c:	15 97       	sbiw	r26, 0x05	; 5
     f1e:	02 c0       	rjmp	.+4      	; 0xf24 <nRF24L01_begin+0x4e>
     f20:	22 0f       	add	r18, r18
     f22:	33 1f       	adc	r19, r19
     f24:	0a 94       	dec	r0
     f26:	e2 f7       	brpl	.-8      	; 0xf20 <nRF24L01_begin+0x4a>
     f28:	24 2b       	or	r18, r20
     f2a:	20 83       	st	Z, r18
     f2c:	ed 91       	ld	r30, X+
     f2e:	fc 91       	ld	r31, X
     f30:	11 97       	sbiw	r26, 0x01	; 1
    volatile uint8_t *ddr = pin.port - 1;
    *ddr &= ~_BV(pin.pin);
}

inline static void set_high(gpio_pin pin) {
    *pin.port |= _BV(pin.pin);
     f32:	40 81       	ld	r20, Z
     f34:	9c 01       	movw	r18, r24
     f36:	12 96       	adiw	r26, 0x02	; 2
     f38:	0c 90       	ld	r0, X
     f3a:	12 97       	sbiw	r26, 0x02	; 2
     f3c:	02 c0       	rjmp	.+4      	; 0xf42 <nRF24L01_begin+0x6c>
     f3e:	22 0f       	add	r18, r18
     f40:	33 1f       	adc	r19, r19
     f42:	0a 94       	dec	r0
     f44:	e2 f7       	brpl	.-8      	; 0xf3e <nRF24L01_begin+0x68>
     f46:	24 2b       	or	r18, r20
     f48:	20 83       	st	Z, r18
     f4a:	13 96       	adiw	r26, 0x03	; 3
     f4c:	ed 91       	ld	r30, X+
     f4e:	fc 91       	ld	r31, X
     f50:	14 97       	sbiw	r26, 0x04	; 4
}

inline static void set_low(gpio_pin pin) {
    *pin.port &= ~_BV(pin.pin);
     f52:	30 81       	ld	r19, Z
     f54:	ac 01       	movw	r20, r24
     f56:	15 96       	adiw	r26, 0x05	; 5
     f58:	0c 90       	ld	r0, X
     f5a:	15 97       	sbiw	r26, 0x05	; 5
     f5c:	02 c0       	rjmp	.+4      	; 0xf62 <nRF24L01_begin+0x8c>
     f5e:	44 0f       	add	r20, r20
     f60:	55 1f       	adc	r21, r21
     f62:	0a 94       	dec	r0
     f64:	e2 f7       	brpl	.-8      	; 0xf5e <nRF24L01_begin+0x88>
     f66:	24 2f       	mov	r18, r20
     f68:	20 95       	com	r18
     f6a:	23 23       	and	r18, r19
     f6c:	20 83       	st	Z, r18
        destination[i] = source[i];
}

inline static void set_as_output(gpio_pin pin) {
    volatile uint8_t *ddr = pin.port - 1;
    *ddr |= _BV(pin.pin);
     f6e:	16 96       	adiw	r26, 0x06	; 6
     f70:	ed 91       	ld	r30, X+
     f72:	fc 91       	ld	r31, X
     f74:	17 97       	sbiw	r26, 0x07	; 7
     f76:	42 91       	ld	r20, -Z
     f78:	9c 01       	movw	r18, r24
     f7a:	18 96       	adiw	r26, 0x08	; 8
     f7c:	0c 90       	ld	r0, X
     f7e:	18 97       	sbiw	r26, 0x08	; 8
     f80:	02 c0       	rjmp	.+4      	; 0xf86 <nRF24L01_begin+0xb0>
     f82:	22 0f       	add	r18, r18
     f84:	33 1f       	adc	r19, r19
     f86:	0a 94       	dec	r0
     f88:	e2 f7       	brpl	.-8      	; 0xf82 <nRF24L01_begin+0xac>
     f8a:	24 2b       	or	r18, r20
     f8c:	20 83       	st	Z, r18
     f8e:	19 96       	adiw	r26, 0x09	; 9
     f90:	ed 91       	ld	r30, X+
     f92:	fc 91       	ld	r31, X
     f94:	1a 97       	sbiw	r26, 0x0a	; 10
     f96:	42 91       	ld	r20, -Z
     f98:	9c 01       	movw	r18, r24
     f9a:	1b 96       	adiw	r26, 0x0b	; 11
     f9c:	0c 90       	ld	r0, X
     f9e:	1b 97       	sbiw	r26, 0x0b	; 11
     fa0:	02 c0       	rjmp	.+4      	; 0xfa6 <nRF24L01_begin+0xd0>
     fa2:	22 0f       	add	r18, r18
     fa4:	33 1f       	adc	r19, r19
     fa6:	0a 94       	dec	r0
     fa8:	e2 f7       	brpl	.-8      	; 0xfa2 <nRF24L01_begin+0xcc>
     faa:	24 2b       	or	r18, r20
     fac:	20 83       	st	Z, r18
}

inline static void set_as_input(gpio_pin pin) {
    volatile uint8_t *ddr = pin.port - 1;
    *ddr &= ~_BV(pin.pin);
     fae:	1c 96       	adiw	r26, 0x0c	; 12
     fb0:	ed 91       	ld	r30, X+
     fb2:	fc 91       	ld	r31, X
     fb4:	1d 97       	sbiw	r26, 0x0d	; 13
     fb6:	22 91       	ld	r18, -Z
     fb8:	1e 96       	adiw	r26, 0x0e	; 14
     fba:	0c 90       	ld	r0, X
     fbc:	02 c0       	rjmp	.+4      	; 0xfc2 <nRF24L01_begin+0xec>
     fbe:	88 0f       	add	r24, r24
     fc0:	99 1f       	adc	r25, r25
     fc2:	0a 94       	dec	r0
     fc4:	e2 f7       	brpl	.-8      	; 0xfbe <nRF24L01_begin+0xe8>
     fc6:	80 95       	com	r24
     fc8:	82 23       	and	r24, r18
     fca:	80 83       	st	Z, r24
	// MISO pin automatically overrides to input
	set_as_output(rf->sck);
	set_as_output(rf->mosi);
	set_as_input(rf->miso);
	
	if(!((SPCR >> MSTR)&0x01)) SPI_init();
     fcc:	0c b4       	in	r0, 0x2c	; 44
     fce:	04 fe       	sbrs	r0, 4
     fd0:	0e 94 53 08 	call	0x10a6	; 0x10a6 <SPI_init>

    nRF24L01_send_command(rf, FLUSH_RX, NULL, 0);
     fd4:	20 e0       	ldi	r18, 0x00	; 0
     fd6:	30 e0       	ldi	r19, 0x00	; 0
     fd8:	40 e0       	ldi	r20, 0x00	; 0
     fda:	50 e0       	ldi	r21, 0x00	; 0
     fdc:	62 ee       	ldi	r22, 0xE2	; 226
     fde:	c8 01       	movw	r24, r16
     fe0:	0e 94 0a 07 	call	0xe14	; 0xe14 <nRF24L01_send_command>
    nRF24L01_send_command(rf, FLUSH_TX, NULL, 0);
     fe4:	20 e0       	ldi	r18, 0x00	; 0
     fe6:	30 e0       	ldi	r19, 0x00	; 0
     fe8:	40 e0       	ldi	r20, 0x00	; 0
     fea:	50 e0       	ldi	r21, 0x00	; 0
     fec:	61 ee       	ldi	r22, 0xE1	; 225
     fee:	c8 01       	movw	r24, r16
     ff0:	0e 94 0a 07 	call	0xe14	; 0xe14 <nRF24L01_send_command>
    nRF24L01_clear_interrupts(rf);
     ff4:	c8 01       	movw	r24, r16
     ff6:	0e 94 58 07 	call	0xeb0	; 0xeb0 <nRF24L01_clear_interrupts>

    uint8_t data;
    data = _BV(EN_CRC) | _BV(CRCO) | _BV(PWR_UP) | _BV(PRIM_RX);
     ffa:	8f e0       	ldi	r24, 0x0F	; 15
     ffc:	89 83       	std	Y+1, r24	; 0x01
    nRF24L01_write_register(rf, CONFIG, &data, 1);
     ffe:	21 e0       	ldi	r18, 0x01	; 1
    1000:	30 e0       	ldi	r19, 0x00	; 0
    1002:	ae 01       	movw	r20, r28
    1004:	4f 5f       	subi	r20, 0xFF	; 255
    1006:	5f 4f       	sbci	r21, 0xFF	; 255
    1008:	60 e0       	ldi	r22, 0x00	; 0
    100a:	c8 01       	movw	r24, r16
    100c:	0e 94 54 07 	call	0xea8	; 0xea8 <nRF24L01_write_register>

    // enable Auto Acknowlegde on all pipes
    data = _BV(ENAA_P0) | _BV(ENAA_P1) | _BV(ENAA_P2)
    1010:	0f 2e       	mov	r0, r31
    1012:	ff e3       	ldi	r31, 0x3F	; 63
    1014:	ff 2e       	mov	r15, r31
    1016:	f0 2d       	mov	r31, r0
    1018:	f9 82       	std	Y+1, r15	; 0x01
         | _BV(ENAA_P3) | _BV(ENAA_P4) | _BV(ENAA_P5);
    nRF24L01_write_register(rf, EN_AA, &data, 1);
    101a:	21 e0       	ldi	r18, 0x01	; 1
    101c:	30 e0       	ldi	r19, 0x00	; 0
    101e:	ae 01       	movw	r20, r28
    1020:	4f 5f       	subi	r20, 0xFF	; 255
    1022:	5f 4f       	sbci	r21, 0xFF	; 255
    1024:	61 e0       	ldi	r22, 0x01	; 1
    1026:	c8 01       	movw	r24, r16
    1028:	0e 94 54 07 	call	0xea8	; 0xea8 <nRF24L01_write_register>
	
	//set to low power: 0x09
	data = 0x09;
    102c:	89 e0       	ldi	r24, 0x09	; 9
    102e:	89 83       	std	Y+1, r24	; 0x01
	nRF24L01_write_register(rf, RF_SETUP, &data, 1);
    1030:	21 e0       	ldi	r18, 0x01	; 1
    1032:	30 e0       	ldi	r19, 0x00	; 0
    1034:	ae 01       	movw	r20, r28
    1036:	4f 5f       	subi	r20, 0xFF	; 255
    1038:	5f 4f       	sbci	r21, 0xFF	; 255
    103a:	66 e0       	ldi	r22, 0x06	; 6
    103c:	c8 01       	movw	r24, r16
    103e:	0e 94 54 07 	call	0xea8	; 0xea8 <nRF24L01_write_register>
	
	//Change channel to 0x60
	data = 0x60;
    1042:	80 e6       	ldi	r24, 0x60	; 96
    1044:	89 83       	std	Y+1, r24	; 0x01
	nRF24L01_write_register(rf, RF_CH, &data, 1);
    1046:	21 e0       	ldi	r18, 0x01	; 1
    1048:	30 e0       	ldi	r19, 0x00	; 0
    104a:	ae 01       	movw	r20, r28
    104c:	4f 5f       	subi	r20, 0xFF	; 255
    104e:	5f 4f       	sbci	r21, 0xFF	; 255
    1050:	65 e0       	ldi	r22, 0x05	; 5
    1052:	c8 01       	movw	r24, r16
    1054:	0e 94 54 07 	call	0xea8	; 0xea8 <nRF24L01_write_register>

    // enable Dynamic Payload on all pipes
    data = _BV(DPL_P0) | _BV(DPL_P1) | _BV(DPL_P2)
    1058:	f9 82       	std	Y+1, r15	; 0x01
         | _BV(DPL_P3) | _BV(DPL_P4) | _BV(DPL_P5);
    nRF24L01_write_register(rf, DYNPD, &data, 1);
    105a:	21 e0       	ldi	r18, 0x01	; 1
    105c:	30 e0       	ldi	r19, 0x00	; 0
    105e:	ae 01       	movw	r20, r28
    1060:	4f 5f       	subi	r20, 0xFF	; 255
    1062:	5f 4f       	sbci	r21, 0xFF	; 255
    1064:	6c e1       	ldi	r22, 0x1C	; 28
    1066:	c8 01       	movw	r24, r16
    1068:	0e 94 54 07 	call	0xea8	; 0xea8 <nRF24L01_write_register>

    // enable Dynamic Payload (global)
    data = _BV(EN_DPL);
    106c:	84 e0       	ldi	r24, 0x04	; 4
    106e:	89 83       	std	Y+1, r24	; 0x01
    nRF24L01_write_register(rf, FEATURE, &data, 1);
    1070:	21 e0       	ldi	r18, 0x01	; 1
    1072:	30 e0       	ldi	r19, 0x00	; 0
    1074:	ae 01       	movw	r20, r28
    1076:	4f 5f       	subi	r20, 0xFF	; 255
    1078:	5f 4f       	sbci	r21, 0xFF	; 255
    107a:	6d e1       	ldi	r22, 0x1D	; 29
    107c:	c8 01       	movw	r24, r16
    107e:	0e 94 54 07 	call	0xea8	; 0xea8 <nRF24L01_write_register>

    // disable all rx addresses except pipe 1
    data = 0x01;
    1082:	81 e0       	ldi	r24, 0x01	; 1
    1084:	89 83       	std	Y+1, r24	; 0x01
    nRF24L01_write_register(rf, EN_RXADDR, &data, 1);
    1086:	21 e0       	ldi	r18, 0x01	; 1
    1088:	30 e0       	ldi	r19, 0x00	; 0
    108a:	ae 01       	movw	r20, r28
    108c:	4f 5f       	subi	r20, 0xFF	; 255
    108e:	5f 4f       	sbci	r21, 0xFF	; 255
    1090:	62 e0       	ldi	r22, 0x02	; 2
    1092:	c8 01       	movw	r24, r16
    1094:	0e 94 54 07 	call	0xea8	; 0xea8 <nRF24L01_write_register>
}
    1098:	0f 90       	pop	r0
    109a:	df 91       	pop	r29
    109c:	cf 91       	pop	r28
    109e:	1f 91       	pop	r17
    10a0:	0f 91       	pop	r16
    10a2:	ff 90       	pop	r15
    10a4:	08 95       	ret

000010a6 <SPI_init>:

#include "SPI.h"

void SPI_init(void){
	// set as master
	SPCR |= _BV(MSTR);
    10a6:	8c b5       	in	r24, 0x2c	; 44
    10a8:	80 61       	ori	r24, 0x10	; 16
    10aa:	8c bd       	out	0x2c, r24	; 44
	// enable SPI
	SPCR |= _BV(SPE);
    10ac:	8c b5       	in	r24, 0x2c	; 44
    10ae:	80 64       	ori	r24, 0x40	; 64
    10b0:	8c bd       	out	0x2c, r24	; 44
	// SPI mode 0: Clock Polarity CPOL = 0, Clock Phase CPHA = 0
	SPCR &= ~_BV(CPOL);
    10b2:	8c b5       	in	r24, 0x2c	; 44
    10b4:	87 7f       	andi	r24, 0xF7	; 247
    10b6:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~_BV(CPHA);
    10b8:	8c b5       	in	r24, 0x2c	; 44
    10ba:	8b 7f       	andi	r24, 0xFB	; 251
    10bc:	8c bd       	out	0x2c, r24	; 44
	// Clock 2X speed
	//SPCR &= ~_BV(SPR0);
	SPCR |=_BV(SPR0);
    10be:	8c b5       	in	r24, 0x2c	; 44
    10c0:	81 60       	ori	r24, 0x01	; 1
    10c2:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~_BV(SPR1);
    10c4:	8c b5       	in	r24, 0x2c	; 44
    10c6:	8d 7f       	andi	r24, 0xFD	; 253
    10c8:	8c bd       	out	0x2c, r24	; 44
	//SPSR |= _BV(SPI2X);
	SPSR &= ~_BV(SPI2X);
    10ca:	8d b5       	in	r24, 0x2d	; 45
    10cc:	8e 7f       	andi	r24, 0xFE	; 254
    10ce:	8d bd       	out	0x2d, r24	; 45
	// most significant first (MSB)
	SPCR &= ~_BV(DORD);
    10d0:	8c b5       	in	r24, 0x2c	; 44
    10d2:	8f 7d       	andi	r24, 0xDF	; 223
    10d4:	8c bd       	out	0x2c, r24	; 44
    10d6:	08 95       	ret

000010d8 <SPI_tradeByte>:
}

uint8_t SPI_tradeByte(uint8_t byte) {
	SPDR = byte;                       /* SPI starts sending immediately */
    10d8:	8e bd       	out	0x2e, r24	; 46
	//loop_until_bit_is_set(SPSR, SPIF);                /* wait until done */
	while (!(SPSR & _BV(SPIF)));
    10da:	0d b4       	in	r0, 0x2d	; 45
    10dc:	07 fe       	sbrs	r0, 7
    10de:	fd cf       	rjmp	.-6      	; 0x10da <SPI_tradeByte+0x2>
	/* SPDR now contains the received byte */
	return SPDR;
    10e0:	8e b5       	in	r24, 0x2e	; 46
    10e2:	08 95       	ret

000010e4 <initUSART>:
    if (bit_is_set(byte, bit))
      transmitByte('1');
    else
      transmitByte('0');
  }
}
    10e4:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
    10e8:	83 e3       	ldi	r24, 0x33	; 51
    10ea:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
    10ee:	e0 ec       	ldi	r30, 0xC0	; 192
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	80 81       	ld	r24, Z
    10f4:	8d 7f       	andi	r24, 0xFD	; 253
    10f6:	80 83       	st	Z, r24
    10f8:	88 e1       	ldi	r24, 0x18	; 24
    10fa:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    10fe:	86 e0       	ldi	r24, 0x06	; 6
    1100:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
    1104:	08 95       	ret

00001106 <transmitByte>:
    1106:	e0 ec       	ldi	r30, 0xC0	; 192
    1108:	f0 e0       	ldi	r31, 0x00	; 0
    110a:	90 81       	ld	r25, Z
    110c:	95 ff       	sbrs	r25, 5
    110e:	fd cf       	rjmp	.-6      	; 0x110a <transmitByte+0x4>
    1110:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    1114:	08 95       	ret

00001116 <printString>:
    1116:	0f 93       	push	r16
    1118:	1f 93       	push	r17
    111a:	cf 93       	push	r28
    111c:	fc 01       	movw	r30, r24
    111e:	80 81       	ld	r24, Z
    1120:	88 23       	and	r24, r24
    1122:	59 f0       	breq	.+22     	; 0x113a <printString+0x24>
    1124:	8f 01       	movw	r16, r30
    1126:	c0 e0       	ldi	r28, 0x00	; 0
    1128:	0e 94 83 08 	call	0x1106	; 0x1106 <transmitByte>
    112c:	cf 5f       	subi	r28, 0xFF	; 255
    112e:	f8 01       	movw	r30, r16
    1130:	ec 0f       	add	r30, r28
    1132:	f1 1d       	adc	r31, r1
    1134:	80 81       	ld	r24, Z
    1136:	81 11       	cpse	r24, r1
    1138:	f7 cf       	rjmp	.-18     	; 0x1128 <printString+0x12>
    113a:	cf 91       	pop	r28
    113c:	1f 91       	pop	r17
    113e:	0f 91       	pop	r16
    1140:	08 95       	ret

00001142 <nibbleToHexCharacter>:

char nibbleToHexCharacter(uint8_t nibble) {
                                   /* Converts 4 bits into hexadecimal */
  if (nibble < 10) {
    1142:	8a 30       	cpi	r24, 0x0A	; 10
    1144:	10 f4       	brcc	.+4      	; 0x114a <nibbleToHexCharacter+0x8>
    return ('0' + nibble);
    1146:	80 5d       	subi	r24, 0xD0	; 208
    1148:	08 95       	ret
  }
  else {
    return ('A' + nibble - 10);
    114a:	89 5c       	subi	r24, 0xC9	; 201
  }
}
    114c:	08 95       	ret

0000114e <printHexByte>:

void printHexByte(uint8_t byte) {
    114e:	cf 93       	push	r28
    1150:	c8 2f       	mov	r28, r24
	/* Prints a byte as its hexadecimal equivalent */
	transmitByte('0');
    1152:	80 e3       	ldi	r24, 0x30	; 48
    1154:	0e 94 83 08 	call	0x1106	; 0x1106 <transmitByte>
	transmitByte('x');
    1158:	88 e7       	ldi	r24, 0x78	; 120
    115a:	0e 94 83 08 	call	0x1106	; 0x1106 <transmitByte>
	uint8_t nibble;
	nibble = (byte & 0xF0) >> 4;
	transmitByte(nibbleToHexCharacter(nibble));
    115e:	8c 2f       	mov	r24, r28
    1160:	82 95       	swap	r24
    1162:	8f 70       	andi	r24, 0x0F	; 15
    1164:	0e 94 a1 08 	call	0x1142	; 0x1142 <nibbleToHexCharacter>
    1168:	0e 94 83 08 	call	0x1106	; 0x1106 <transmitByte>
	nibble = byte & 0x0F;
	transmitByte(nibbleToHexCharacter(nibble));
    116c:	8c 2f       	mov	r24, r28
    116e:	8f 70       	andi	r24, 0x0F	; 15
    1170:	0e 94 a1 08 	call	0x1142	; 0x1142 <nibbleToHexCharacter>
    1174:	0e 94 83 08 	call	0x1106	; 0x1106 <transmitByte>
	transmitByte('H');
    1178:	88 e4       	ldi	r24, 0x48	; 72
    117a:	0e 94 83 08 	call	0x1106	; 0x1106 <transmitByte>
}
    117e:	cf 91       	pop	r28
    1180:	08 95       	ret

00001182 <printHexWord>:
	  transmitByte('0' + ((word / 100) % 10));                 /* Hundreds */
	  transmitByte('0' + ((word / 10) % 10));                      /* Tens */
	  transmitByte('0' + (word % 10));                             /* Ones */
}

void printHexWord(uint16_t word){
    1182:	cf 93       	push	r28
    1184:	c8 2f       	mov	r28, r24
	printHexByte(word>>8);
    1186:	89 2f       	mov	r24, r25
    1188:	0e 94 a7 08 	call	0x114e	; 0x114e <printHexByte>
	printHexByte(word & ~(0xff<<8));
    118c:	8c 2f       	mov	r24, r28
    118e:	0e 94 a7 08 	call	0x114e	; 0x114e <printHexByte>
	printString("H");
    1192:	81 eb       	ldi	r24, 0xB1	; 177
    1194:	92 e0       	ldi	r25, 0x02	; 2
    1196:	0e 94 8b 08 	call	0x1116	; 0x1116 <printString>
	
}
    119a:	cf 91       	pop	r28
    119c:	08 95       	ret

0000119e <__divmodhi4>:
    119e:	97 fb       	bst	r25, 7
    11a0:	07 2e       	mov	r0, r23
    11a2:	16 f4       	brtc	.+4      	; 0x11a8 <__divmodhi4+0xa>
    11a4:	00 94       	com	r0
    11a6:	07 d0       	rcall	.+14     	; 0x11b6 <__divmodhi4_neg1>
    11a8:	77 fd       	sbrc	r23, 7
    11aa:	09 d0       	rcall	.+18     	; 0x11be <__divmodhi4_neg2>
    11ac:	0e 94 f2 08 	call	0x11e4	; 0x11e4 <__udivmodhi4>
    11b0:	07 fc       	sbrc	r0, 7
    11b2:	05 d0       	rcall	.+10     	; 0x11be <__divmodhi4_neg2>
    11b4:	3e f4       	brtc	.+14     	; 0x11c4 <__divmodhi4_exit>

000011b6 <__divmodhi4_neg1>:
    11b6:	90 95       	com	r25
    11b8:	81 95       	neg	r24
    11ba:	9f 4f       	sbci	r25, 0xFF	; 255
    11bc:	08 95       	ret

000011be <__divmodhi4_neg2>:
    11be:	70 95       	com	r23
    11c0:	61 95       	neg	r22
    11c2:	7f 4f       	sbci	r23, 0xFF	; 255

000011c4 <__divmodhi4_exit>:
    11c4:	08 95       	ret

000011c6 <__umulhisi3>:
    11c6:	a2 9f       	mul	r26, r18
    11c8:	b0 01       	movw	r22, r0
    11ca:	b3 9f       	mul	r27, r19
    11cc:	c0 01       	movw	r24, r0
    11ce:	a3 9f       	mul	r26, r19
    11d0:	70 0d       	add	r23, r0
    11d2:	81 1d       	adc	r24, r1
    11d4:	11 24       	eor	r1, r1
    11d6:	91 1d       	adc	r25, r1
    11d8:	b2 9f       	mul	r27, r18
    11da:	70 0d       	add	r23, r0
    11dc:	81 1d       	adc	r24, r1
    11de:	11 24       	eor	r1, r1
    11e0:	91 1d       	adc	r25, r1
    11e2:	08 95       	ret

000011e4 <__udivmodhi4>:
    11e4:	aa 1b       	sub	r26, r26
    11e6:	bb 1b       	sub	r27, r27
    11e8:	51 e1       	ldi	r21, 0x11	; 17
    11ea:	07 c0       	rjmp	.+14     	; 0x11fa <__udivmodhi4_ep>

000011ec <__udivmodhi4_loop>:
    11ec:	aa 1f       	adc	r26, r26
    11ee:	bb 1f       	adc	r27, r27
    11f0:	a6 17       	cp	r26, r22
    11f2:	b7 07       	cpc	r27, r23
    11f4:	10 f0       	brcs	.+4      	; 0x11fa <__udivmodhi4_ep>
    11f6:	a6 1b       	sub	r26, r22
    11f8:	b7 0b       	sbc	r27, r23

000011fa <__udivmodhi4_ep>:
    11fa:	88 1f       	adc	r24, r24
    11fc:	99 1f       	adc	r25, r25
    11fe:	5a 95       	dec	r21
    1200:	a9 f7       	brne	.-22     	; 0x11ec <__udivmodhi4_loop>
    1202:	80 95       	com	r24
    1204:	90 95       	com	r25
    1206:	bc 01       	movw	r22, r24
    1208:	cd 01       	movw	r24, r26
    120a:	08 95       	ret

0000120c <malloc>:
    120c:	0f 93       	push	r16
    120e:	1f 93       	push	r17
    1210:	cf 93       	push	r28
    1212:	df 93       	push	r29
    1214:	82 30       	cpi	r24, 0x02	; 2
    1216:	91 05       	cpc	r25, r1
    1218:	10 f4       	brcc	.+4      	; 0x121e <malloc+0x12>
    121a:	82 e0       	ldi	r24, 0x02	; 2
    121c:	90 e0       	ldi	r25, 0x00	; 0
    121e:	e0 91 b8 02 	lds	r30, 0x02B8	; 0x8002b8 <__flp>
    1222:	f0 91 b9 02 	lds	r31, 0x02B9	; 0x8002b9 <__flp+0x1>
    1226:	20 e0       	ldi	r18, 0x00	; 0
    1228:	30 e0       	ldi	r19, 0x00	; 0
    122a:	a0 e0       	ldi	r26, 0x00	; 0
    122c:	b0 e0       	ldi	r27, 0x00	; 0
    122e:	30 97       	sbiw	r30, 0x00	; 0
    1230:	19 f1       	breq	.+70     	; 0x1278 <malloc+0x6c>
    1232:	40 81       	ld	r20, Z
    1234:	51 81       	ldd	r21, Z+1	; 0x01
    1236:	02 81       	ldd	r16, Z+2	; 0x02
    1238:	13 81       	ldd	r17, Z+3	; 0x03
    123a:	48 17       	cp	r20, r24
    123c:	59 07       	cpc	r21, r25
    123e:	c8 f0       	brcs	.+50     	; 0x1272 <malloc+0x66>
    1240:	84 17       	cp	r24, r20
    1242:	95 07       	cpc	r25, r21
    1244:	69 f4       	brne	.+26     	; 0x1260 <malloc+0x54>
    1246:	10 97       	sbiw	r26, 0x00	; 0
    1248:	31 f0       	breq	.+12     	; 0x1256 <malloc+0x4a>
    124a:	12 96       	adiw	r26, 0x02	; 2
    124c:	0c 93       	st	X, r16
    124e:	12 97       	sbiw	r26, 0x02	; 2
    1250:	13 96       	adiw	r26, 0x03	; 3
    1252:	1c 93       	st	X, r17
    1254:	27 c0       	rjmp	.+78     	; 0x12a4 <malloc+0x98>
    1256:	00 93 b8 02 	sts	0x02B8, r16	; 0x8002b8 <__flp>
    125a:	10 93 b9 02 	sts	0x02B9, r17	; 0x8002b9 <__flp+0x1>
    125e:	22 c0       	rjmp	.+68     	; 0x12a4 <malloc+0x98>
    1260:	21 15       	cp	r18, r1
    1262:	31 05       	cpc	r19, r1
    1264:	19 f0       	breq	.+6      	; 0x126c <malloc+0x60>
    1266:	42 17       	cp	r20, r18
    1268:	53 07       	cpc	r21, r19
    126a:	18 f4       	brcc	.+6      	; 0x1272 <malloc+0x66>
    126c:	9a 01       	movw	r18, r20
    126e:	bd 01       	movw	r22, r26
    1270:	ef 01       	movw	r28, r30
    1272:	df 01       	movw	r26, r30
    1274:	f8 01       	movw	r30, r16
    1276:	db cf       	rjmp	.-74     	; 0x122e <malloc+0x22>
    1278:	21 15       	cp	r18, r1
    127a:	31 05       	cpc	r19, r1
    127c:	f9 f0       	breq	.+62     	; 0x12bc <malloc+0xb0>
    127e:	28 1b       	sub	r18, r24
    1280:	39 0b       	sbc	r19, r25
    1282:	24 30       	cpi	r18, 0x04	; 4
    1284:	31 05       	cpc	r19, r1
    1286:	80 f4       	brcc	.+32     	; 0x12a8 <malloc+0x9c>
    1288:	8a 81       	ldd	r24, Y+2	; 0x02
    128a:	9b 81       	ldd	r25, Y+3	; 0x03
    128c:	61 15       	cp	r22, r1
    128e:	71 05       	cpc	r23, r1
    1290:	21 f0       	breq	.+8      	; 0x129a <malloc+0x8e>
    1292:	fb 01       	movw	r30, r22
    1294:	93 83       	std	Z+3, r25	; 0x03
    1296:	82 83       	std	Z+2, r24	; 0x02
    1298:	04 c0       	rjmp	.+8      	; 0x12a2 <malloc+0x96>
    129a:	90 93 b9 02 	sts	0x02B9, r25	; 0x8002b9 <__flp+0x1>
    129e:	80 93 b8 02 	sts	0x02B8, r24	; 0x8002b8 <__flp>
    12a2:	fe 01       	movw	r30, r28
    12a4:	32 96       	adiw	r30, 0x02	; 2
    12a6:	44 c0       	rjmp	.+136    	; 0x1330 <malloc+0x124>
    12a8:	fe 01       	movw	r30, r28
    12aa:	e2 0f       	add	r30, r18
    12ac:	f3 1f       	adc	r31, r19
    12ae:	81 93       	st	Z+, r24
    12b0:	91 93       	st	Z+, r25
    12b2:	22 50       	subi	r18, 0x02	; 2
    12b4:	31 09       	sbc	r19, r1
    12b6:	39 83       	std	Y+1, r19	; 0x01
    12b8:	28 83       	st	Y, r18
    12ba:	3a c0       	rjmp	.+116    	; 0x1330 <malloc+0x124>
    12bc:	20 91 b6 02 	lds	r18, 0x02B6	; 0x8002b6 <__brkval>
    12c0:	30 91 b7 02 	lds	r19, 0x02B7	; 0x8002b7 <__brkval+0x1>
    12c4:	23 2b       	or	r18, r19
    12c6:	41 f4       	brne	.+16     	; 0x12d8 <malloc+0xcc>
    12c8:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    12cc:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    12d0:	30 93 b7 02 	sts	0x02B7, r19	; 0x8002b7 <__brkval+0x1>
    12d4:	20 93 b6 02 	sts	0x02B6, r18	; 0x8002b6 <__brkval>
    12d8:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    12dc:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
    12e0:	21 15       	cp	r18, r1
    12e2:	31 05       	cpc	r19, r1
    12e4:	41 f4       	brne	.+16     	; 0x12f6 <malloc+0xea>
    12e6:	2d b7       	in	r18, 0x3d	; 61
    12e8:	3e b7       	in	r19, 0x3e	; 62
    12ea:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    12ee:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    12f2:	24 1b       	sub	r18, r20
    12f4:	35 0b       	sbc	r19, r21
    12f6:	e0 91 b6 02 	lds	r30, 0x02B6	; 0x8002b6 <__brkval>
    12fa:	f0 91 b7 02 	lds	r31, 0x02B7	; 0x8002b7 <__brkval+0x1>
    12fe:	e2 17       	cp	r30, r18
    1300:	f3 07       	cpc	r31, r19
    1302:	a0 f4       	brcc	.+40     	; 0x132c <malloc+0x120>
    1304:	2e 1b       	sub	r18, r30
    1306:	3f 0b       	sbc	r19, r31
    1308:	28 17       	cp	r18, r24
    130a:	39 07       	cpc	r19, r25
    130c:	78 f0       	brcs	.+30     	; 0x132c <malloc+0x120>
    130e:	ac 01       	movw	r20, r24
    1310:	4e 5f       	subi	r20, 0xFE	; 254
    1312:	5f 4f       	sbci	r21, 0xFF	; 255
    1314:	24 17       	cp	r18, r20
    1316:	35 07       	cpc	r19, r21
    1318:	48 f0       	brcs	.+18     	; 0x132c <malloc+0x120>
    131a:	4e 0f       	add	r20, r30
    131c:	5f 1f       	adc	r21, r31
    131e:	50 93 b7 02 	sts	0x02B7, r21	; 0x8002b7 <__brkval+0x1>
    1322:	40 93 b6 02 	sts	0x02B6, r20	; 0x8002b6 <__brkval>
    1326:	81 93       	st	Z+, r24
    1328:	91 93       	st	Z+, r25
    132a:	02 c0       	rjmp	.+4      	; 0x1330 <malloc+0x124>
    132c:	e0 e0       	ldi	r30, 0x00	; 0
    132e:	f0 e0       	ldi	r31, 0x00	; 0
    1330:	cf 01       	movw	r24, r30
    1332:	df 91       	pop	r29
    1334:	cf 91       	pop	r28
    1336:	1f 91       	pop	r17
    1338:	0f 91       	pop	r16
    133a:	08 95       	ret

0000133c <free>:
    133c:	cf 93       	push	r28
    133e:	df 93       	push	r29
    1340:	00 97       	sbiw	r24, 0x00	; 0
    1342:	09 f4       	brne	.+2      	; 0x1346 <free+0xa>
    1344:	81 c0       	rjmp	.+258    	; 0x1448 <free+0x10c>
    1346:	fc 01       	movw	r30, r24
    1348:	32 97       	sbiw	r30, 0x02	; 2
    134a:	13 82       	std	Z+3, r1	; 0x03
    134c:	12 82       	std	Z+2, r1	; 0x02
    134e:	a0 91 b8 02 	lds	r26, 0x02B8	; 0x8002b8 <__flp>
    1352:	b0 91 b9 02 	lds	r27, 0x02B9	; 0x8002b9 <__flp+0x1>
    1356:	10 97       	sbiw	r26, 0x00	; 0
    1358:	81 f4       	brne	.+32     	; 0x137a <free+0x3e>
    135a:	20 81       	ld	r18, Z
    135c:	31 81       	ldd	r19, Z+1	; 0x01
    135e:	82 0f       	add	r24, r18
    1360:	93 1f       	adc	r25, r19
    1362:	20 91 b6 02 	lds	r18, 0x02B6	; 0x8002b6 <__brkval>
    1366:	30 91 b7 02 	lds	r19, 0x02B7	; 0x8002b7 <__brkval+0x1>
    136a:	28 17       	cp	r18, r24
    136c:	39 07       	cpc	r19, r25
    136e:	51 f5       	brne	.+84     	; 0x13c4 <free+0x88>
    1370:	f0 93 b7 02 	sts	0x02B7, r31	; 0x8002b7 <__brkval+0x1>
    1374:	e0 93 b6 02 	sts	0x02B6, r30	; 0x8002b6 <__brkval>
    1378:	67 c0       	rjmp	.+206    	; 0x1448 <free+0x10c>
    137a:	ed 01       	movw	r28, r26
    137c:	20 e0       	ldi	r18, 0x00	; 0
    137e:	30 e0       	ldi	r19, 0x00	; 0
    1380:	ce 17       	cp	r28, r30
    1382:	df 07       	cpc	r29, r31
    1384:	40 f4       	brcc	.+16     	; 0x1396 <free+0x5a>
    1386:	4a 81       	ldd	r20, Y+2	; 0x02
    1388:	5b 81       	ldd	r21, Y+3	; 0x03
    138a:	9e 01       	movw	r18, r28
    138c:	41 15       	cp	r20, r1
    138e:	51 05       	cpc	r21, r1
    1390:	f1 f0       	breq	.+60     	; 0x13ce <free+0x92>
    1392:	ea 01       	movw	r28, r20
    1394:	f5 cf       	rjmp	.-22     	; 0x1380 <free+0x44>
    1396:	d3 83       	std	Z+3, r29	; 0x03
    1398:	c2 83       	std	Z+2, r28	; 0x02
    139a:	40 81       	ld	r20, Z
    139c:	51 81       	ldd	r21, Z+1	; 0x01
    139e:	84 0f       	add	r24, r20
    13a0:	95 1f       	adc	r25, r21
    13a2:	c8 17       	cp	r28, r24
    13a4:	d9 07       	cpc	r29, r25
    13a6:	59 f4       	brne	.+22     	; 0x13be <free+0x82>
    13a8:	88 81       	ld	r24, Y
    13aa:	99 81       	ldd	r25, Y+1	; 0x01
    13ac:	84 0f       	add	r24, r20
    13ae:	95 1f       	adc	r25, r21
    13b0:	02 96       	adiw	r24, 0x02	; 2
    13b2:	91 83       	std	Z+1, r25	; 0x01
    13b4:	80 83       	st	Z, r24
    13b6:	8a 81       	ldd	r24, Y+2	; 0x02
    13b8:	9b 81       	ldd	r25, Y+3	; 0x03
    13ba:	93 83       	std	Z+3, r25	; 0x03
    13bc:	82 83       	std	Z+2, r24	; 0x02
    13be:	21 15       	cp	r18, r1
    13c0:	31 05       	cpc	r19, r1
    13c2:	29 f4       	brne	.+10     	; 0x13ce <free+0x92>
    13c4:	f0 93 b9 02 	sts	0x02B9, r31	; 0x8002b9 <__flp+0x1>
    13c8:	e0 93 b8 02 	sts	0x02B8, r30	; 0x8002b8 <__flp>
    13cc:	3d c0       	rjmp	.+122    	; 0x1448 <free+0x10c>
    13ce:	e9 01       	movw	r28, r18
    13d0:	fb 83       	std	Y+3, r31	; 0x03
    13d2:	ea 83       	std	Y+2, r30	; 0x02
    13d4:	49 91       	ld	r20, Y+
    13d6:	59 91       	ld	r21, Y+
    13d8:	c4 0f       	add	r28, r20
    13da:	d5 1f       	adc	r29, r21
    13dc:	ec 17       	cp	r30, r28
    13de:	fd 07       	cpc	r31, r29
    13e0:	61 f4       	brne	.+24     	; 0x13fa <free+0xbe>
    13e2:	80 81       	ld	r24, Z
    13e4:	91 81       	ldd	r25, Z+1	; 0x01
    13e6:	84 0f       	add	r24, r20
    13e8:	95 1f       	adc	r25, r21
    13ea:	02 96       	adiw	r24, 0x02	; 2
    13ec:	e9 01       	movw	r28, r18
    13ee:	99 83       	std	Y+1, r25	; 0x01
    13f0:	88 83       	st	Y, r24
    13f2:	82 81       	ldd	r24, Z+2	; 0x02
    13f4:	93 81       	ldd	r25, Z+3	; 0x03
    13f6:	9b 83       	std	Y+3, r25	; 0x03
    13f8:	8a 83       	std	Y+2, r24	; 0x02
    13fa:	e0 e0       	ldi	r30, 0x00	; 0
    13fc:	f0 e0       	ldi	r31, 0x00	; 0
    13fe:	12 96       	adiw	r26, 0x02	; 2
    1400:	8d 91       	ld	r24, X+
    1402:	9c 91       	ld	r25, X
    1404:	13 97       	sbiw	r26, 0x03	; 3
    1406:	00 97       	sbiw	r24, 0x00	; 0
    1408:	19 f0       	breq	.+6      	; 0x1410 <free+0xd4>
    140a:	fd 01       	movw	r30, r26
    140c:	dc 01       	movw	r26, r24
    140e:	f7 cf       	rjmp	.-18     	; 0x13fe <free+0xc2>
    1410:	8d 91       	ld	r24, X+
    1412:	9c 91       	ld	r25, X
    1414:	11 97       	sbiw	r26, 0x01	; 1
    1416:	9d 01       	movw	r18, r26
    1418:	2e 5f       	subi	r18, 0xFE	; 254
    141a:	3f 4f       	sbci	r19, 0xFF	; 255
    141c:	82 0f       	add	r24, r18
    141e:	93 1f       	adc	r25, r19
    1420:	20 91 b6 02 	lds	r18, 0x02B6	; 0x8002b6 <__brkval>
    1424:	30 91 b7 02 	lds	r19, 0x02B7	; 0x8002b7 <__brkval+0x1>
    1428:	28 17       	cp	r18, r24
    142a:	39 07       	cpc	r19, r25
    142c:	69 f4       	brne	.+26     	; 0x1448 <free+0x10c>
    142e:	30 97       	sbiw	r30, 0x00	; 0
    1430:	29 f4       	brne	.+10     	; 0x143c <free+0x100>
    1432:	10 92 b9 02 	sts	0x02B9, r1	; 0x8002b9 <__flp+0x1>
    1436:	10 92 b8 02 	sts	0x02B8, r1	; 0x8002b8 <__flp>
    143a:	02 c0       	rjmp	.+4      	; 0x1440 <free+0x104>
    143c:	13 82       	std	Z+3, r1	; 0x03
    143e:	12 82       	std	Z+2, r1	; 0x02
    1440:	b0 93 b7 02 	sts	0x02B7, r27	; 0x8002b7 <__brkval+0x1>
    1444:	a0 93 b6 02 	sts	0x02B6, r26	; 0x8002b6 <__brkval>
    1448:	df 91       	pop	r29
    144a:	cf 91       	pop	r28
    144c:	08 95       	ret

0000144e <_exit>:
    144e:	f8 94       	cli

00001450 <__stop_program>:
    1450:	ff cf       	rjmp	.-2      	; 0x1450 <__stop_program>
