# CPU_Design_VHDL
//Year: 2014
//Non-Sleeper: Kyriakos
//Hardware Used: Altera FPGA
//Software Used: Quartus II, Modelsim
//This project is a CPU design, based in VHDL
