# Core descriptor for fabric mux enabled configurations for Blackhole
# First half of dispatch cores allocated to fabric mux, second half to dispatch
# Based on blackhole_140_arch.yaml structure
# Anything using [[#, #]] is logical coordinates (Can be relative)
# relative index: 0 means first row, -1 means last row of functional grid...

# product name:
#   num of HW command queues:
#     core descriptor config

unharvested:
  row:
    1:
      compute_with_storage_grid_range: # Logical only start and end [x, y]
        start: [0, 0]
        end: [13, 8]

      storage_cores: # Relative to grid of tensix cores
        []

      # First half for fabric mux, second half for dispatch (14 cores total -> 8/6 each)
      fabric_mux_cores:
        [[0, -1], [1, -1], [2, -1], [3, -1], [4, -1], [5, -1], [6, -1], [7, -1]]

      dispatch_cores:
        [[8, -1], [9, -1], [10, -1], [11, -1], [12, -1], [13, -1]]

      dispatch_core_type:
        "tensix"

    2:
      compute_with_storage_grid_range: # Logical only start and end [x, y]
        start: [0, 0]
        end: [13, 8]

      storage_cores: # Relative to grid of tensix cores
        []

      # First half for fabric mux, second half for dispatch (14 cores total -> 8/6 each)
      fabric_mux_cores:
        [[0, -1], [1, -1], [2, -1], [3, -1], [4, -1], [5, -1], [6, -1], [7, -1]]

      dispatch_cores:
        [[8, -1], [9, -1], [10, -1], [11, -1], [12, -1], [13, -1]]

      dispatch_core_type:
        "tensix"
  col:
    1:
      compute_with_storage_grid_range: # Logical only start and end [x, y]
        start: [0, 0]
        end: [12, 9]

      storage_cores: # Relative to grid of tensix cores
        []

      # First half for fabric mux, second half for dispatch (10 cores total -> 5 each)
      fabric_mux_cores:
        [[-1, 0], [-1, 1], [-1, 2], [-1, 3], [-1, 4], [-1, 5]]

      dispatch_cores:
        [[-1, 6], [-1, 7], [-1, 8], [-1, 9]]

      dispatch_core_type:
        "tensix"

    2:
      compute_with_storage_grid_range: # Logical only start and end [x, y]
        start: [0, 0]
        end: [12, 9]

      storage_cores: # Relative to grid of tensix cores
        []

      # Same allocation for 2 CQ configuration
      fabric_mux_cores:
        [[-1, 0], [-1, 1], [-1, 2], [-1, 3], [-1, 4], [-1, 5]]

      dispatch_cores:
        [[-1, 6], [-1, 7], [-1, 8], [-1, 9]]

      dispatch_core_type:
        "tensix"

1xharvested:
  row:
    1:
      compute_with_storage_grid_range: # Logical only start and end [x, y]
        start: [0, 0]
        end: [12, 8]

      storage_cores: # Relative to grid of tensix cores
        []

      # First half for fabric mux, second half for dispatch (13 cores total -> 8/5 each)
      fabric_mux_cores:
        [[0, -1], [1, -1], [2, -1], [3, -1], [4, -1], [5, -1], [6, -1], [7, -1]]

      dispatch_cores:
        [[8, -1], [9, -1], [10, -1], [11, -1], [12, -1]]

      dispatch_core_type:
        "tensix"

    2:
      compute_with_storage_grid_range: # Logical only start and end [x, y]
        start: [0, 0]
        end: [12, 8]

      storage_cores: # Relative to grid of tensix cores
        []

      # First half for fabric mux, second half for dispatch (13 cores total -> 8/5 each)
      fabric_mux_cores:
        [[0, -1], [1, -1], [2, -1], [3, -1], [4, -1], [5, -1], [6, -1], [7, -1]]

      dispatch_cores:
        [[8, -1], [9, -1], [10, -1], [11, -1], [12, -1]]

      dispatch_core_type:
        "tensix"

  col:
    1:
      compute_with_storage_grid_range: # Logical only start and end [x, y]
        start: [0, 0]
        end: [11, 9]

      storage_cores: # Relative to grid of tensix cores
        []

      # First half for fabric mux, second half for dispatch (10 cores total -> 5 each)
      fabric_mux_cores:
        [[-1, 0], [-1, 1], [-1, 2], [-1, 3], [-1, 4], [-1, 5]]

      dispatch_cores:
        [[-1, 6], [-1, 7], [-1, 8], [-1, 9]]

      dispatch_core_type:
        "tensix"

    2:
      compute_with_storage_grid_range: # Logical only start and end [x, y]
        start: [0, 0]
        end: [11, 9]

      storage_cores: # Relative to grid of tensix cores
        []

      # Same allocation for 2 CQ configuration
      fabric_mux_cores:
        [[-1, 0], [-1, 1], [-1, 2], [-1, 3], [-1, 4], [-1, 5]]

      dispatch_cores:
        [[-1, 6], [-1, 7], [-1, 8], [-1, 9]]

      dispatch_core_type:
        "tensix"

2xharvested:
  row:
    1:
      compute_with_storage_grid_range: # Logical only start and end [x, y]
        start: [0, 0]
        end: [11, 8]

      storage_cores: # Relative to grid of tensix cores
        []

      # First half for fabric mux, second half for dispatch (12 cores total -> 6 each)
      fabric_mux_cores:
        [[0, -1], [1, -1], [2, -1], [3, -1], [4, -1], [5, -1]]

      dispatch_cores:
        [[6, -1], [7, -1], [8, -1], [9, -1], [10, -1], [11, -1]]

      dispatch_core_type:
        "tensix"

    2:
      compute_with_storage_grid_range: # Logical only start and end [x, y]
        start: [0, 0]
        end: [11, 8]

      storage_cores: # Relative to grid of tensix cores
        []

      # First half for fabric mux, second half for dispatch (12 cores total -> 6 each)
      fabric_mux_cores:
        [[0, -1], [1, -1], [2, -1], [3, -1], [4, -1], [5, -1]]

      dispatch_cores:
        [[6, -1], [7, -1], [8, -1], [9, -1], [10, -1], [11, -1]]

      dispatch_core_type:
        "tensix"

  col:
    1:
      compute_with_storage_grid_range: # Logical only start and end [x, y]
        start: [0, 0]
        end: [10, 9]

      storage_cores: # Relative to grid of tensix cores
        []

      # First half for fabric mux, second half for dispatch (10 cores total -> 5 each)
      fabric_mux_cores:
        [[-1, 0], [-1, 1], [-1, 2], [-1, 3], [-1, 4], [-1, 5]]

      dispatch_cores:
        [[-1, 6], [-1, 7], [-1, 8], [-1, 9]]

      dispatch_core_type:
        "tensix"

    2:
      compute_with_storage_grid_range: # Logical only start and end [x, y]
        start: [0, 0]
        end: [10, 9]

      storage_cores: # Relative to grid of tensix cores
        []

      # Same allocation for 2 CQ configuration
      fabric_mux_cores:
        [[-1, 0], [-1, 1], [-1, 2], [-1, 3], [-1, 4], [-1, 5]]

      dispatch_cores:
        [[-1, 6], [-1, 7], [-1, 8], [-1, 9]]

      dispatch_core_type:
        "tensix"
