#pragma once

#define FPGA_PID            18
#define FPGA_MAP            1
#define FPGA_LOGIC          2
#define FPGA_INC            1
#define FPGA_MAP_DATE       0x20260130
#define FPGA_VER_HEX        0x12001002
#define FPGA_TIME           "12:07"
#define FPGA_DATE           "04.FEB.26"
#define FPGA_USER           "aaron"
#define FPGA_STR            "18.1.2.1"
#define FPGA_LO             "18.1.2 build 1"
#define FPGA_HI             "18.1.2 build 1, 12:07 04.FEB.26 [aaron] 803a377...ee95154* 22.1std.2 Standard Edition"
#define FPGA_STRING         "18.1.2.1"
#define FPGA_EPOCH          1770235678
#define FPGA_EPOCH_HEX      0x6983A71E
#define FPGA_DATE_HEX       0x20260204
#define FPGA_TIME_HEX       0x00120758
#define FPGA_GIT_REV        "803a377...ee95154*"
#define FPGA_GIT_AUTH       "aaron "
#define FPGA_GIT_EMAIL      "aaron@omniware.us"
#define FPGA_GIT_DATE       "  Wed Feb 4 09:57:35 2026 -0800"
#define FPGA_LAST_QUARTUS   "22.1std.2 Standard Edition"
#define FPGA_CREATION_DATE  "MON MAY  5 11:54:18 2014"
