INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deniz/Desktop/Bilkent/CS 223-224/Lab2/Lab2.srcs/sources_1/new/FullAdderStructural.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor2
INFO: [VRFC 10-311] analyzing module and2
INFO: [VRFC 10-311] analyzing module or2
INFO: [VRFC 10-311] analyzing module FullAdderStructural
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deniz/Desktop/Bilkent/CS 223-224/Lab2/Lab2.srcs/sources_1/new/TwoBitAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoBitAdderStructural
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deniz/Desktop/Bilkent/CS 223-224/Lab2/Lab2.srcs/sim_1/new/TestBench_TwoBitAdderStructural.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench_TwoBitAdderStructural
