********************************************************************************
* SPICE netlist generated by HiPer Verify's NetList Extractor
*
* Extract Date/Time:	Thu Jan 05 22:37:38 2023
* L-Edit Version:		L-Edit Win64 16.30.20150626.05:33:01
*
* Rule Set Name:		
* TDB File Name:		C:\Users\Orhun\Desktop\VLSI\MULTIPLIER_3.tdb
* PX Command File:	
* Command File:		C:\Users\Orhun\Desktop\VLSI\VLSI_tech_files\Generic_025.ext
* Cell Name:			4x4_MULTIPLIER
* Write Flat:			NO
********************************************************************************


****************************************
.SUBCKT AND 1 4 5 6 7
M1 3 1 2 4 NMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (41.46 23.04 41.7 25.92)
M2 4 5 3 4 NMOS l=2.4e-007 w=2.88e-006 ad=1.8144e-012 as=2.16e-012 pd=4.14e-006 ps=4.38e-006  $ (43.2 23.04 43.44 25.92)
M3 6 2 4 4 NMOS l=2.4e-007 w=2.88e-006 ad=3.9744e-012 as=1.8144e-012 pd=8.52e-006 ps=4.14e-006  $ (44.7 23.04 44.94 25.92)
M4 2 1 7 7 PMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (41.46 27.6 41.7 30.48)
M5 7 5 2 7 PMOS l=2.4e-007 w=2.88e-006 ad=1.8144e-012 as=2.16e-012 pd=4.14e-006 ps=4.38e-006  $ (43.2 27.6 43.44 30.48)
M6 6 2 7 7 PMOS l=2.4e-007 w=2.88e-006 ad=3.9744e-012 as=1.8144e-012 pd=8.52e-006 ps=4.14e-006  $ (44.7 27.6 44.94 30.48)
* Device count
* M(NMOS)		3
* M(PMOS)		3
* Number of devices:	6
* Number of nodes:	7
.ENDS

****************************************
.SUBCKT FULL_ADDER 1 4 5 16 20 21 23 24
M1 3 1 2 4 NMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (100.98 33.24 101.22 36.12)
M2 4 5 3 4 NMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (102.72 33.24 102.96 36.12)
M3 6 5 4 4 NMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (102.72 28.5 102.96 31.38)
M4 7 2 6 4 NMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (104.46 28.5 104.7 31.38)
M5 9 1 8 4 NMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (110.82 33.24 111.06 36.12)
M6 4 2 9 4 NMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (112.56 33.24 112.8 36.12)
M7 10 8 4 4 NMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (112.5 28.5 112.74 31.38)
M8 11 7 10 4 NMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (114.24 28.5 114.48 31.38)
M9 14 12 13 4 NMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (120.6 33.24 120.84 36.12)
M10 4 11 14 4 NMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (122.34 33.24 122.58 36.12)
M11 15 11 4 4 NMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (122.34 28.5 122.58 31.38)
M12 12 16 15 4 NMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (124.08 28.5 124.32 31.38)
M13 18 12 17 4 NMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (130.44 33.24 130.68 36.12)
M14 4 16 18 4 NMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (132.18 33.24 132.42 36.12)
M15 19 17 4 4 NMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (132.18 28.5 132.42 31.38)
M16 20 13 19 4 NMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (133.92 28.5 134.16 31.38)
M17 22 12 21 4 NMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (140.28 33.24 140.52 36.12)
M18 4 2 22 4 NMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (142.02 33.24 142.26 36.12)
M19 2 1 23 23 PMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (100.98 37.8 101.22 40.68)
M20 23 5 2 23 PMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (102.72 37.8 102.96 40.68)
M21 7 5 24 24 PMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (102.72 23.94 102.96 26.82)
M22 24 2 7 24 PMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (104.46 23.94 104.7 26.82)
M23 8 1 23 23 PMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (110.82 37.8 111.06 40.68)
M24 23 2 8 23 PMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (112.56 37.8 112.8 40.68)
M25 11 8 24 24 PMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (112.5 23.94 112.74 26.82)
M26 24 7 11 24 PMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (114.24 23.94 114.48 26.82)
M27 13 12 23 23 PMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (120.6 37.8 120.84 40.68)
M28 23 11 13 23 PMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (122.34 37.8 122.58 40.68)
M29 12 11 24 24 PMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (122.34 23.94 122.58 26.82)
M30 24 16 12 24 PMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (124.08 23.94 124.32 26.82)
M31 17 12 23 23 PMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (130.44 37.8 130.68 40.68)
M32 23 16 17 23 PMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (132.18 37.8 132.42 40.68)
M33 20 17 24 24 PMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (132.18 23.94 132.42 26.82)
M34 24 13 20 24 PMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (133.92 23.94 134.16 26.82)
M35 21 12 23 23 PMOS l=2.4e-007 w=2.88e-006 ad=2.16e-012 as=3.456e-012 pd=4.38e-006 ps=8.16e-006  $ (140.28 37.8 140.52 40.68)
M36 23 2 21 23 PMOS l=2.4e-007 w=2.88e-006 ad=3.456e-012 as=2.16e-012 pd=8.16e-006 ps=4.38e-006  $ (142.02 37.8 142.26 40.68)
* Device count
* M(NMOS)		18
* M(PMOS)		18
* Number of devices:	36
* Number of nodes:	24
.ENDS

****************************************
.SUBCKT FULL_ADDER&AND_BLOCK 1 2 3 5 6 7 8 9 10
XU70 1 2 3 4 5 AND  $ (290.82 105.42 300.72 116.46) $T=339.9 138.48 0 180 1
XU69 4 2 6 7 8 9 10 5 FULL_ADDER  $ (250.38 102.48 302.46 130.98) $T=153.54 83.88 0 0 1
* Device count
* Number of devices:	0
* Number of nodes:	10
.ENDS

****************************************

XU114 m2 Gnd_ q0 1 Vdd AND  $ (173.58 51.9 183.48 62.94) $T=134.4 29.88 0 0 1
XU116 m0 Gnd_ q0 p0 Vdd AND  $ (196.08 51.9 205.98 62.94) $T=156.9 29.88 0 0 1
XU115 m1 Gnd_ q0 2 Vdd AND  $ (185.04 51.9 194.94 62.94) $T=145.86 29.88 0 0 1
XU113 m3 Gnd_ q0 3 Vdd AND  $ (162 51.9 171.9 62.94) $T=122.82 29.88 0 0 1
XU135 q2 Gnd_ m0 Vdd 4 Gnd_ p2 5 Vdd FULL_ADDER&AND_BLOCK  $ (154.2 -26.34 209.76 2.16) $T=-95.04 -128.82 0 0 1
XU93 q1 Gnd_ m3 Vdd Gnd_ 6 7 8 Vdd FULL_ADDER&AND_BLOCK  $ (-4.5 12.6 51.06 41.1) $T=-253.74 -89.88 0 0 1
XU148 q3 Gnd_ m2 Vdd 9 10 p5 11 Vdd FULL_ADDER&AND_BLOCK  $ (48.6 -65.28 104.16 -36.78) $T=-200.64 -167.76 0 0 1
XU147 q3 Gnd_ m0 Vdd 12 Gnd_ p3 13 Vdd FULL_ADDER&AND_BLOCK  $ (154.32 -65.28 209.88 -36.78) $T=-94.92 -167.76 0 0 1
XU146 q3 Gnd_ m1 Vdd 14 13 p4 10 Vdd FULL_ADDER&AND_BLOCK  $ (101.46 -65.28 157.02 -36.78) $T=-147.78 -167.76 0 0 1
XU145 q3 Gnd_ m3 Vdd 15 11 p6 p7 Vdd FULL_ADDER&AND_BLOCK  $ (-4.26 -65.28 51.3 -36.78) $T=-253.5 -167.76 0 0 1
XU140 q2 Gnd_ m2 Vdd 7 16 14 17 Vdd FULL_ADDER&AND_BLOCK  $ (48.48 -26.34 104.04 2.16) $T=-200.76 -128.82 0 0 1
XU138 q2 Gnd_ m1 Vdd 18 5 12 16 Vdd FULL_ADDER&AND_BLOCK  $ (101.34 -26.34 156.9 2.16) $T=-147.9 -128.82 0 0 1
XU133 q2 Gnd_ m3 Vdd 8 17 9 15 Vdd FULL_ADDER&AND_BLOCK  $ (-4.38 -26.34 51.18 2.16) $T=-253.62 -128.82 0 0 1
XU94 q1 Gnd_ m2 Vdd 3 19 18 6 Vdd FULL_ADDER&AND_BLOCK  $ (48.36 12.6 103.92 41.1) $T=-200.88 -89.88 0 0 1
XU96 q1 Gnd_ m0 Vdd 2 Gnd_ p1 20 Vdd FULL_ADDER&AND_BLOCK  $ (154.08 12.6 209.64 41.1) $T=-95.16 -89.88 0 0 1
XU95 q1 Gnd_ m1 Vdd 1 20 4 19 Vdd FULL_ADDER&AND_BLOCK  $ (101.22 12.6 156.78 41.1) $T=-148.02 -89.88 0 0 1
* Top level device count
* Number of devices:	0
* Number of nodes:	38


* Cumulative device count
* M(NMOS)		264
* M(PMOS)		264
* Number of devices:	528
* Number of nodes:	274


.include "C:\Users\Orhun\Desktop\VLSI\VLSI_tech_files\SCN_0.25u_CMOS.md"

Vorun Vdd Gnd 5V
VGnd Gnd_ Gnd 0

Vm0 m0 Gnd dc 0 BIT ({1111} pw=100n lt=100n ht=100n on=5 off=0 rt=1n ft=1n delay=0) AC 0
Vm1 m1 Gnd dc 0 BIT ({0001} pw=100n lt=100n ht=100n on=5 off=0 rt=1n ft=1n delay=0) AC 0
Vm2 m2 Gnd dc 0 BIT ({0001} pw=100n lt=100n ht=100n on=5 off=0 rt=1n ft=1n delay=0) AC 0
Vm3 m3 Gnd dc 0 BIT ({0001} pw=100n lt=100n ht=100n on=5 off=0 rt=1n ft=1n delay=0) AC 0

Vq0 q0 Gnd dc 0 BIT ({1001} pw=100n lt=100n ht=100n on=5 off=0 rt=1n ft=1n delay=0) AC 0
Vq1 q1 Gnd dc 0 BIT ({0101} pw=100n lt=100n ht=100n on=5 off=0 rt=1n ft=1n delay=0) AC 0
Vq2 q2 Gnd dc 0 BIT ({0011} pw=100n lt=100n ht=100n on=5 off=0 rt=1n ft=1n delay=0) AC 0
Vq3 q3 Gnd dc 0 BIT ({0001} pw=100n lt=100n ht=100n on=5 off=0 rt=1n ft=1n delay=0) AC 0

.op noprint

.tran 400p 400n
.print tran v(p7,Gnd) v(p6,Gnd) v(p5,Gnd) v(p4,Gnd) v(p3,Gnd) v(p2,Gnd) v(p1,Gnd) v(p0,Gnd)

.end


