







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T220[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T221[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T222[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T223[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T224[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};

.visible .entry _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll(
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_0,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_1,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_2,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_3,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_4,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_5,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_6,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_7,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_8,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_9,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_10,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_11,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_12,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_13,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_14,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_15,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_16,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_17
)
{
.reg .pred %p<54>;
.reg .b16 %rs<6>;
.reg .f32 %f<13>;
.reg .b32 %r<193>;
.reg .f64 %fd<379>;
.reg .b64 %rd<217>;


ld.param.u64 %rd28, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_0];
ld.param.u64 %rd29, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_1];
ld.param.u64 %rd42, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_2];
ld.param.u64 %rd30, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_3];
ld.param.u64 %rd31, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_4];
ld.param.u64 %rd43, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_5];
ld.param.u64 %rd32, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_6];
ld.param.u64 %rd34, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_8];
ld.param.u64 %rd35, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_9];
ld.param.u64 %rd36, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_10];
ld.param.u64 %rd37, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_11];
ld.param.u64 %rd38, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_12];
ld.param.u64 %rd39, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_13];
ld.param.u64 %rd44, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_14];
ld.param.u64 %rd40, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_15];
ld.param.u64 %rd45, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_16];
ld.param.u64 %rd41, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_17];
mov.u32 %r36, %ntid.y;
mov.u32 %r37, %ctaid.y;
mov.u32 %r38, %tid.y;
mad.lo.s32 %r39, %r36, %r37, %r38;
cvt.u64.u32	%rd46, %r39;
cvta.to.global.u64 %rd47, %rd42;
mul.wide.u32 %rd48, %r39, 8;
add.s64 %rd49, %rd47, %rd48;
ld.global.nc.u64 %rd1, [%rd49];
cvta.to.global.u64 %rd50, %rd43;
add.s64 %rd51, %rd50, %rd48;
ld.global.nc.u64 %rd2, [%rd51];
cvta.to.global.u64 %rd52, %rd44;
add.s64 %rd53, %rd52, %rd48;
ld.global.nc.u64 %rd3, [%rd53];
setp.ge.s64	%p2, %rd46, %rd45;
@%p2 bra BB0_63;

setp.lt.s64	%p3, %rd32, 0;
@%p3 bra BB0_11;

cvta.to.global.u64 %rd4, %rd31;
mov.u64 %rd204, 0;

BB0_3:
mov.u32 %r40, %tid.x;
cvt.u64.u32	%rd55, %r40;
add.s64 %rd6, %rd55, %rd204;
mov.f64 %fd361, 0dFFF0000000000000;
setp.eq.s64	%p4, %rd6, 0;
@%p4 bra BB0_7;
bra.uni BB0_4;

BB0_7:
cvta.to.global.u64 %rd66, %rd29;
mul.lo.s64 %rd68, %rd46, %rd35;
mul.lo.s64 %rd69, %rd41, %rd36;
add.s64 %rd70, %rd68, %rd69;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd72, %rd66, %rd71;
ld.global.f64 %fd361, [%rd72];
bra.uni BB0_8;

BB0_4:
setp.ne.s64	%p5, %rd6, 1;
@%p5 bra BB0_8;

setp.lt.s64	%p6, %rd2, 1;
@%p6 bra BB0_8;

shl.b64 %rd56, %rd3, 3;
add.s64 %rd57, %rd4, %rd56;
ld.global.nc.u64 %rd58, [%rd57];
mul.lo.s64 %rd59, %rd58, %rd36;
mul.lo.s64 %rd61, %rd46, %rd35;
add.s64 %rd62, %rd59, %rd61;
cvta.to.global.u64 %rd63, %rd29;
shl.b64 %rd64, %rd62, 3;
add.s64 %rd65, %rd63, %rd64;
ld.global.f64 %fd361, [%rd65];

BB0_8:
shl.b64 %rd73, %rd32, 1;
or.b64 %rd74, %rd73, 1;
setp.ge.s64	%p7, %rd6, %rd74;
@%p7 bra BB0_10;

mul.lo.s64 %rd75, %rd6, %rd39;
mul.lo.s64 %rd77, %rd46, %rd37;
add.s64 %rd78, %rd75, %rd77;
cvta.to.global.u64 %rd79, %rd28;
shl.b64 %rd80, %rd78, 3;
add.s64 %rd81, %rd79, %rd80;
st.global.f64 [%rd81], %fd361;

BB0_10:
mov.u32 %r53, %ntid.x;
cvt.u64.u32	%rd82, %r53;
add.s64 %rd204, %rd82, %rd204;
setp.lt.s64	%p8, %rd204, %rd74;
@%p8 bra BB0_3;

BB0_11:
@%p3 bra BB0_48;

mov.u64 %rd206, 0;
mov.u64 %rd205, %rd206;

BB0_13:
mov.u32 %r54, %tid.x;
cvt.u64.u32	%rd87, %r54;
add.s64 %rd10, %rd87, %rd206;
shl.b64 %rd88, %rd2, 1;
or.b64 %rd89, %rd88, 1;
mov.u16 %rs5, 0;
setp.ge.s64	%p10, %rd10, %rd89;
mov.u64 %rd211, %rd41;
@%p10 bra BB0_20;

and.b64 %rd90, %rd10, 1;
setp.eq.b64	%p11, %rd90, 1;
mov.u64 %rd213, %rd41;
@!%p11 bra BB0_16;
bra.uni BB0_15;

BB0_15:
shr.u64 %rd91, %rd10, 63;
add.s64 %rd92, %rd10, %rd91;
shr.u64 %rd93, %rd92, 1;
mul.lo.s64 %rd94, %rd93, %rd40;
add.s64 %rd95, %rd94, %rd3;
cvta.to.global.u64 %rd96, %rd31;
shl.b64 %rd97, %rd95, 3;
add.s64 %rd98, %rd96, %rd97;
ld.global.nc.u64 %rd213, [%rd98];

BB0_16:
mov.u64 %rd12, %rd213;
setp.lt.s64	%p12, %rd10, 2;
mov.u64 %rd211, %rd12;
@%p12 bra BB0_20;

add.s64 %rd13, %rd10, -2;
and.b64 %rd99, %rd13, 1;
setp.eq.b64	%p13, %rd99, 1;
mov.u64 %rd212, %rd41;
@!%p13 bra BB0_19;
bra.uni BB0_18;

BB0_18:
shr.u64 %rd100, %rd13, 63;
add.s64 %rd101, %rd13, %rd100;
shr.u64 %rd102, %rd101, 1;
mul.lo.s64 %rd103, %rd102, %rd40;
add.s64 %rd104, %rd103, %rd3;
cvta.to.global.u64 %rd105, %rd31;
shl.b64 %rd106, %rd104, 3;
add.s64 %rd107, %rd105, %rd106;
ld.global.nc.u64 %rd212, [%rd107];

BB0_19:
setp.ne.s64	%p14, %rd212, %rd12;
selp.u16	%rs5, 1, 0, %p14;
mov.u64 %rd210, %rd12;
mov.u64 %rd211, %rd210;

BB0_20:
mov.u64 %rd16, %rd211;
setp.lt.s64	%p15, %rd30, 2;
@%p15 bra BB0_47;

ld.param.u64 %rd201, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_10];
ld.param.u64 %rd198, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_1];
ld.param.u64 %rd197, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_9];
mov.u32 %r55, %ntid.x;
cvt.u64.u32	%rd109, %r55;
mul.lo.s64 %rd110, %rd39, %rd109;
mul.lo.s64 %rd111, %rd110, %rd205;
cvta.to.global.u64 %rd112, %rd28;
shl.b64 %rd113, %rd111, 3;
add.s64 %rd214, %rd112, %rd113;
mul.lo.s64 %rd114, %rd201, %rd16;
mul.lo.s64 %rd116, %rd197, %rd46;
add.s64 %rd117, %rd34, %rd116;
cvta.to.global.u64 %rd118, %rd198;
shl.b64 %rd119, %rd117, 3;
add.s64 %rd120, %rd118, %rd119;
shl.b64 %rd121, %rd114, 3;
add.s64 %rd215, %rd120, %rd121;
mov.u64 %rd216, 1;

BB0_22:
shl.b64 %rd200, %rd2, 1;
or.b64 %rd199, %rd200, 1;
setp.lt.s64	%p1, %rd10, %rd199;
bar.sync 0;
setp.lt.s64	%p16, %rd216, %rd1;
setp.gt.s64	%p17, %rd2, 0;
and.pred %p18, %p16, %p17;
and.pred %p19, %p18, %p1;
mul.lo.s64 %rd125, %rd39, %rd87;
shl.b64 %rd126, %rd125, 3;
mul.lo.s64 %rd128, %rd37, %rd46;
shl.b64 %rd129, %rd128, 3;
add.s64 %rd130, %rd126, %rd129;
shl.b64 %rd131, %rd38, 3;
add.s64 %rd22, %rd130, %rd131;
@%p19 bra BB0_25;
bra.uni BB0_23;

BB0_25:
add.s64 %rd143, %rd214, %rd130;
ld.global.f64 %fd4, [%rd143];
mov.f64 %fd62, 0dFFF0000000000000;
setp.lt.s64	%p21, %rd10, 1;
mov.f64 %fd364, %fd4;
mov.f64 %fd367, %fd62;
@%p21 bra BB0_27;

add.s64 %rd145, %rd87, -1;
mul.lo.s64 %rd146, %rd39, %rd145;
shl.b64 %rd147, %rd146, 3;
add.s64 %rd151, %rd147, %rd129;
add.s64 %rd152, %rd214, %rd151;
ld.global.f64 %fd5, [%rd152];
setp.gt.f64	%p22, %fd5, %fd4;
selp.f64	%fd6, %fd5, %fd4, %p22;
mov.f64 %fd364, %fd6;
mov.f64 %fd367, %fd5;

BB0_27:
mov.f64 %fd8, %fd367;
mov.f64 %fd362, %fd364;
mov.f64 %fd363, %fd362;
setp.eq.s16	%p23, %rs5, 0;
mov.f64 %fd366, %fd62;
@%p23 bra BB0_29;

add.s64 %rd154, %rd87, -2;
mul.lo.s64 %rd155, %rd39, %rd154;
shl.b64 %rd156, %rd155, 3;
add.s64 %rd160, %rd156, %rd129;
add.s64 %rd161, %rd214, %rd160;
ld.global.f64 %fd366, [%rd161];
setp.gt.f64	%p24, %fd366, %fd363;
selp.f64	%fd363, %fd366, %fd363, %p24;

BB0_29:
setp.eq.f64	%p25, %fd363, 0dFFF0000000000000;
selp.f64	%fd13, 0d0000000000000000, %fd363, %p25;
sub.f64 %fd14, %fd4, %fd13;
mov.f64 %fd64, 0d4338000000000000;
mov.f64 %fd65, 0d3FF71547652B82FE;
fma.rn.f64 %fd66, %fd14, %fd65, %fd64;
{
.reg .b32 %temp; 
mov.b64 {%r1, %temp}, %fd66;
}
mov.f64 %fd67, 0dC338000000000000;
add.rn.f64 %fd68, %fd66, %fd67;
mov.f64 %fd69, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd70, %fd68, %fd69, %fd14;
mov.f64 %fd71, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd72, %fd68, %fd71, %fd70;
mov.f64 %fd73, 0d3E928AF3FCA213EA;
mov.f64 %fd74, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd75, %fd74, %fd72, %fd73;
mov.f64 %fd76, 0d3EC71DEE62401315;
fma.rn.f64 %fd77, %fd75, %fd72, %fd76;
mov.f64 %fd78, 0d3EFA01997C89EB71;
fma.rn.f64 %fd79, %fd77, %fd72, %fd78;
mov.f64 %fd80, 0d3F2A01A014761F65;
fma.rn.f64 %fd81, %fd79, %fd72, %fd80;
mov.f64 %fd82, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd83, %fd81, %fd72, %fd82;
mov.f64 %fd84, 0d3F81111111122322;
fma.rn.f64 %fd85, %fd83, %fd72, %fd84;
mov.f64 %fd86, 0d3FA55555555502A1;
fma.rn.f64 %fd87, %fd85, %fd72, %fd86;
mov.f64 %fd88, 0d3FC5555555555511;
fma.rn.f64 %fd89, %fd87, %fd72, %fd88;
mov.f64 %fd90, 0d3FE000000000000B;
fma.rn.f64 %fd91, %fd89, %fd72, %fd90;
mov.f64 %fd92, 0d3FF0000000000000;
fma.rn.f64 %fd93, %fd91, %fd72, %fd92;
fma.rn.f64 %fd94, %fd93, %fd72, %fd92;
{
.reg .b32 %temp; 
mov.b64 {%r2, %temp}, %fd94;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r3}, %fd94;
}
shl.b32 %r80, %r1, 20;
add.s32 %r81, %r3, %r80;
mov.b64 %fd368, {%r2, %r81};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r82}, %fd14;
}
mov.b32 %f6, %r82;
abs.f32 %f1, %f6;
setp.lt.f32	%p26, %f1, 0f4086232B;
@%p26 bra BB0_32;

setp.lt.f64	%p27, %fd14, 0d0000000000000000;
add.f64 %fd95, %fd14, 0d7FF0000000000000;
selp.f64	%fd368, 0d0000000000000000, %fd95, %p27;
setp.geu.f32	%p28, %f1, 0f40874800;
@%p28 bra BB0_32;

shr.u32 %r83, %r1, 31;
add.s32 %r84, %r1, %r83;
shr.s32 %r85, %r84, 1;
shl.b32 %r86, %r85, 20;
add.s32 %r87, %r86, %r3;
mov.b64 %fd96, {%r2, %r87};
sub.s32 %r88, %r1, %r85;
shl.b32 %r89, %r88, 20;
add.s32 %r90, %r89, 1072693248;
mov.u32 %r91, 0;
mov.b64 %fd97, {%r91, %r90};
mul.f64 %fd368, %fd96, %fd97;

BB0_32:
mov.f64 %fd358, 0d3FA55555555502A1;
mov.f64 %fd357, 0d3F81111111122322;
mov.f64 %fd356, 0d3F56C16C1852B7AF;
mov.f64 %fd355, 0d3F2A01A014761F65;
mov.f64 %fd354, 0d3EFA01997C89EB71;
mov.f64 %fd340, 0d3EC71DEE62401315;
mov.f64 %fd339, 0d3E928AF3FCA213EA;
mov.f64 %fd338, 0d3E5ADE1569CE2BDF;
mov.f64 %fd337, 0dBC7ABC9E3B39803F;
mov.f64 %fd336, 0dBFE62E42FEFA39EF;
mov.f64 %fd335, 0dC338000000000000;
mov.f64 %fd334, 0d4338000000000000;
mov.f64 %fd333, 0d3FF71547652B82FE;
sub.f64 %fd19, %fd8, %fd13;
fma.rn.f64 %fd100, %fd19, %fd333, %fd334;
{
.reg .b32 %temp; 
mov.b64 {%r4, %temp}, %fd100;
}
add.rn.f64 %fd102, %fd100, %fd335;
fma.rn.f64 %fd104, %fd102, %fd336, %fd19;
fma.rn.f64 %fd106, %fd102, %fd337, %fd104;
fma.rn.f64 %fd109, %fd338, %fd106, %fd339;
fma.rn.f64 %fd111, %fd109, %fd106, %fd340;
fma.rn.f64 %fd113, %fd111, %fd106, %fd354;
fma.rn.f64 %fd115, %fd113, %fd106, %fd355;
fma.rn.f64 %fd117, %fd115, %fd106, %fd356;
fma.rn.f64 %fd119, %fd117, %fd106, %fd357;
fma.rn.f64 %fd121, %fd119, %fd106, %fd358;
fma.rn.f64 %fd123, %fd121, %fd106, %fd88;
fma.rn.f64 %fd125, %fd123, %fd106, %fd90;
fma.rn.f64 %fd127, %fd125, %fd106, %fd92;
fma.rn.f64 %fd128, %fd127, %fd106, %fd92;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r6}, %fd128;
}
shl.b32 %r92, %r4, 20;
add.s32 %r93, %r6, %r92;
mov.b64 %fd369, {%r5, %r93};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r94}, %fd19;
}
mov.b32 %f7, %r94;
abs.f32 %f2, %f7;
setp.lt.f32	%p29, %f2, 0f4086232B;
@%p29 bra BB0_35;

setp.lt.f64	%p30, %fd19, 0d0000000000000000;
add.f64 %fd129, %fd19, 0d7FF0000000000000;
selp.f64	%fd369, 0d0000000000000000, %fd129, %p30;
setp.geu.f32	%p31, %f2, 0f40874800;
@%p31 bra BB0_35;

shr.u32 %r95, %r4, 31;
add.s32 %r96, %r4, %r95;
shr.s32 %r97, %r96, 1;
shl.b32 %r98, %r97, 20;
add.s32 %r99, %r98, %r6;
mov.b64 %fd130, {%r5, %r99};
sub.s32 %r100, %r4, %r97;
shl.b32 %r101, %r100, 20;
add.s32 %r102, %r101, 1072693248;
mov.u32 %r103, 0;
mov.b64 %fd131, {%r103, %r102};
mul.f64 %fd369, %fd130, %fd131;

BB0_35:
mov.f64 %fd353, 0d3FA55555555502A1;
mov.f64 %fd352, 0d3F81111111122322;
mov.f64 %fd351, 0d3F56C16C1852B7AF;
mov.f64 %fd350, 0d3F2A01A014761F65;
mov.f64 %fd349, 0d3EFA01997C89EB71;
mov.f64 %fd348, 0d3EC71DEE62401315;
mov.f64 %fd347, 0d3E928AF3FCA213EA;
mov.f64 %fd346, 0d3E5ADE1569CE2BDF;
mov.f64 %fd345, 0dBC7ABC9E3B39803F;
mov.f64 %fd344, 0dBFE62E42FEFA39EF;
mov.f64 %fd343, 0dC338000000000000;
mov.f64 %fd342, 0d4338000000000000;
mov.f64 %fd341, 0d3FF71547652B82FE;
add.f64 %fd24, %fd368, %fd369;
sub.f64 %fd25, %fd366, %fd13;
fma.rn.f64 %fd134, %fd25, %fd341, %fd342;
{
.reg .b32 %temp; 
mov.b64 {%r7, %temp}, %fd134;
}
add.rn.f64 %fd136, %fd134, %fd343;
fma.rn.f64 %fd138, %fd136, %fd344, %fd25;
fma.rn.f64 %fd140, %fd136, %fd345, %fd138;
fma.rn.f64 %fd143, %fd346, %fd140, %fd347;
fma.rn.f64 %fd145, %fd143, %fd140, %fd348;
fma.rn.f64 %fd147, %fd145, %fd140, %fd349;
fma.rn.f64 %fd149, %fd147, %fd140, %fd350;
fma.rn.f64 %fd151, %fd149, %fd140, %fd351;
fma.rn.f64 %fd153, %fd151, %fd140, %fd352;
fma.rn.f64 %fd155, %fd153, %fd140, %fd353;
fma.rn.f64 %fd157, %fd155, %fd140, %fd88;
fma.rn.f64 %fd159, %fd157, %fd140, %fd90;
fma.rn.f64 %fd161, %fd159, %fd140, %fd92;
fma.rn.f64 %fd162, %fd161, %fd140, %fd92;
{
.reg .b32 %temp; 
mov.b64 {%r8, %temp}, %fd162;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r9}, %fd162;
}
shl.b32 %r104, %r7, 20;
add.s32 %r105, %r9, %r104;
mov.b64 %fd370, {%r8, %r105};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r106}, %fd25;
}
mov.b32 %f8, %r106;
abs.f32 %f3, %f8;
setp.lt.f32	%p32, %f3, 0f4086232B;
@%p32 bra BB0_38;

setp.lt.f64	%p33, %fd25, 0d0000000000000000;
add.f64 %fd163, %fd25, 0d7FF0000000000000;
selp.f64	%fd370, 0d0000000000000000, %fd163, %p33;
setp.geu.f32	%p34, %f3, 0f40874800;
@%p34 bra BB0_38;

shr.u32 %r107, %r7, 31;
add.s32 %r108, %r7, %r107;
shr.s32 %r109, %r108, 1;
shl.b32 %r110, %r109, 20;
add.s32 %r111, %r110, %r9;
mov.b64 %fd164, {%r8, %r111};
sub.s32 %r112, %r7, %r109;
shl.b32 %r113, %r112, 20;
add.s32 %r114, %r113, 1072693248;
mov.u32 %r115, 0;
mov.b64 %fd165, {%r115, %r114};
mul.f64 %fd370, %fd164, %fd165;

BB0_38:
add.f64 %fd371, %fd24, %fd370;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r185}, %fd371;
}
{
.reg .b32 %temp; 
mov.b64 {%r186, %temp}, %fd371;
}
mov.u32 %r187, -1023;
setp.gt.s32	%p35, %r185, 1048575;
@%p35 bra BB0_40;

mul.f64 %fd371, %fd371, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r185}, %fd371;
}
{
.reg .b32 %temp; 
mov.b64 {%r186, %temp}, %fd371;
}
mov.u32 %r187, -1077;

BB0_40:
add.s32 %r118, %r185, -1;
setp.lt.u32	%p36, %r118, 2146435071;
@%p36 bra BB0_42;
bra.uni BB0_41;

BB0_42:
shr.u32 %r120, %r185, 20;
add.s32 %r188, %r187, %r120;
and.b32 %r121, %r185, -2146435073;
or.b32 %r122, %r121, 1072693248;
mov.b64 %fd372, {%r186, %r122};
setp.lt.s32	%p38, %r122, 1073127583;
@%p38 bra BB0_44;

{
.reg .b32 %temp; 
mov.b64 {%r123, %temp}, %fd372;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r124}, %fd372;
}
add.s32 %r125, %r124, -1048576;
mov.b64 %fd372, {%r123, %r125};
add.s32 %r188, %r188, 1;

BB0_44:
add.f64 %fd169, %fd372, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd168,%fd169;

	neg.f64 %fd170, %fd169;
fma.rn.f64 %fd172, %fd170, %fd168, %fd92;
fma.rn.f64 %fd173, %fd172, %fd172, %fd172;
fma.rn.f64 %fd174, %fd173, %fd168, %fd168;
add.f64 %fd175, %fd372, 0dBFF0000000000000;
mul.f64 %fd176, %fd175, %fd174;
fma.rn.f64 %fd177, %fd175, %fd174, %fd176;
mul.f64 %fd178, %fd177, %fd177;
mov.f64 %fd179, 0d3ED0EE258B7A8B04;
mov.f64 %fd180, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd181, %fd180, %fd178, %fd179;
mov.f64 %fd182, 0d3EF3B2669F02676F;
fma.rn.f64 %fd183, %fd181, %fd178, %fd182;
mov.f64 %fd184, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd185, %fd183, %fd178, %fd184;
mov.f64 %fd186, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd187, %fd185, %fd178, %fd186;
mov.f64 %fd188, 0d3F624924923BE72D;
fma.rn.f64 %fd189, %fd187, %fd178, %fd188;
mov.f64 %fd190, 0d3F8999999999A3C4;
fma.rn.f64 %fd191, %fd189, %fd178, %fd190;
mov.f64 %fd192, 0d3FB5555555555554;
fma.rn.f64 %fd193, %fd191, %fd178, %fd192;
sub.f64 %fd194, %fd175, %fd177;
add.f64 %fd195, %fd194, %fd194;
neg.f64 %fd196, %fd177;
fma.rn.f64 %fd197, %fd196, %fd175, %fd195;
mul.f64 %fd198, %fd174, %fd197;
mul.f64 %fd199, %fd178, %fd193;
fma.rn.f64 %fd200, %fd199, %fd177, %fd198;
xor.b32 %r126, %r188, -2147483648;
mov.u32 %r127, 1127219200;
mov.b64 %fd201, {%r126, %r127};
mov.u32 %r128, -2147483648;
mov.b64 %fd202, {%r128, %r127};
sub.f64 %fd203, %fd201, %fd202;
mov.f64 %fd204, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd205, %fd203, %fd204, %fd177;
neg.f64 %fd206, %fd203;
fma.rn.f64 %fd207, %fd206, %fd204, %fd205;
sub.f64 %fd208, %fd207, %fd177;
sub.f64 %fd209, %fd200, %fd208;
mov.f64 %fd210, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd211, %fd203, %fd210, %fd209;
add.f64 %fd373, %fd205, %fd211;
bra.uni BB0_45;

BB0_23:
shl.b64 %rd132, %rd32, 1;
or.b64 %rd133, %rd132, 1;
setp.ge.s64	%p20, %rd10, %rd133;
@%p20 bra BB0_46;

add.s64 %rd134, %rd214, %rd22;
mov.u64 %rd135, -4503599627370496;
st.global.u64 [%rd134], %rd135;
bra.uni BB0_46;

BB0_41:
mov.f64 %fd166, 0d7FF0000000000000;
fma.rn.f64 %fd167, %fd371, %fd166, %fd166;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r119}, %fd371;
}
mov.b32 %f9, %r119;
setp.eq.f32	%p37, %f9, 0f00000000;
selp.f64	%fd373, 0dFFF0000000000000, %fd167, %p37;

BB0_45:
ld.global.f64 %fd212, [%rd215];
add.f64 %fd213, %fd13, %fd373;
add.f64 %fd214, %fd213, %fd212;
add.s64 %rd171, %rd214, %rd22;
st.global.f64 [%rd171], %fd214;

BB0_46:
shl.b64 %rd196, %rd38, 3;
shl.b64 %rd172, %rd34, 3;
add.s64 %rd215, %rd215, %rd172;
add.s64 %rd214, %rd214, %rd196;
add.s64 %rd216, %rd216, 1;
setp.lt.s64	%p39, %rd216, %rd30;
@%p39 bra BB0_22;

BB0_47:
mov.u32 %r134, %ntid.x;
cvt.u64.u32	%rd174, %r134;
add.s64 %rd206, %rd174, %rd206;
shl.b64 %rd175, %rd32, 1;
or.b64 %rd176, %rd175, 1;
setp.lt.s64	%p40, %rd206, %rd176;
add.s64 %rd205, %rd205, 1;
@%p40 bra BB0_13;

BB0_48:
bar.sync 0;
mov.u32 %r135, %tid.x;
setp.ne.s32	%p41, %r135, 0;
@%p41 bra BB0_63;

add.s64 %rd177, %rd1, -1;
mul.lo.s64 %rd178, %rd177, %rd38;
mul.lo.s64 %rd180, %rd46, %rd37;
add.s64 %rd181, %rd180, %rd178;
shl.b64 %rd182, %rd2, 1;
mul.lo.s64 %rd183, %rd182, %rd39;
add.s64 %rd184, %rd181, %rd183;
cvta.to.global.u64 %rd185, %rd28;
shl.b64 %rd186, %rd184, 3;
add.s64 %rd187, %rd185, %rd186;
add.s64 %rd188, %rd182, -1;
mul.lo.s64 %rd189, %rd188, %rd39;
add.s64 %rd190, %rd181, %rd189;
shl.b64 %rd191, %rd190, 3;
add.s64 %rd192, %rd185, %rd191;
ld.global.f64 %fd39, [%rd192];
ld.global.f64 %fd215, [%rd187];
setp.gt.f64	%p42, %fd215, %fd39;
selp.f64	%fd216, %fd215, %fd39, %p42;
setp.eq.f64	%p43, %fd216, 0dFFF0000000000000;
selp.f64	%fd40, 0d0000000000000000, %fd216, %p43;
sub.f64 %fd41, %fd215, %fd40;
mov.f64 %fd217, 0d4338000000000000;
mov.f64 %fd218, 0d3FF71547652B82FE;
fma.rn.f64 %fd219, %fd41, %fd218, %fd217;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd219;
}
mov.f64 %fd220, 0dC338000000000000;
add.rn.f64 %fd221, %fd219, %fd220;
mov.f64 %fd222, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd223, %fd221, %fd222, %fd41;
mov.f64 %fd224, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd225, %fd221, %fd224, %fd223;
mov.f64 %fd226, 0d3E928AF3FCA213EA;
mov.f64 %fd227, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd228, %fd227, %fd225, %fd226;
mov.f64 %fd229, 0d3EC71DEE62401315;
fma.rn.f64 %fd230, %fd228, %fd225, %fd229;
mov.f64 %fd231, 0d3EFA01997C89EB71;
fma.rn.f64 %fd232, %fd230, %fd225, %fd231;
mov.f64 %fd233, 0d3F2A01A014761F65;
fma.rn.f64 %fd234, %fd232, %fd225, %fd233;
mov.f64 %fd235, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd236, %fd234, %fd225, %fd235;
mov.f64 %fd237, 0d3F81111111122322;
fma.rn.f64 %fd238, %fd236, %fd225, %fd237;
mov.f64 %fd239, 0d3FA55555555502A1;
fma.rn.f64 %fd240, %fd238, %fd225, %fd239;
mov.f64 %fd241, 0d3FC5555555555511;
fma.rn.f64 %fd242, %fd240, %fd225, %fd241;
mov.f64 %fd243, 0d3FE000000000000B;
fma.rn.f64 %fd244, %fd242, %fd225, %fd243;
mov.f64 %fd245, 0d3FF0000000000000;
fma.rn.f64 %fd246, %fd244, %fd225, %fd245;
fma.rn.f64 %fd247, %fd246, %fd225, %fd245;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd247;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd247;
}
shl.b32 %r140, %r20, 20;
add.s32 %r141, %r22, %r140;
mov.b64 %fd374, {%r21, %r141};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r142}, %fd41;
}
mov.b32 %f10, %r142;
abs.f32 %f4, %f10;
setp.lt.f32	%p44, %f4, 0f4086232B;
@%p44 bra BB0_52;

setp.lt.f64	%p45, %fd41, 0d0000000000000000;
add.f64 %fd248, %fd41, 0d7FF0000000000000;
selp.f64	%fd374, 0d0000000000000000, %fd248, %p45;
setp.geu.f32	%p46, %f4, 0f40874800;
@%p46 bra BB0_52;

shr.u32 %r143, %r20, 31;
add.s32 %r144, %r20, %r143;
shr.s32 %r145, %r144, 1;
shl.b32 %r146, %r145, 20;
add.s32 %r147, %r146, %r22;
mov.b64 %fd249, {%r21, %r147};
sub.s32 %r148, %r20, %r145;
shl.b32 %r149, %r148, 20;
add.s32 %r150, %r149, 1072693248;
mov.u32 %r151, 0;
mov.b64 %fd250, {%r151, %r150};
mul.f64 %fd374, %fd249, %fd250;

BB0_52:
mov.f64 %fd359, 0d3FF0000000000000;
sub.f64 %fd46, %fd39, %fd40;
fma.rn.f64 %fd253, %fd46, %fd218, %fd217;
{
.reg .b32 %temp; 
mov.b64 {%r23, %temp}, %fd253;
}
add.rn.f64 %fd255, %fd253, %fd220;
fma.rn.f64 %fd257, %fd255, %fd222, %fd46;
fma.rn.f64 %fd259, %fd255, %fd224, %fd257;
fma.rn.f64 %fd262, %fd227, %fd259, %fd226;
fma.rn.f64 %fd264, %fd262, %fd259, %fd229;
fma.rn.f64 %fd266, %fd264, %fd259, %fd231;
fma.rn.f64 %fd268, %fd266, %fd259, %fd233;
fma.rn.f64 %fd270, %fd268, %fd259, %fd235;
fma.rn.f64 %fd272, %fd270, %fd259, %fd237;
fma.rn.f64 %fd274, %fd272, %fd259, %fd239;
fma.rn.f64 %fd276, %fd274, %fd259, %fd241;
fma.rn.f64 %fd278, %fd276, %fd259, %fd243;
fma.rn.f64 %fd280, %fd278, %fd259, %fd359;
fma.rn.f64 %fd281, %fd280, %fd259, %fd359;
{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd281;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r25}, %fd281;
}
shl.b32 %r152, %r23, 20;
add.s32 %r153, %r25, %r152;
mov.b64 %fd375, {%r24, %r153};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r154}, %fd46;
}
mov.b32 %f11, %r154;
abs.f32 %f5, %f11;
setp.lt.f32	%p47, %f5, 0f4086232B;
@%p47 bra BB0_55;

setp.lt.f64	%p48, %fd46, 0d0000000000000000;
add.f64 %fd282, %fd46, 0d7FF0000000000000;
selp.f64	%fd375, 0d0000000000000000, %fd282, %p48;
setp.geu.f32	%p49, %f5, 0f40874800;
@%p49 bra BB0_55;

shr.u32 %r155, %r23, 31;
add.s32 %r156, %r23, %r155;
shr.s32 %r157, %r156, 1;
shl.b32 %r158, %r157, 20;
add.s32 %r159, %r158, %r25;
mov.b64 %fd283, {%r24, %r159};
sub.s32 %r160, %r23, %r157;
shl.b32 %r161, %r160, 20;
add.s32 %r162, %r161, 1072693248;
mov.u32 %r163, 0;
mov.b64 %fd284, {%r163, %r162};
mul.f64 %fd375, %fd283, %fd284;

BB0_55:
add.f64 %fd376, %fd374, %fd375;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r189}, %fd376;
}
{
.reg .b32 %temp; 
mov.b64 {%r190, %temp}, %fd376;
}
mov.u32 %r191, -1023;
setp.gt.s32	%p50, %r189, 1048575;
@%p50 bra BB0_57;

mul.f64 %fd376, %fd376, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r189}, %fd376;
}
{
.reg .b32 %temp; 
mov.b64 {%r190, %temp}, %fd376;
}
mov.u32 %r191, -1077;

BB0_57:
add.s32 %r166, %r189, -1;
setp.lt.u32	%p51, %r166, 2146435071;
@%p51 bra BB0_59;
bra.uni BB0_58;

BB0_59:
shr.u32 %r168, %r189, 20;
add.s32 %r192, %r191, %r168;
and.b32 %r169, %r189, -2146435073;
or.b32 %r170, %r169, 1072693248;
mov.b64 %fd377, {%r190, %r170};
setp.lt.s32	%p53, %r170, 1073127583;
@%p53 bra BB0_61;

{
.reg .b32 %temp; 
mov.b64 {%r171, %temp}, %fd377;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r172}, %fd377;
}
add.s32 %r173, %r172, -1048576;
mov.b64 %fd377, {%r171, %r173};
add.s32 %r192, %r192, 1;

BB0_61:
mov.f64 %fd360, 0d3FF0000000000000;
add.f64 %fd288, %fd377, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd287,%fd288;

	neg.f64 %fd289, %fd288;
fma.rn.f64 %fd291, %fd289, %fd287, %fd360;
fma.rn.f64 %fd292, %fd291, %fd291, %fd291;
fma.rn.f64 %fd293, %fd292, %fd287, %fd287;
add.f64 %fd294, %fd377, 0dBFF0000000000000;
mul.f64 %fd295, %fd294, %fd293;
fma.rn.f64 %fd296, %fd294, %fd293, %fd295;
mul.f64 %fd297, %fd296, %fd296;
mov.f64 %fd298, 0d3ED0EE258B7A8B04;
mov.f64 %fd299, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd300, %fd299, %fd297, %fd298;
mov.f64 %fd301, 0d3EF3B2669F02676F;
fma.rn.f64 %fd302, %fd300, %fd297, %fd301;
mov.f64 %fd303, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd304, %fd302, %fd297, %fd303;
mov.f64 %fd305, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd306, %fd304, %fd297, %fd305;
mov.f64 %fd307, 0d3F624924923BE72D;
fma.rn.f64 %fd308, %fd306, %fd297, %fd307;
mov.f64 %fd309, 0d3F8999999999A3C4;
fma.rn.f64 %fd310, %fd308, %fd297, %fd309;
mov.f64 %fd311, 0d3FB5555555555554;
fma.rn.f64 %fd312, %fd310, %fd297, %fd311;
sub.f64 %fd313, %fd294, %fd296;
add.f64 %fd314, %fd313, %fd313;
neg.f64 %fd315, %fd296;
fma.rn.f64 %fd316, %fd315, %fd294, %fd314;
mul.f64 %fd317, %fd293, %fd316;
mul.f64 %fd318, %fd297, %fd312;
fma.rn.f64 %fd319, %fd318, %fd296, %fd317;
xor.b32 %r174, %r192, -2147483648;
mov.u32 %r175, 1127219200;
mov.b64 %fd320, {%r174, %r175};
mov.u32 %r176, -2147483648;
mov.b64 %fd321, {%r176, %r175};
sub.f64 %fd322, %fd320, %fd321;
mov.f64 %fd323, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd324, %fd322, %fd323, %fd296;
neg.f64 %fd325, %fd322;
fma.rn.f64 %fd326, %fd325, %fd323, %fd324;
sub.f64 %fd327, %fd326, %fd296;
sub.f64 %fd328, %fd319, %fd327;
mov.f64 %fd329, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd330, %fd322, %fd329, %fd328;
add.f64 %fd378, %fd324, %fd330;
bra.uni BB0_62;

BB0_58:
mov.f64 %fd285, 0d7FF0000000000000;
fma.rn.f64 %fd286, %fd376, %fd285, %fd285;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r167}, %fd376;
}
mov.b32 %f12, %r167;
setp.eq.f32	%p52, %f12, 0f00000000;
selp.f64	%fd378, 0dFFF0000000000000, %fd286, %p52;

BB0_62:
mov.u32 %r184, %tid.y;
mov.u32 %r183, %ctaid.y;
mov.u32 %r182, %ntid.y;
mad.lo.s32 %r181, %r182, %r183, %r184;
mul.wide.u32 %rd203, %r181, 8;
ld.param.u64 %rd202, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_7];
add.f64 %fd331, %fd40, %fd378;
neg.f64 %fd332, %fd331;
cvta.to.global.u64 %rd193, %rd202;
add.s64 %rd195, %rd193, %rd203;
st.global.f64 [%rd195], %fd332;

BB0_63:
ret;
}


.visible .entry _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll(
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_0,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_1,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_2,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_3,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_4,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_5,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_6,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_7,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_8,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_9,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_10,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_11,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_12,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_13,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_14,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_15,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_16,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_17
)
{
.reg .pred %p<54>;
.reg .b16 %rs<6>;
.reg .f32 %f<13>;
.reg .b32 %r<196>;
.reg .f64 %fd<379>;
.reg .b64 %rd<217>;


ld.param.u64 %rd28, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_0];
ld.param.u64 %rd29, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_1];
ld.param.u64 %rd42, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_2];
ld.param.u64 %rd30, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_3];
ld.param.u64 %rd31, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_4];
ld.param.u64 %rd43, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_5];
ld.param.u64 %rd32, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_6];
ld.param.u64 %rd34, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_8];
ld.param.u64 %rd35, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_9];
ld.param.u64 %rd36, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_10];
ld.param.u64 %rd37, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_11];
ld.param.u64 %rd38, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_12];
ld.param.u64 %rd39, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_13];
ld.param.u64 %rd44, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_14];
ld.param.u64 %rd40, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_15];
ld.param.u64 %rd45, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_16];
ld.param.u64 %rd41, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_17];
mov.u32 %r36, %ntid.y;
mov.u32 %r37, %ctaid.y;
mov.u32 %r38, %tid.y;
mad.lo.s32 %r39, %r36, %r37, %r38;
cvt.u64.u32	%rd46, %r39;
cvta.to.global.u64 %rd47, %rd42;
mul.wide.u32 %rd48, %r39, 8;
add.s64 %rd49, %rd47, %rd48;
ld.global.nc.u64 %rd1, [%rd49];
cvta.to.global.u64 %rd50, %rd43;
add.s64 %rd51, %rd50, %rd48;
ld.global.nc.u64 %rd2, [%rd51];
cvta.to.global.u64 %rd52, %rd44;
add.s64 %rd53, %rd52, %rd48;
ld.global.nc.u64 %rd3, [%rd53];
setp.ge.s64	%p2, %rd46, %rd45;
@%p2 bra BB1_63;

setp.lt.s64	%p3, %rd32, 0;
@%p3 bra BB1_11;

cvta.to.global.u64 %rd4, %rd31;
mov.u64 %rd204, 0;

BB1_3:
mov.u32 %r40, %tid.x;
cvt.u64.u32	%rd55, %r40;
add.s64 %rd6, %rd55, %rd204;
mov.f64 %fd361, 0dFFF0000000000000;
setp.eq.s64	%p4, %rd6, 0;
@%p4 bra BB1_7;
bra.uni BB1_4;

BB1_7:
cvta.to.global.u64 %rd66, %rd29;
mul.lo.s64 %rd68, %rd46, %rd35;
mul.lo.s64 %rd69, %rd41, %rd36;
add.s64 %rd70, %rd68, %rd69;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd72, %rd66, %rd71;
ld.global.f64 %fd361, [%rd72];
bra.uni BB1_8;

BB1_4:
setp.ne.s64	%p5, %rd6, 1;
@%p5 bra BB1_8;

setp.lt.s64	%p6, %rd2, 1;
@%p6 bra BB1_8;

shl.b64 %rd56, %rd3, 2;
add.s64 %rd57, %rd4, %rd56;
ld.global.nc.u32 %r41, [%rd57];
cvt.s64.s32	%rd58, %r41;
mul.lo.s64 %rd59, %rd58, %rd36;
mul.lo.s64 %rd61, %rd46, %rd35;
add.s64 %rd62, %rd59, %rd61;
cvta.to.global.u64 %rd63, %rd29;
shl.b64 %rd64, %rd62, 3;
add.s64 %rd65, %rd63, %rd64;
ld.global.f64 %fd361, [%rd65];

BB1_8:
shl.b64 %rd73, %rd32, 1;
or.b64 %rd74, %rd73, 1;
setp.ge.s64	%p7, %rd6, %rd74;
@%p7 bra BB1_10;

mul.lo.s64 %rd75, %rd6, %rd39;
mul.lo.s64 %rd77, %rd46, %rd37;
add.s64 %rd78, %rd75, %rd77;
cvta.to.global.u64 %rd79, %rd28;
shl.b64 %rd80, %rd78, 3;
add.s64 %rd81, %rd79, %rd80;
st.global.f64 [%rd81], %fd361;

BB1_10:
mov.u32 %r54, %ntid.x;
cvt.u64.u32	%rd82, %r54;
add.s64 %rd204, %rd82, %rd204;
setp.lt.s64	%p8, %rd204, %rd74;
@%p8 bra BB1_3;

BB1_11:
@%p3 bra BB1_48;

mov.u64 %rd206, 0;
mov.u64 %rd205, %rd206;

BB1_13:
mov.u32 %r55, %tid.x;
cvt.u64.u32	%rd87, %r55;
add.s64 %rd10, %rd87, %rd206;
shl.b64 %rd88, %rd2, 1;
or.b64 %rd89, %rd88, 1;
mov.u16 %rs5, 0;
setp.ge.s64	%p10, %rd10, %rd89;
mov.u64 %rd211, %rd41;
@%p10 bra BB1_20;

and.b64 %rd90, %rd10, 1;
setp.eq.b64	%p11, %rd90, 1;
mov.u64 %rd213, %rd41;
@!%p11 bra BB1_16;
bra.uni BB1_15;

BB1_15:
shr.u64 %rd91, %rd10, 63;
add.s64 %rd92, %rd10, %rd91;
shr.u64 %rd93, %rd92, 1;
mul.lo.s64 %rd94, %rd93, %rd40;
add.s64 %rd95, %rd94, %rd3;
cvta.to.global.u64 %rd96, %rd31;
shl.b64 %rd97, %rd95, 2;
add.s64 %rd98, %rd96, %rd97;
ld.global.nc.u32 %r56, [%rd98];
cvt.s64.s32	%rd213, %r56;

BB1_16:
mov.u64 %rd12, %rd213;
setp.lt.s64	%p12, %rd10, 2;
mov.u64 %rd211, %rd12;
@%p12 bra BB1_20;

add.s64 %rd13, %rd10, -2;
and.b64 %rd99, %rd13, 1;
setp.eq.b64	%p13, %rd99, 1;
mov.u64 %rd212, %rd41;
@!%p13 bra BB1_19;
bra.uni BB1_18;

BB1_18:
shr.u64 %rd100, %rd13, 63;
add.s64 %rd101, %rd13, %rd100;
shr.u64 %rd102, %rd101, 1;
mul.lo.s64 %rd103, %rd102, %rd40;
add.s64 %rd104, %rd103, %rd3;
cvta.to.global.u64 %rd105, %rd31;
shl.b64 %rd106, %rd104, 2;
add.s64 %rd107, %rd105, %rd106;
ld.global.nc.u32 %r57, [%rd107];
cvt.s64.s32	%rd212, %r57;

BB1_19:
setp.ne.s64	%p14, %rd212, %rd12;
selp.u16	%rs5, 1, 0, %p14;
mov.u64 %rd210, %rd12;
mov.u64 %rd211, %rd210;

BB1_20:
mov.u64 %rd16, %rd211;
setp.lt.s64	%p15, %rd30, 2;
@%p15 bra BB1_47;

ld.param.u64 %rd201, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_10];
ld.param.u64 %rd198, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_1];
ld.param.u64 %rd197, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_9];
mov.u32 %r58, %ntid.x;
cvt.u64.u32	%rd109, %r58;
mul.lo.s64 %rd110, %rd39, %rd109;
mul.lo.s64 %rd111, %rd110, %rd205;
cvta.to.global.u64 %rd112, %rd28;
shl.b64 %rd113, %rd111, 3;
add.s64 %rd214, %rd112, %rd113;
mul.lo.s64 %rd114, %rd201, %rd16;
mul.lo.s64 %rd116, %rd197, %rd46;
add.s64 %rd117, %rd34, %rd116;
cvta.to.global.u64 %rd118, %rd198;
shl.b64 %rd119, %rd117, 3;
add.s64 %rd120, %rd118, %rd119;
shl.b64 %rd121, %rd114, 3;
add.s64 %rd215, %rd120, %rd121;
mov.u64 %rd216, 1;

BB1_22:
shl.b64 %rd200, %rd2, 1;
or.b64 %rd199, %rd200, 1;
setp.lt.s64	%p1, %rd10, %rd199;
bar.sync 0;
setp.lt.s64	%p16, %rd216, %rd1;
setp.gt.s64	%p17, %rd2, 0;
and.pred %p18, %p16, %p17;
and.pred %p19, %p18, %p1;
mul.lo.s64 %rd125, %rd39, %rd87;
shl.b64 %rd126, %rd125, 3;
mul.lo.s64 %rd128, %rd37, %rd46;
shl.b64 %rd129, %rd128, 3;
add.s64 %rd130, %rd126, %rd129;
shl.b64 %rd131, %rd38, 3;
add.s64 %rd22, %rd130, %rd131;
@%p19 bra BB1_25;
bra.uni BB1_23;

BB1_25:
add.s64 %rd143, %rd214, %rd130;
ld.global.f64 %fd4, [%rd143];
mov.f64 %fd62, 0dFFF0000000000000;
setp.lt.s64	%p21, %rd10, 1;
mov.f64 %fd364, %fd4;
mov.f64 %fd367, %fd62;
@%p21 bra BB1_27;

add.s64 %rd145, %rd87, -1;
mul.lo.s64 %rd146, %rd39, %rd145;
shl.b64 %rd147, %rd146, 3;
add.s64 %rd151, %rd147, %rd129;
add.s64 %rd152, %rd214, %rd151;
ld.global.f64 %fd5, [%rd152];
setp.gt.f64	%p22, %fd5, %fd4;
selp.f64	%fd6, %fd5, %fd4, %p22;
mov.f64 %fd364, %fd6;
mov.f64 %fd367, %fd5;

BB1_27:
mov.f64 %fd8, %fd367;
mov.f64 %fd362, %fd364;
mov.f64 %fd363, %fd362;
setp.eq.s16	%p23, %rs5, 0;
mov.f64 %fd366, %fd62;
@%p23 bra BB1_29;

add.s64 %rd154, %rd87, -2;
mul.lo.s64 %rd155, %rd39, %rd154;
shl.b64 %rd156, %rd155, 3;
add.s64 %rd160, %rd156, %rd129;
add.s64 %rd161, %rd214, %rd160;
ld.global.f64 %fd366, [%rd161];
setp.gt.f64	%p24, %fd366, %fd363;
selp.f64	%fd363, %fd366, %fd363, %p24;

BB1_29:
setp.eq.f64	%p25, %fd363, 0dFFF0000000000000;
selp.f64	%fd13, 0d0000000000000000, %fd363, %p25;
sub.f64 %fd14, %fd4, %fd13;
mov.f64 %fd64, 0d4338000000000000;
mov.f64 %fd65, 0d3FF71547652B82FE;
fma.rn.f64 %fd66, %fd14, %fd65, %fd64;
{
.reg .b32 %temp; 
mov.b64 {%r1, %temp}, %fd66;
}
mov.f64 %fd67, 0dC338000000000000;
add.rn.f64 %fd68, %fd66, %fd67;
mov.f64 %fd69, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd70, %fd68, %fd69, %fd14;
mov.f64 %fd71, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd72, %fd68, %fd71, %fd70;
mov.f64 %fd73, 0d3E928AF3FCA213EA;
mov.f64 %fd74, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd75, %fd74, %fd72, %fd73;
mov.f64 %fd76, 0d3EC71DEE62401315;
fma.rn.f64 %fd77, %fd75, %fd72, %fd76;
mov.f64 %fd78, 0d3EFA01997C89EB71;
fma.rn.f64 %fd79, %fd77, %fd72, %fd78;
mov.f64 %fd80, 0d3F2A01A014761F65;
fma.rn.f64 %fd81, %fd79, %fd72, %fd80;
mov.f64 %fd82, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd83, %fd81, %fd72, %fd82;
mov.f64 %fd84, 0d3F81111111122322;
fma.rn.f64 %fd85, %fd83, %fd72, %fd84;
mov.f64 %fd86, 0d3FA55555555502A1;
fma.rn.f64 %fd87, %fd85, %fd72, %fd86;
mov.f64 %fd88, 0d3FC5555555555511;
fma.rn.f64 %fd89, %fd87, %fd72, %fd88;
mov.f64 %fd90, 0d3FE000000000000B;
fma.rn.f64 %fd91, %fd89, %fd72, %fd90;
mov.f64 %fd92, 0d3FF0000000000000;
fma.rn.f64 %fd93, %fd91, %fd72, %fd92;
fma.rn.f64 %fd94, %fd93, %fd72, %fd92;
{
.reg .b32 %temp; 
mov.b64 {%r2, %temp}, %fd94;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r3}, %fd94;
}
shl.b32 %r83, %r1, 20;
add.s32 %r84, %r3, %r83;
mov.b64 %fd368, {%r2, %r84};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r85}, %fd14;
}
mov.b32 %f6, %r85;
abs.f32 %f1, %f6;
setp.lt.f32	%p26, %f1, 0f4086232B;
@%p26 bra BB1_32;

setp.lt.f64	%p27, %fd14, 0d0000000000000000;
add.f64 %fd95, %fd14, 0d7FF0000000000000;
selp.f64	%fd368, 0d0000000000000000, %fd95, %p27;
setp.geu.f32	%p28, %f1, 0f40874800;
@%p28 bra BB1_32;

shr.u32 %r86, %r1, 31;
add.s32 %r87, %r1, %r86;
shr.s32 %r88, %r87, 1;
shl.b32 %r89, %r88, 20;
add.s32 %r90, %r89, %r3;
mov.b64 %fd96, {%r2, %r90};
sub.s32 %r91, %r1, %r88;
shl.b32 %r92, %r91, 20;
add.s32 %r93, %r92, 1072693248;
mov.u32 %r94, 0;
mov.b64 %fd97, {%r94, %r93};
mul.f64 %fd368, %fd96, %fd97;

BB1_32:
mov.f64 %fd358, 0d3FA55555555502A1;
mov.f64 %fd357, 0d3F81111111122322;
mov.f64 %fd356, 0d3F56C16C1852B7AF;
mov.f64 %fd355, 0d3F2A01A014761F65;
mov.f64 %fd354, 0d3EFA01997C89EB71;
mov.f64 %fd340, 0d3EC71DEE62401315;
mov.f64 %fd339, 0d3E928AF3FCA213EA;
mov.f64 %fd338, 0d3E5ADE1569CE2BDF;
mov.f64 %fd337, 0dBC7ABC9E3B39803F;
mov.f64 %fd336, 0dBFE62E42FEFA39EF;
mov.f64 %fd335, 0dC338000000000000;
mov.f64 %fd334, 0d4338000000000000;
mov.f64 %fd333, 0d3FF71547652B82FE;
sub.f64 %fd19, %fd8, %fd13;
fma.rn.f64 %fd100, %fd19, %fd333, %fd334;
{
.reg .b32 %temp; 
mov.b64 {%r4, %temp}, %fd100;
}
add.rn.f64 %fd102, %fd100, %fd335;
fma.rn.f64 %fd104, %fd102, %fd336, %fd19;
fma.rn.f64 %fd106, %fd102, %fd337, %fd104;
fma.rn.f64 %fd109, %fd338, %fd106, %fd339;
fma.rn.f64 %fd111, %fd109, %fd106, %fd340;
fma.rn.f64 %fd113, %fd111, %fd106, %fd354;
fma.rn.f64 %fd115, %fd113, %fd106, %fd355;
fma.rn.f64 %fd117, %fd115, %fd106, %fd356;
fma.rn.f64 %fd119, %fd117, %fd106, %fd357;
fma.rn.f64 %fd121, %fd119, %fd106, %fd358;
fma.rn.f64 %fd123, %fd121, %fd106, %fd88;
fma.rn.f64 %fd125, %fd123, %fd106, %fd90;
fma.rn.f64 %fd127, %fd125, %fd106, %fd92;
fma.rn.f64 %fd128, %fd127, %fd106, %fd92;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r6}, %fd128;
}
shl.b32 %r95, %r4, 20;
add.s32 %r96, %r6, %r95;
mov.b64 %fd369, {%r5, %r96};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r97}, %fd19;
}
mov.b32 %f7, %r97;
abs.f32 %f2, %f7;
setp.lt.f32	%p29, %f2, 0f4086232B;
@%p29 bra BB1_35;

setp.lt.f64	%p30, %fd19, 0d0000000000000000;
add.f64 %fd129, %fd19, 0d7FF0000000000000;
selp.f64	%fd369, 0d0000000000000000, %fd129, %p30;
setp.geu.f32	%p31, %f2, 0f40874800;
@%p31 bra BB1_35;

shr.u32 %r98, %r4, 31;
add.s32 %r99, %r4, %r98;
shr.s32 %r100, %r99, 1;
shl.b32 %r101, %r100, 20;
add.s32 %r102, %r101, %r6;
mov.b64 %fd130, {%r5, %r102};
sub.s32 %r103, %r4, %r100;
shl.b32 %r104, %r103, 20;
add.s32 %r105, %r104, 1072693248;
mov.u32 %r106, 0;
mov.b64 %fd131, {%r106, %r105};
mul.f64 %fd369, %fd130, %fd131;

BB1_35:
mov.f64 %fd353, 0d3FA55555555502A1;
mov.f64 %fd352, 0d3F81111111122322;
mov.f64 %fd351, 0d3F56C16C1852B7AF;
mov.f64 %fd350, 0d3F2A01A014761F65;
mov.f64 %fd349, 0d3EFA01997C89EB71;
mov.f64 %fd348, 0d3EC71DEE62401315;
mov.f64 %fd347, 0d3E928AF3FCA213EA;
mov.f64 %fd346, 0d3E5ADE1569CE2BDF;
mov.f64 %fd345, 0dBC7ABC9E3B39803F;
mov.f64 %fd344, 0dBFE62E42FEFA39EF;
mov.f64 %fd343, 0dC338000000000000;
mov.f64 %fd342, 0d4338000000000000;
mov.f64 %fd341, 0d3FF71547652B82FE;
add.f64 %fd24, %fd368, %fd369;
sub.f64 %fd25, %fd366, %fd13;
fma.rn.f64 %fd134, %fd25, %fd341, %fd342;
{
.reg .b32 %temp; 
mov.b64 {%r7, %temp}, %fd134;
}
add.rn.f64 %fd136, %fd134, %fd343;
fma.rn.f64 %fd138, %fd136, %fd344, %fd25;
fma.rn.f64 %fd140, %fd136, %fd345, %fd138;
fma.rn.f64 %fd143, %fd346, %fd140, %fd347;
fma.rn.f64 %fd145, %fd143, %fd140, %fd348;
fma.rn.f64 %fd147, %fd145, %fd140, %fd349;
fma.rn.f64 %fd149, %fd147, %fd140, %fd350;
fma.rn.f64 %fd151, %fd149, %fd140, %fd351;
fma.rn.f64 %fd153, %fd151, %fd140, %fd352;
fma.rn.f64 %fd155, %fd153, %fd140, %fd353;
fma.rn.f64 %fd157, %fd155, %fd140, %fd88;
fma.rn.f64 %fd159, %fd157, %fd140, %fd90;
fma.rn.f64 %fd161, %fd159, %fd140, %fd92;
fma.rn.f64 %fd162, %fd161, %fd140, %fd92;
{
.reg .b32 %temp; 
mov.b64 {%r8, %temp}, %fd162;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r9}, %fd162;
}
shl.b32 %r107, %r7, 20;
add.s32 %r108, %r9, %r107;
mov.b64 %fd370, {%r8, %r108};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r109}, %fd25;
}
mov.b32 %f8, %r109;
abs.f32 %f3, %f8;
setp.lt.f32	%p32, %f3, 0f4086232B;
@%p32 bra BB1_38;

setp.lt.f64	%p33, %fd25, 0d0000000000000000;
add.f64 %fd163, %fd25, 0d7FF0000000000000;
selp.f64	%fd370, 0d0000000000000000, %fd163, %p33;
setp.geu.f32	%p34, %f3, 0f40874800;
@%p34 bra BB1_38;

shr.u32 %r110, %r7, 31;
add.s32 %r111, %r7, %r110;
shr.s32 %r112, %r111, 1;
shl.b32 %r113, %r112, 20;
add.s32 %r114, %r113, %r9;
mov.b64 %fd164, {%r8, %r114};
sub.s32 %r115, %r7, %r112;
shl.b32 %r116, %r115, 20;
add.s32 %r117, %r116, 1072693248;
mov.u32 %r118, 0;
mov.b64 %fd165, {%r118, %r117};
mul.f64 %fd370, %fd164, %fd165;

BB1_38:
add.f64 %fd371, %fd24, %fd370;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r188}, %fd371;
}
{
.reg .b32 %temp; 
mov.b64 {%r189, %temp}, %fd371;
}
mov.u32 %r190, -1023;
setp.gt.s32	%p35, %r188, 1048575;
@%p35 bra BB1_40;

mul.f64 %fd371, %fd371, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r188}, %fd371;
}
{
.reg .b32 %temp; 
mov.b64 {%r189, %temp}, %fd371;
}
mov.u32 %r190, -1077;

BB1_40:
add.s32 %r121, %r188, -1;
setp.lt.u32	%p36, %r121, 2146435071;
@%p36 bra BB1_42;
bra.uni BB1_41;

BB1_42:
shr.u32 %r123, %r188, 20;
add.s32 %r191, %r190, %r123;
and.b32 %r124, %r188, -2146435073;
or.b32 %r125, %r124, 1072693248;
mov.b64 %fd372, {%r189, %r125};
setp.lt.s32	%p38, %r125, 1073127583;
@%p38 bra BB1_44;

{
.reg .b32 %temp; 
mov.b64 {%r126, %temp}, %fd372;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r127}, %fd372;
}
add.s32 %r128, %r127, -1048576;
mov.b64 %fd372, {%r126, %r128};
add.s32 %r191, %r191, 1;

BB1_44:
add.f64 %fd169, %fd372, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd168,%fd169;

	neg.f64 %fd170, %fd169;
fma.rn.f64 %fd172, %fd170, %fd168, %fd92;
fma.rn.f64 %fd173, %fd172, %fd172, %fd172;
fma.rn.f64 %fd174, %fd173, %fd168, %fd168;
add.f64 %fd175, %fd372, 0dBFF0000000000000;
mul.f64 %fd176, %fd175, %fd174;
fma.rn.f64 %fd177, %fd175, %fd174, %fd176;
mul.f64 %fd178, %fd177, %fd177;
mov.f64 %fd179, 0d3ED0EE258B7A8B04;
mov.f64 %fd180, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd181, %fd180, %fd178, %fd179;
mov.f64 %fd182, 0d3EF3B2669F02676F;
fma.rn.f64 %fd183, %fd181, %fd178, %fd182;
mov.f64 %fd184, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd185, %fd183, %fd178, %fd184;
mov.f64 %fd186, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd187, %fd185, %fd178, %fd186;
mov.f64 %fd188, 0d3F624924923BE72D;
fma.rn.f64 %fd189, %fd187, %fd178, %fd188;
mov.f64 %fd190, 0d3F8999999999A3C4;
fma.rn.f64 %fd191, %fd189, %fd178, %fd190;
mov.f64 %fd192, 0d3FB5555555555554;
fma.rn.f64 %fd193, %fd191, %fd178, %fd192;
sub.f64 %fd194, %fd175, %fd177;
add.f64 %fd195, %fd194, %fd194;
neg.f64 %fd196, %fd177;
fma.rn.f64 %fd197, %fd196, %fd175, %fd195;
mul.f64 %fd198, %fd174, %fd197;
mul.f64 %fd199, %fd178, %fd193;
fma.rn.f64 %fd200, %fd199, %fd177, %fd198;
xor.b32 %r129, %r191, -2147483648;
mov.u32 %r130, 1127219200;
mov.b64 %fd201, {%r129, %r130};
mov.u32 %r131, -2147483648;
mov.b64 %fd202, {%r131, %r130};
sub.f64 %fd203, %fd201, %fd202;
mov.f64 %fd204, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd205, %fd203, %fd204, %fd177;
neg.f64 %fd206, %fd203;
fma.rn.f64 %fd207, %fd206, %fd204, %fd205;
sub.f64 %fd208, %fd207, %fd177;
sub.f64 %fd209, %fd200, %fd208;
mov.f64 %fd210, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd211, %fd203, %fd210, %fd209;
add.f64 %fd373, %fd205, %fd211;
bra.uni BB1_45;

BB1_23:
shl.b64 %rd132, %rd32, 1;
or.b64 %rd133, %rd132, 1;
setp.ge.s64	%p20, %rd10, %rd133;
@%p20 bra BB1_46;

add.s64 %rd134, %rd214, %rd22;
mov.u64 %rd135, -4503599627370496;
st.global.u64 [%rd134], %rd135;
bra.uni BB1_46;

BB1_41:
mov.f64 %fd166, 0d7FF0000000000000;
fma.rn.f64 %fd167, %fd371, %fd166, %fd166;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r122}, %fd371;
}
mov.b32 %f9, %r122;
setp.eq.f32	%p37, %f9, 0f00000000;
selp.f64	%fd373, 0dFFF0000000000000, %fd167, %p37;

BB1_45:
ld.global.f64 %fd212, [%rd215];
add.f64 %fd213, %fd13, %fd373;
add.f64 %fd214, %fd213, %fd212;
add.s64 %rd171, %rd214, %rd22;
st.global.f64 [%rd171], %fd214;

BB1_46:
shl.b64 %rd196, %rd38, 3;
shl.b64 %rd172, %rd34, 3;
add.s64 %rd215, %rd215, %rd172;
add.s64 %rd214, %rd214, %rd196;
add.s64 %rd216, %rd216, 1;
setp.lt.s64	%p39, %rd216, %rd30;
@%p39 bra BB1_22;

BB1_47:
mov.u32 %r137, %ntid.x;
cvt.u64.u32	%rd174, %r137;
add.s64 %rd206, %rd174, %rd206;
shl.b64 %rd175, %rd32, 1;
or.b64 %rd176, %rd175, 1;
setp.lt.s64	%p40, %rd206, %rd176;
add.s64 %rd205, %rd205, 1;
@%p40 bra BB1_13;

BB1_48:
bar.sync 0;
mov.u32 %r138, %tid.x;
setp.ne.s32	%p41, %r138, 0;
@%p41 bra BB1_63;

add.s64 %rd177, %rd1, -1;
mul.lo.s64 %rd178, %rd177, %rd38;
mul.lo.s64 %rd180, %rd46, %rd37;
add.s64 %rd181, %rd180, %rd178;
shl.b64 %rd182, %rd2, 1;
mul.lo.s64 %rd183, %rd182, %rd39;
add.s64 %rd184, %rd181, %rd183;
cvta.to.global.u64 %rd185, %rd28;
shl.b64 %rd186, %rd184, 3;
add.s64 %rd187, %rd185, %rd186;
add.s64 %rd188, %rd182, -1;
mul.lo.s64 %rd189, %rd188, %rd39;
add.s64 %rd190, %rd181, %rd189;
shl.b64 %rd191, %rd190, 3;
add.s64 %rd192, %rd185, %rd191;
ld.global.f64 %fd39, [%rd192];
ld.global.f64 %fd215, [%rd187];
setp.gt.f64	%p42, %fd215, %fd39;
selp.f64	%fd216, %fd215, %fd39, %p42;
setp.eq.f64	%p43, %fd216, 0dFFF0000000000000;
selp.f64	%fd40, 0d0000000000000000, %fd216, %p43;
sub.f64 %fd41, %fd215, %fd40;
mov.f64 %fd217, 0d4338000000000000;
mov.f64 %fd218, 0d3FF71547652B82FE;
fma.rn.f64 %fd219, %fd41, %fd218, %fd217;
{
.reg .b32 %temp; 
mov.b64 {%r20, %temp}, %fd219;
}
mov.f64 %fd220, 0dC338000000000000;
add.rn.f64 %fd221, %fd219, %fd220;
mov.f64 %fd222, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd223, %fd221, %fd222, %fd41;
mov.f64 %fd224, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd225, %fd221, %fd224, %fd223;
mov.f64 %fd226, 0d3E928AF3FCA213EA;
mov.f64 %fd227, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd228, %fd227, %fd225, %fd226;
mov.f64 %fd229, 0d3EC71DEE62401315;
fma.rn.f64 %fd230, %fd228, %fd225, %fd229;
mov.f64 %fd231, 0d3EFA01997C89EB71;
fma.rn.f64 %fd232, %fd230, %fd225, %fd231;
mov.f64 %fd233, 0d3F2A01A014761F65;
fma.rn.f64 %fd234, %fd232, %fd225, %fd233;
mov.f64 %fd235, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd236, %fd234, %fd225, %fd235;
mov.f64 %fd237, 0d3F81111111122322;
fma.rn.f64 %fd238, %fd236, %fd225, %fd237;
mov.f64 %fd239, 0d3FA55555555502A1;
fma.rn.f64 %fd240, %fd238, %fd225, %fd239;
mov.f64 %fd241, 0d3FC5555555555511;
fma.rn.f64 %fd242, %fd240, %fd225, %fd241;
mov.f64 %fd243, 0d3FE000000000000B;
fma.rn.f64 %fd244, %fd242, %fd225, %fd243;
mov.f64 %fd245, 0d3FF0000000000000;
fma.rn.f64 %fd246, %fd244, %fd225, %fd245;
fma.rn.f64 %fd247, %fd246, %fd225, %fd245;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd247;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd247;
}
shl.b32 %r143, %r20, 20;
add.s32 %r144, %r22, %r143;
mov.b64 %fd374, {%r21, %r144};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r145}, %fd41;
}
mov.b32 %f10, %r145;
abs.f32 %f4, %f10;
setp.lt.f32	%p44, %f4, 0f4086232B;
@%p44 bra BB1_52;

setp.lt.f64	%p45, %fd41, 0d0000000000000000;
add.f64 %fd248, %fd41, 0d7FF0000000000000;
selp.f64	%fd374, 0d0000000000000000, %fd248, %p45;
setp.geu.f32	%p46, %f4, 0f40874800;
@%p46 bra BB1_52;

shr.u32 %r146, %r20, 31;
add.s32 %r147, %r20, %r146;
shr.s32 %r148, %r147, 1;
shl.b32 %r149, %r148, 20;
add.s32 %r150, %r149, %r22;
mov.b64 %fd249, {%r21, %r150};
sub.s32 %r151, %r20, %r148;
shl.b32 %r152, %r151, 20;
add.s32 %r153, %r152, 1072693248;
mov.u32 %r154, 0;
mov.b64 %fd250, {%r154, %r153};
mul.f64 %fd374, %fd249, %fd250;

BB1_52:
mov.f64 %fd359, 0d3FF0000000000000;
sub.f64 %fd46, %fd39, %fd40;
fma.rn.f64 %fd253, %fd46, %fd218, %fd217;
{
.reg .b32 %temp; 
mov.b64 {%r23, %temp}, %fd253;
}
add.rn.f64 %fd255, %fd253, %fd220;
fma.rn.f64 %fd257, %fd255, %fd222, %fd46;
fma.rn.f64 %fd259, %fd255, %fd224, %fd257;
fma.rn.f64 %fd262, %fd227, %fd259, %fd226;
fma.rn.f64 %fd264, %fd262, %fd259, %fd229;
fma.rn.f64 %fd266, %fd264, %fd259, %fd231;
fma.rn.f64 %fd268, %fd266, %fd259, %fd233;
fma.rn.f64 %fd270, %fd268, %fd259, %fd235;
fma.rn.f64 %fd272, %fd270, %fd259, %fd237;
fma.rn.f64 %fd274, %fd272, %fd259, %fd239;
fma.rn.f64 %fd276, %fd274, %fd259, %fd241;
fma.rn.f64 %fd278, %fd276, %fd259, %fd243;
fma.rn.f64 %fd280, %fd278, %fd259, %fd359;
fma.rn.f64 %fd281, %fd280, %fd259, %fd359;
{
.reg .b32 %temp; 
mov.b64 {%r24, %temp}, %fd281;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r25}, %fd281;
}
shl.b32 %r155, %r23, 20;
add.s32 %r156, %r25, %r155;
mov.b64 %fd375, {%r24, %r156};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r157}, %fd46;
}
mov.b32 %f11, %r157;
abs.f32 %f5, %f11;
setp.lt.f32	%p47, %f5, 0f4086232B;
@%p47 bra BB1_55;

setp.lt.f64	%p48, %fd46, 0d0000000000000000;
add.f64 %fd282, %fd46, 0d7FF0000000000000;
selp.f64	%fd375, 0d0000000000000000, %fd282, %p48;
setp.geu.f32	%p49, %f5, 0f40874800;
@%p49 bra BB1_55;

shr.u32 %r158, %r23, 31;
add.s32 %r159, %r23, %r158;
shr.s32 %r160, %r159, 1;
shl.b32 %r161, %r160, 20;
add.s32 %r162, %r161, %r25;
mov.b64 %fd283, {%r24, %r162};
sub.s32 %r163, %r23, %r160;
shl.b32 %r164, %r163, 20;
add.s32 %r165, %r164, 1072693248;
mov.u32 %r166, 0;
mov.b64 %fd284, {%r166, %r165};
mul.f64 %fd375, %fd283, %fd284;

BB1_55:
add.f64 %fd376, %fd374, %fd375;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r192}, %fd376;
}
{
.reg .b32 %temp; 
mov.b64 {%r193, %temp}, %fd376;
}
mov.u32 %r194, -1023;
setp.gt.s32	%p50, %r192, 1048575;
@%p50 bra BB1_57;

mul.f64 %fd376, %fd376, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r192}, %fd376;
}
{
.reg .b32 %temp; 
mov.b64 {%r193, %temp}, %fd376;
}
mov.u32 %r194, -1077;

BB1_57:
add.s32 %r169, %r192, -1;
setp.lt.u32	%p51, %r169, 2146435071;
@%p51 bra BB1_59;
bra.uni BB1_58;

BB1_59:
shr.u32 %r171, %r192, 20;
add.s32 %r195, %r194, %r171;
and.b32 %r172, %r192, -2146435073;
or.b32 %r173, %r172, 1072693248;
mov.b64 %fd377, {%r193, %r173};
setp.lt.s32	%p53, %r173, 1073127583;
@%p53 bra BB1_61;

{
.reg .b32 %temp; 
mov.b64 {%r174, %temp}, %fd377;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r175}, %fd377;
}
add.s32 %r176, %r175, -1048576;
mov.b64 %fd377, {%r174, %r176};
add.s32 %r195, %r195, 1;

BB1_61:
mov.f64 %fd360, 0d3FF0000000000000;
add.f64 %fd288, %fd377, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd287,%fd288;

	neg.f64 %fd289, %fd288;
fma.rn.f64 %fd291, %fd289, %fd287, %fd360;
fma.rn.f64 %fd292, %fd291, %fd291, %fd291;
fma.rn.f64 %fd293, %fd292, %fd287, %fd287;
add.f64 %fd294, %fd377, 0dBFF0000000000000;
mul.f64 %fd295, %fd294, %fd293;
fma.rn.f64 %fd296, %fd294, %fd293, %fd295;
mul.f64 %fd297, %fd296, %fd296;
mov.f64 %fd298, 0d3ED0EE258B7A8B04;
mov.f64 %fd299, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd300, %fd299, %fd297, %fd298;
mov.f64 %fd301, 0d3EF3B2669F02676F;
fma.rn.f64 %fd302, %fd300, %fd297, %fd301;
mov.f64 %fd303, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd304, %fd302, %fd297, %fd303;
mov.f64 %fd305, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd306, %fd304, %fd297, %fd305;
mov.f64 %fd307, 0d3F624924923BE72D;
fma.rn.f64 %fd308, %fd306, %fd297, %fd307;
mov.f64 %fd309, 0d3F8999999999A3C4;
fma.rn.f64 %fd310, %fd308, %fd297, %fd309;
mov.f64 %fd311, 0d3FB5555555555554;
fma.rn.f64 %fd312, %fd310, %fd297, %fd311;
sub.f64 %fd313, %fd294, %fd296;
add.f64 %fd314, %fd313, %fd313;
neg.f64 %fd315, %fd296;
fma.rn.f64 %fd316, %fd315, %fd294, %fd314;
mul.f64 %fd317, %fd293, %fd316;
mul.f64 %fd318, %fd297, %fd312;
fma.rn.f64 %fd319, %fd318, %fd296, %fd317;
xor.b32 %r177, %r195, -2147483648;
mov.u32 %r178, 1127219200;
mov.b64 %fd320, {%r177, %r178};
mov.u32 %r179, -2147483648;
mov.b64 %fd321, {%r179, %r178};
sub.f64 %fd322, %fd320, %fd321;
mov.f64 %fd323, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd324, %fd322, %fd323, %fd296;
neg.f64 %fd325, %fd322;
fma.rn.f64 %fd326, %fd325, %fd323, %fd324;
sub.f64 %fd327, %fd326, %fd296;
sub.f64 %fd328, %fd319, %fd327;
mov.f64 %fd329, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd330, %fd322, %fd329, %fd328;
add.f64 %fd378, %fd324, %fd330;
bra.uni BB1_62;

BB1_58:
mov.f64 %fd285, 0d7FF0000000000000;
fma.rn.f64 %fd286, %fd376, %fd285, %fd285;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r170}, %fd376;
}
mov.b32 %f12, %r170;
setp.eq.f32	%p52, %f12, 0f00000000;
selp.f64	%fd378, 0dFFF0000000000000, %fd286, %p52;

BB1_62:
mov.u32 %r187, %tid.y;
mov.u32 %r186, %ctaid.y;
mov.u32 %r185, %ntid.y;
mad.lo.s32 %r184, %r185, %r186, %r187;
mul.wide.u32 %rd203, %r184, 8;
ld.param.u64 %rd202, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIdiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_7];
add.f64 %fd331, %fd40, %fd378;
neg.f64 %fd332, %fd331;
cvta.to.global.u64 %rd193, %rd202;
add.s64 %rd195, %rd193, %rd203;
st.global.f64 [%rd195], %fd332;

BB1_63:
ret;
}


.visible .entry _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll(
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_0,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_1,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_2,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_3,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_4,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_5,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_6,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_7,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_8,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_9,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_10,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_11,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_12,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_13,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_14,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_15,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_16,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_17
)
{
.reg .pred %p<47>;
.reg .b16 %rs<6>;
.reg .f32 %f<169>;
.reg .b32 %r<73>;
.reg .b64 %rd<215>;


ld.param.u64 %rd27, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_0];
ld.param.u64 %rd28, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_1];
ld.param.u64 %rd41, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_2];
ld.param.u64 %rd29, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_3];
ld.param.u64 %rd30, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_4];
ld.param.u64 %rd42, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_5];
ld.param.u64 %rd31, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_6];
ld.param.u64 %rd33, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_8];
ld.param.u64 %rd34, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_9];
ld.param.u64 %rd35, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_10];
ld.param.u64 %rd36, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_11];
ld.param.u64 %rd37, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_12];
ld.param.u64 %rd38, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_13];
ld.param.u64 %rd43, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_14];
ld.param.u64 %rd39, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_15];
ld.param.u64 %rd44, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_16];
ld.param.u64 %rd40, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_17];
cvta.to.global.u64 %rd45, %rd43;
mov.u32 %r1, %ntid.y;
mov.u32 %r2, %ctaid.y;
mov.u32 %r3, %tid.y;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd46, %r4;
cvta.to.global.u64 %rd47, %rd41;
mul.wide.u32 %rd48, %r4, 8;
add.s64 %rd49, %rd47, %rd48;
ld.global.nc.u64 %rd1, [%rd49];
cvta.to.global.u64 %rd50, %rd42;
add.s64 %rd51, %rd50, %rd48;
ld.global.nc.u64 %rd2, [%rd51];
add.s64 %rd52, %rd45, %rd48;
ld.global.nc.u64 %rd3, [%rd52];
setp.ge.s64	%p2, %rd46, %rd44;
@%p2 bra BB2_38;

setp.lt.s64	%p3, %rd31, 0;
@%p3 bra BB2_11;

mov.u64 %rd202, 0;

BB2_3:
mov.u32 %r5, %tid.x;
cvt.u64.u32	%rd54, %r5;
add.s64 %rd5, %rd54, %rd202;
mov.f32 %f160, 0fFF800000;
setp.eq.s64	%p4, %rd5, 0;
@%p4 bra BB2_7;
bra.uni BB2_4;

BB2_7:
cvta.to.global.u64 %rd66, %rd28;
mul.lo.s64 %rd68, %rd46, %rd34;
mul.lo.s64 %rd69, %rd40, %rd35;
add.s64 %rd70, %rd68, %rd69;
shl.b64 %rd71, %rd70, 2;
add.s64 %rd72, %rd66, %rd71;
ld.global.f32 %f160, [%rd72];
bra.uni BB2_8;

BB2_4:
setp.ne.s64	%p5, %rd5, 1;
@%p5 bra BB2_8;

setp.lt.s64	%p6, %rd2, 1;
@%p6 bra BB2_8;

cvta.to.global.u64 %rd55, %rd30;
shl.b64 %rd56, %rd3, 3;
add.s64 %rd57, %rd55, %rd56;
ld.global.nc.u64 %rd58, [%rd57];
mul.lo.s64 %rd59, %rd58, %rd35;
mul.lo.s64 %rd61, %rd46, %rd34;
add.s64 %rd62, %rd59, %rd61;
cvta.to.global.u64 %rd63, %rd28;
shl.b64 %rd64, %rd62, 2;
add.s64 %rd65, %rd63, %rd64;
ld.global.f32 %f160, [%rd65];

BB2_8:
shl.b64 %rd73, %rd31, 1;
or.b64 %rd74, %rd73, 1;
setp.ge.s64	%p7, %rd5, %rd74;
@%p7 bra BB2_10;

mul.lo.s64 %rd75, %rd5, %rd38;
mul.lo.s64 %rd77, %rd46, %rd36;
add.s64 %rd78, %rd75, %rd77;
cvta.to.global.u64 %rd79, %rd27;
shl.b64 %rd80, %rd78, 2;
add.s64 %rd81, %rd79, %rd80;
st.global.f32 [%rd81], %f160;

BB2_10:
mov.u32 %r18, %ntid.x;
cvt.u64.u32	%rd82, %r18;
add.s64 %rd202, %rd82, %rd202;
setp.lt.s64	%p8, %rd202, %rd74;
@%p8 bra BB2_3;

BB2_11:
@%p3 bra BB2_34;

mov.u64 %rd204, 0;
mov.u64 %rd203, %rd204;

BB2_13:
mov.u32 %r19, %tid.x;
cvt.u64.u32	%rd87, %r19;
add.s64 %rd9, %rd87, %rd204;
shl.b64 %rd88, %rd2, 1;
or.b64 %rd89, %rd88, 1;
mov.u16 %rs5, 0;
setp.ge.s64	%p10, %rd9, %rd89;
mov.u64 %rd209, %rd40;
@%p10 bra BB2_20;

and.b64 %rd90, %rd9, 1;
setp.eq.b64	%p11, %rd90, 1;
mov.u64 %rd211, %rd40;
@!%p11 bra BB2_16;
bra.uni BB2_15;

BB2_15:
shr.u64 %rd91, %rd9, 63;
add.s64 %rd92, %rd9, %rd91;
shr.u64 %rd93, %rd92, 1;
mul.lo.s64 %rd94, %rd93, %rd39;
add.s64 %rd95, %rd94, %rd3;
cvta.to.global.u64 %rd96, %rd30;
shl.b64 %rd97, %rd95, 3;
add.s64 %rd98, %rd96, %rd97;
ld.global.nc.u64 %rd211, [%rd98];

BB2_16:
mov.u64 %rd11, %rd211;
setp.lt.s64	%p12, %rd9, 2;
mov.u64 %rd209, %rd11;
@%p12 bra BB2_20;

add.s64 %rd12, %rd9, -2;
and.b64 %rd99, %rd12, 1;
setp.eq.b64	%p13, %rd99, 1;
mov.u64 %rd210, %rd40;
@!%p13 bra BB2_19;
bra.uni BB2_18;

BB2_18:
shr.u64 %rd100, %rd12, 63;
add.s64 %rd101, %rd12, %rd100;
shr.u64 %rd102, %rd101, 1;
mul.lo.s64 %rd103, %rd102, %rd39;
add.s64 %rd104, %rd103, %rd3;
cvta.to.global.u64 %rd105, %rd30;
shl.b64 %rd106, %rd104, 3;
add.s64 %rd107, %rd105, %rd106;
ld.global.nc.u64 %rd210, [%rd107];

BB2_19:
setp.ne.s64	%p14, %rd210, %rd11;
selp.u16	%rs5, 1, 0, %p14;
mov.u64 %rd208, %rd11;
mov.u64 %rd209, %rd208;

BB2_20:
mov.u64 %rd15, %rd209;
setp.lt.s64	%p15, %rd29, 2;
@%p15 bra BB2_33;

ld.param.u64 %rd201, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_10];
ld.param.u64 %rd197, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_1];
ld.param.u64 %rd196, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_9];
mov.u32 %r20, %ntid.x;
cvt.u64.u32	%rd109, %r20;
mul.lo.s64 %rd110, %rd38, %rd109;
mul.lo.s64 %rd111, %rd110, %rd203;
cvta.to.global.u64 %rd112, %rd27;
shl.b64 %rd113, %rd111, 2;
add.s64 %rd212, %rd112, %rd113;
mul.lo.s64 %rd114, %rd201, %rd15;
mul.lo.s64 %rd116, %rd196, %rd46;
add.s64 %rd117, %rd33, %rd116;
cvta.to.global.u64 %rd118, %rd197;
shl.b64 %rd119, %rd117, 2;
add.s64 %rd120, %rd118, %rd119;
shl.b64 %rd121, %rd114, 2;
add.s64 %rd213, %rd120, %rd121;
mov.u64 %rd214, 1;

BB2_22:
shl.b64 %rd199, %rd2, 1;
or.b64 %rd198, %rd199, 1;
setp.lt.s64	%p1, %rd9, %rd198;
bar.sync 0;
setp.lt.s64	%p16, %rd214, %rd1;
setp.gt.s64	%p17, %rd2, 0;
and.pred %p18, %p16, %p17;
and.pred %p19, %p18, %p1;
mul.lo.s64 %rd125, %rd38, %rd87;
shl.b64 %rd126, %rd125, 2;
mul.lo.s64 %rd128, %rd36, %rd46;
shl.b64 %rd129, %rd128, 2;
add.s64 %rd130, %rd126, %rd129;
shl.b64 %rd131, %rd37, 2;
add.s64 %rd21, %rd130, %rd131;
@%p19 bra BB2_25;
bra.uni BB2_23;

BB2_25:
add.s64 %rd142, %rd212, %rd130;
ld.global.f32 %f4, [%rd142];
mov.f32 %f25, 0fFF800000;
setp.lt.s64	%p21, %rd9, 1;
mov.f32 %f163, %f4;
mov.f32 %f166, %f25;
@%p21 bra BB2_27;

add.s64 %rd144, %rd87, -1;
mul.lo.s64 %rd145, %rd38, %rd144;
shl.b64 %rd146, %rd145, 2;
add.s64 %rd150, %rd146, %rd129;
add.s64 %rd151, %rd212, %rd150;
ld.global.f32 %f5, [%rd151];
setp.gt.f32	%p22, %f5, %f4;
selp.f32	%f6, %f5, %f4, %p22;
mov.f32 %f163, %f6;
mov.f32 %f166, %f5;

BB2_27:
mov.f32 %f8, %f166;
mov.f32 %f161, %f163;
mov.f32 %f162, %f161;
setp.eq.s16	%p23, %rs5, 0;
mov.f32 %f165, %f25;
@%p23 bra BB2_29;

add.s64 %rd153, %rd87, -2;
mul.lo.s64 %rd154, %rd38, %rd153;
shl.b64 %rd155, %rd154, 2;
add.s64 %rd159, %rd155, %rd129;
add.s64 %rd160, %rd212, %rd159;
ld.global.f32 %f165, [%rd160];
setp.gt.f32	%p24, %f165, %f162;
selp.f32	%f162, %f165, %f162, %p24;

BB2_29:
setp.eq.f32	%p25, %f162, 0fFF800000;
selp.f32	%f13, 0f00000000, %f162, %p25;
sub.f32 %f33, %f4, %f13;
mul.f32 %f34, %f33, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f35, %f34;
mov.f32 %f36, 0fBF317200;
fma.rn.f32 %f37, %f35, %f36, %f33;
mov.f32 %f38, 0fB5BFBE8E;
fma.rn.f32 %f39, %f35, %f38, %f37;
mul.f32 %f28, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f27,%f28;

	add.f32 %f40, %f35, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f27, %f41;
setp.lt.f32	%p26, %f33, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p26;
setp.gt.f32	%p27, %f33, 0f42D20000;
selp.f32	%f44, 0f7F800000, %f43, %p27;
sub.f32 %f45, %f8, %f13;
mul.f32 %f46, %f45, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f47, %f46;
fma.rn.f32 %f48, %f47, %f36, %f45;
fma.rn.f32 %f49, %f47, %f38, %f48;
mul.f32 %f30, %f49, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f29,%f30;

	add.f32 %f50, %f47, 0f00000000;
ex2.approx.f32 %f51, %f50;
mul.f32 %f52, %f29, %f51;
setp.lt.f32	%p28, %f45, 0fC2D20000;
selp.f32	%f53, 0f00000000, %f52, %p28;
setp.gt.f32	%p29, %f45, 0f42D20000;
selp.f32	%f54, 0f7F800000, %f53, %p29;
add.f32 %f55, %f44, %f54;
sub.f32 %f56, %f165, %f13;
mul.f32 %f57, %f56, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f58, %f57;
fma.rn.f32 %f59, %f58, %f36, %f56;
fma.rn.f32 %f60, %f58, %f38, %f59;
mul.f32 %f32, %f60, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f31,%f32;

	add.f32 %f61, %f58, 0f00000000;
ex2.approx.f32 %f62, %f61;
mul.f32 %f63, %f31, %f62;
setp.lt.f32	%p30, %f56, 0fC2D20000;
selp.f32	%f64, 0f00000000, %f63, %p30;
setp.gt.f32	%p31, %f56, 0f42D20000;
selp.f32	%f65, 0f7F800000, %f64, %p31;
add.f32 %f66, %f55, %f65;
setp.lt.f32	%p32, %f66, 0f00800000;
mul.f32 %f67, %f66, 0f4B000000;
selp.f32	%f14, %f67, %f66, %p32;
selp.f32	%f68, 0fC1B80000, 0f00000000, %p32;
mov.b32 %r46, %f14;
add.s32 %r47, %r46, -1059760811;
and.b32 %r48, %r47, -8388608;
sub.s32 %r49, %r46, %r48;
mov.b32 %f69, %r49;
cvt.rn.f32.s32	%f70, %r48;
mov.f32 %f71, 0f34000000;
fma.rn.f32 %f72, %f70, %f71, %f68;
add.f32 %f73, %f69, 0fBF800000;
mov.f32 %f74, 0f3E1039F6;
mov.f32 %f75, 0fBE055027;
fma.rn.f32 %f76, %f75, %f73, %f74;
mov.f32 %f77, 0fBDF8CDCC;
fma.rn.f32 %f78, %f76, %f73, %f77;
mov.f32 %f79, 0f3E0F2955;
fma.rn.f32 %f80, %f78, %f73, %f79;
mov.f32 %f81, 0fBE2AD8B9;
fma.rn.f32 %f82, %f80, %f73, %f81;
mov.f32 %f83, 0f3E4CED0B;
fma.rn.f32 %f84, %f82, %f73, %f83;
mov.f32 %f85, 0fBE7FFF22;
fma.rn.f32 %f86, %f84, %f73, %f85;
mov.f32 %f87, 0f3EAAAA78;
fma.rn.f32 %f88, %f86, %f73, %f87;
mov.f32 %f89, 0fBF000000;
fma.rn.f32 %f90, %f88, %f73, %f89;
mul.f32 %f91, %f90, %f73;
fma.rn.f32 %f92, %f91, %f73, %f73;
mov.f32 %f93, 0f3F317218;
fma.rn.f32 %f167, %f72, %f93, %f92;
setp.lt.u32	%p33, %r46, 2139095040;
@%p33 bra BB2_31;

mov.f32 %f94, 0f7F800000;
fma.rn.f32 %f167, %f14, %f94, %f94;

BB2_31:
setp.eq.f32	%p34, %f14, 0f00000000;
selp.f32	%f95, 0fFF800000, %f167, %p34;
add.f32 %f96, %f13, %f95;
ld.global.f32 %f97, [%rd213];
add.f32 %f98, %f97, %f96;
add.s64 %rd170, %rd212, %rd21;
st.global.f32 [%rd170], %f98;
bra.uni BB2_32;

BB2_23:
shl.b64 %rd132, %rd31, 1;
or.b64 %rd133, %rd132, 1;
setp.ge.s64	%p20, %rd9, %rd133;
@%p20 bra BB2_32;

add.s64 %rd134, %rd212, %rd21;
mov.u32 %r30, -8388608;
st.global.u32 [%rd134], %r30;

BB2_32:
shl.b64 %rd195, %rd37, 2;
shl.b64 %rd171, %rd33, 2;
add.s64 %rd213, %rd213, %rd171;
add.s64 %rd212, %rd212, %rd195;
add.s64 %rd214, %rd214, 1;
setp.lt.s64	%p35, %rd214, %rd29;
@%p35 bra BB2_22;

BB2_33:
mov.u32 %r55, %ntid.x;
cvt.u64.u32	%rd173, %r55;
add.s64 %rd204, %rd173, %rd204;
shl.b64 %rd174, %rd31, 1;
or.b64 %rd175, %rd174, 1;
setp.lt.s64	%p36, %rd204, %rd175;
add.s64 %rd203, %rd203, 1;
@%p36 bra BB2_13;

BB2_34:
bar.sync 0;
mov.u32 %r56, %tid.x;
setp.ne.s32	%p37, %r56, 0;
@%p37 bra BB2_38;

add.s64 %rd176, %rd1, -1;
mul.lo.s64 %rd177, %rd176, %rd37;
mul.lo.s64 %rd179, %rd46, %rd36;
add.s64 %rd180, %rd179, %rd177;
shl.b64 %rd181, %rd2, 1;
mul.lo.s64 %rd182, %rd181, %rd38;
add.s64 %rd183, %rd180, %rd182;
cvta.to.global.u64 %rd184, %rd27;
shl.b64 %rd185, %rd183, 2;
add.s64 %rd186, %rd184, %rd185;
add.s64 %rd187, %rd181, -1;
mul.lo.s64 %rd188, %rd187, %rd38;
add.s64 %rd189, %rd180, %rd188;
shl.b64 %rd190, %rd189, 2;
add.s64 %rd191, %rd184, %rd190;
ld.global.f32 %f103, [%rd191];
ld.global.f32 %f104, [%rd186];
setp.gt.f32	%p38, %f104, %f103;
selp.f32	%f105, %f104, %f103, %p38;
setp.eq.f32	%p39, %f105, 0fFF800000;
selp.f32	%f18, 0f00000000, %f105, %p39;
sub.f32 %f106, %f104, %f18;
mul.f32 %f107, %f106, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f108, %f107;
mov.f32 %f109, 0fBF317200;
fma.rn.f32 %f110, %f108, %f109, %f106;
mov.f32 %f111, 0fB5BFBE8E;
fma.rn.f32 %f112, %f108, %f111, %f110;
mul.f32 %f100, %f112, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f99,%f100;

	add.f32 %f113, %f108, 0f00000000;
ex2.approx.f32 %f114, %f113;
mul.f32 %f115, %f99, %f114;
setp.lt.f32	%p40, %f106, 0fC2D20000;
selp.f32	%f116, 0f00000000, %f115, %p40;
setp.gt.f32	%p41, %f106, 0f42D20000;
selp.f32	%f117, 0f7F800000, %f116, %p41;
sub.f32 %f118, %f103, %f18;
mul.f32 %f119, %f118, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f120, %f119;
fma.rn.f32 %f121, %f120, %f109, %f118;
fma.rn.f32 %f122, %f120, %f111, %f121;
mul.f32 %f102, %f122, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f101,%f102;

	add.f32 %f123, %f120, 0f00000000;
ex2.approx.f32 %f124, %f123;
mul.f32 %f125, %f101, %f124;
setp.lt.f32	%p42, %f118, 0fC2D20000;
selp.f32	%f126, 0f00000000, %f125, %p42;
setp.gt.f32	%p43, %f118, 0f42D20000;
selp.f32	%f127, 0f7F800000, %f126, %p43;
add.f32 %f128, %f117, %f127;
setp.lt.f32	%p44, %f128, 0f00800000;
mul.f32 %f129, %f128, 0f4B000000;
selp.f32	%f19, %f129, %f128, %p44;
selp.f32	%f130, 0fC1B80000, 0f00000000, %p44;
mov.b32 %r61, %f19;
add.s32 %r62, %r61, -1059760811;
and.b32 %r63, %r62, -8388608;
sub.s32 %r64, %r61, %r63;
mov.b32 %f131, %r64;
cvt.rn.f32.s32	%f132, %r63;
mov.f32 %f133, 0f34000000;
fma.rn.f32 %f134, %f132, %f133, %f130;
add.f32 %f135, %f131, 0fBF800000;
mov.f32 %f136, 0f3E1039F6;
mov.f32 %f137, 0fBE055027;
fma.rn.f32 %f138, %f137, %f135, %f136;
mov.f32 %f139, 0fBDF8CDCC;
fma.rn.f32 %f140, %f138, %f135, %f139;
mov.f32 %f141, 0f3E0F2955;
fma.rn.f32 %f142, %f140, %f135, %f141;
mov.f32 %f143, 0fBE2AD8B9;
fma.rn.f32 %f144, %f142, %f135, %f143;
mov.f32 %f145, 0f3E4CED0B;
fma.rn.f32 %f146, %f144, %f135, %f145;
mov.f32 %f147, 0fBE7FFF22;
fma.rn.f32 %f148, %f146, %f135, %f147;
mov.f32 %f149, 0f3EAAAA78;
fma.rn.f32 %f150, %f148, %f135, %f149;
mov.f32 %f151, 0fBF000000;
fma.rn.f32 %f152, %f150, %f135, %f151;
mul.f32 %f153, %f152, %f135;
fma.rn.f32 %f154, %f153, %f135, %f135;
mov.f32 %f155, 0f3F317218;
fma.rn.f32 %f168, %f134, %f155, %f154;
setp.lt.u32	%p45, %r61, 2139095040;
@%p45 bra BB2_37;

mov.f32 %f156, 0f7F800000;
fma.rn.f32 %f168, %f19, %f156, %f156;

BB2_37:
mov.u32 %r72, %tid.y;
mov.u32 %r71, %ctaid.y;
mov.u32 %r70, %ntid.y;
mad.lo.s32 %r69, %r70, %r71, %r72;
ld.param.u64 %rd200, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_7];
setp.eq.f32	%p46, %f19, 0f00000000;
selp.f32	%f157, 0fFF800000, %f168, %p46;
add.f32 %f158, %f18, %f157;
neg.f32 %f159, %f158;
cvta.to.global.u64 %rd192, %rd200;
mul.wide.u32 %rd193, %r69, 4;
add.s64 %rd194, %rd192, %rd193;
st.global.f32 [%rd194], %f159;

BB2_38:
ret;
}


.visible .entry _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll(
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_0,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_1,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_2,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_3,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_4,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_5,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_6,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_7,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_8,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_9,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_10,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_11,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_12,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_13,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_14,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_15,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_16,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_17
)
{
.reg .pred %p<47>;
.reg .b16 %rs<6>;
.reg .f32 %f<169>;
.reg .b32 %r<76>;
.reg .b64 %rd<215>;


ld.param.u64 %rd27, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_0];
ld.param.u64 %rd28, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_1];
ld.param.u64 %rd41, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_2];
ld.param.u64 %rd29, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_3];
ld.param.u64 %rd30, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_4];
ld.param.u64 %rd42, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_5];
ld.param.u64 %rd31, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_6];
ld.param.u64 %rd33, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_8];
ld.param.u64 %rd34, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_9];
ld.param.u64 %rd35, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_10];
ld.param.u64 %rd36, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_11];
ld.param.u64 %rd37, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_12];
ld.param.u64 %rd38, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_13];
ld.param.u64 %rd43, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_14];
ld.param.u64 %rd39, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_15];
ld.param.u64 %rd44, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_16];
ld.param.u64 %rd40, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_17];
cvta.to.global.u64 %rd45, %rd43;
mov.u32 %r1, %ntid.y;
mov.u32 %r2, %ctaid.y;
mov.u32 %r3, %tid.y;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd46, %r4;
cvta.to.global.u64 %rd47, %rd41;
mul.wide.u32 %rd48, %r4, 8;
add.s64 %rd49, %rd47, %rd48;
ld.global.nc.u64 %rd1, [%rd49];
cvta.to.global.u64 %rd50, %rd42;
add.s64 %rd51, %rd50, %rd48;
ld.global.nc.u64 %rd2, [%rd51];
add.s64 %rd52, %rd45, %rd48;
ld.global.nc.u64 %rd3, [%rd52];
setp.ge.s64	%p2, %rd46, %rd44;
@%p2 bra BB3_38;

setp.lt.s64	%p3, %rd31, 0;
@%p3 bra BB3_11;

mov.u64 %rd202, 0;

BB3_3:
mov.u32 %r5, %tid.x;
cvt.u64.u32	%rd54, %r5;
add.s64 %rd5, %rd54, %rd202;
mov.f32 %f160, 0fFF800000;
setp.eq.s64	%p4, %rd5, 0;
@%p4 bra BB3_7;
bra.uni BB3_4;

BB3_7:
cvta.to.global.u64 %rd66, %rd28;
mul.lo.s64 %rd68, %rd46, %rd34;
mul.lo.s64 %rd69, %rd40, %rd35;
add.s64 %rd70, %rd68, %rd69;
shl.b64 %rd71, %rd70, 2;
add.s64 %rd72, %rd66, %rd71;
ld.global.f32 %f160, [%rd72];
bra.uni BB3_8;

BB3_4:
setp.ne.s64	%p5, %rd5, 1;
@%p5 bra BB3_8;

setp.lt.s64	%p6, %rd2, 1;
@%p6 bra BB3_8;

cvta.to.global.u64 %rd55, %rd30;
shl.b64 %rd56, %rd3, 2;
add.s64 %rd57, %rd55, %rd56;
ld.global.nc.u32 %r6, [%rd57];
cvt.s64.s32	%rd58, %r6;
mul.lo.s64 %rd59, %rd58, %rd35;
mul.lo.s64 %rd61, %rd46, %rd34;
add.s64 %rd62, %rd59, %rd61;
cvta.to.global.u64 %rd63, %rd28;
shl.b64 %rd64, %rd62, 2;
add.s64 %rd65, %rd63, %rd64;
ld.global.f32 %f160, [%rd65];

BB3_8:
shl.b64 %rd73, %rd31, 1;
or.b64 %rd74, %rd73, 1;
setp.ge.s64	%p7, %rd5, %rd74;
@%p7 bra BB3_10;

mul.lo.s64 %rd75, %rd5, %rd38;
mul.lo.s64 %rd77, %rd46, %rd36;
add.s64 %rd78, %rd75, %rd77;
cvta.to.global.u64 %rd79, %rd27;
shl.b64 %rd80, %rd78, 2;
add.s64 %rd81, %rd79, %rd80;
st.global.f32 [%rd81], %f160;

BB3_10:
mov.u32 %r19, %ntid.x;
cvt.u64.u32	%rd82, %r19;
add.s64 %rd202, %rd82, %rd202;
setp.lt.s64	%p8, %rd202, %rd74;
@%p8 bra BB3_3;

BB3_11:
@%p3 bra BB3_34;

mov.u64 %rd204, 0;
mov.u64 %rd203, %rd204;

BB3_13:
mov.u32 %r20, %tid.x;
cvt.u64.u32	%rd87, %r20;
add.s64 %rd9, %rd87, %rd204;
shl.b64 %rd88, %rd2, 1;
or.b64 %rd89, %rd88, 1;
mov.u16 %rs5, 0;
setp.ge.s64	%p10, %rd9, %rd89;
mov.u64 %rd209, %rd40;
@%p10 bra BB3_20;

and.b64 %rd90, %rd9, 1;
setp.eq.b64	%p11, %rd90, 1;
mov.u64 %rd211, %rd40;
@!%p11 bra BB3_16;
bra.uni BB3_15;

BB3_15:
shr.u64 %rd91, %rd9, 63;
add.s64 %rd92, %rd9, %rd91;
shr.u64 %rd93, %rd92, 1;
mul.lo.s64 %rd94, %rd93, %rd39;
add.s64 %rd95, %rd94, %rd3;
cvta.to.global.u64 %rd96, %rd30;
shl.b64 %rd97, %rd95, 2;
add.s64 %rd98, %rd96, %rd97;
ld.global.nc.u32 %r21, [%rd98];
cvt.s64.s32	%rd211, %r21;

BB3_16:
mov.u64 %rd11, %rd211;
setp.lt.s64	%p12, %rd9, 2;
mov.u64 %rd209, %rd11;
@%p12 bra BB3_20;

add.s64 %rd12, %rd9, -2;
and.b64 %rd99, %rd12, 1;
setp.eq.b64	%p13, %rd99, 1;
mov.u64 %rd210, %rd40;
@!%p13 bra BB3_19;
bra.uni BB3_18;

BB3_18:
shr.u64 %rd100, %rd12, 63;
add.s64 %rd101, %rd12, %rd100;
shr.u64 %rd102, %rd101, 1;
mul.lo.s64 %rd103, %rd102, %rd39;
add.s64 %rd104, %rd103, %rd3;
cvta.to.global.u64 %rd105, %rd30;
shl.b64 %rd106, %rd104, 2;
add.s64 %rd107, %rd105, %rd106;
ld.global.nc.u32 %r22, [%rd107];
cvt.s64.s32	%rd210, %r22;

BB3_19:
setp.ne.s64	%p14, %rd210, %rd11;
selp.u16	%rs5, 1, 0, %p14;
mov.u64 %rd208, %rd11;
mov.u64 %rd209, %rd208;

BB3_20:
mov.u64 %rd15, %rd209;
setp.lt.s64	%p15, %rd29, 2;
@%p15 bra BB3_33;

ld.param.u64 %rd201, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_10];
ld.param.u64 %rd197, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_1];
ld.param.u64 %rd196, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_9];
mov.u32 %r23, %ntid.x;
cvt.u64.u32	%rd109, %r23;
mul.lo.s64 %rd110, %rd38, %rd109;
mul.lo.s64 %rd111, %rd110, %rd203;
cvta.to.global.u64 %rd112, %rd27;
shl.b64 %rd113, %rd111, 2;
add.s64 %rd212, %rd112, %rd113;
mul.lo.s64 %rd114, %rd201, %rd15;
mul.lo.s64 %rd116, %rd196, %rd46;
add.s64 %rd117, %rd33, %rd116;
cvta.to.global.u64 %rd118, %rd197;
shl.b64 %rd119, %rd117, 2;
add.s64 %rd120, %rd118, %rd119;
shl.b64 %rd121, %rd114, 2;
add.s64 %rd213, %rd120, %rd121;
mov.u64 %rd214, 1;

BB3_22:
shl.b64 %rd199, %rd2, 1;
or.b64 %rd198, %rd199, 1;
setp.lt.s64	%p1, %rd9, %rd198;
bar.sync 0;
setp.lt.s64	%p16, %rd214, %rd1;
setp.gt.s64	%p17, %rd2, 0;
and.pred %p18, %p16, %p17;
and.pred %p19, %p18, %p1;
mul.lo.s64 %rd125, %rd38, %rd87;
shl.b64 %rd126, %rd125, 2;
mul.lo.s64 %rd128, %rd36, %rd46;
shl.b64 %rd129, %rd128, 2;
add.s64 %rd130, %rd126, %rd129;
shl.b64 %rd131, %rd37, 2;
add.s64 %rd21, %rd130, %rd131;
@%p19 bra BB3_25;
bra.uni BB3_23;

BB3_25:
add.s64 %rd142, %rd212, %rd130;
ld.global.f32 %f4, [%rd142];
mov.f32 %f25, 0fFF800000;
setp.lt.s64	%p21, %rd9, 1;
mov.f32 %f163, %f4;
mov.f32 %f166, %f25;
@%p21 bra BB3_27;

add.s64 %rd144, %rd87, -1;
mul.lo.s64 %rd145, %rd38, %rd144;
shl.b64 %rd146, %rd145, 2;
add.s64 %rd150, %rd146, %rd129;
add.s64 %rd151, %rd212, %rd150;
ld.global.f32 %f5, [%rd151];
setp.gt.f32	%p22, %f5, %f4;
selp.f32	%f6, %f5, %f4, %p22;
mov.f32 %f163, %f6;
mov.f32 %f166, %f5;

BB3_27:
mov.f32 %f8, %f166;
mov.f32 %f161, %f163;
mov.f32 %f162, %f161;
setp.eq.s16	%p23, %rs5, 0;
mov.f32 %f165, %f25;
@%p23 bra BB3_29;

add.s64 %rd153, %rd87, -2;
mul.lo.s64 %rd154, %rd38, %rd153;
shl.b64 %rd155, %rd154, 2;
add.s64 %rd159, %rd155, %rd129;
add.s64 %rd160, %rd212, %rd159;
ld.global.f32 %f165, [%rd160];
setp.gt.f32	%p24, %f165, %f162;
selp.f32	%f162, %f165, %f162, %p24;

BB3_29:
setp.eq.f32	%p25, %f162, 0fFF800000;
selp.f32	%f13, 0f00000000, %f162, %p25;
sub.f32 %f33, %f4, %f13;
mul.f32 %f34, %f33, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f35, %f34;
mov.f32 %f36, 0fBF317200;
fma.rn.f32 %f37, %f35, %f36, %f33;
mov.f32 %f38, 0fB5BFBE8E;
fma.rn.f32 %f39, %f35, %f38, %f37;
mul.f32 %f28, %f39, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f27,%f28;

	add.f32 %f40, %f35, 0f00000000;
ex2.approx.f32 %f41, %f40;
mul.f32 %f42, %f27, %f41;
setp.lt.f32	%p26, %f33, 0fC2D20000;
selp.f32	%f43, 0f00000000, %f42, %p26;
setp.gt.f32	%p27, %f33, 0f42D20000;
selp.f32	%f44, 0f7F800000, %f43, %p27;
sub.f32 %f45, %f8, %f13;
mul.f32 %f46, %f45, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f47, %f46;
fma.rn.f32 %f48, %f47, %f36, %f45;
fma.rn.f32 %f49, %f47, %f38, %f48;
mul.f32 %f30, %f49, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f29,%f30;

	add.f32 %f50, %f47, 0f00000000;
ex2.approx.f32 %f51, %f50;
mul.f32 %f52, %f29, %f51;
setp.lt.f32	%p28, %f45, 0fC2D20000;
selp.f32	%f53, 0f00000000, %f52, %p28;
setp.gt.f32	%p29, %f45, 0f42D20000;
selp.f32	%f54, 0f7F800000, %f53, %p29;
add.f32 %f55, %f44, %f54;
sub.f32 %f56, %f165, %f13;
mul.f32 %f57, %f56, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f58, %f57;
fma.rn.f32 %f59, %f58, %f36, %f56;
fma.rn.f32 %f60, %f58, %f38, %f59;
mul.f32 %f32, %f60, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f31,%f32;

	add.f32 %f61, %f58, 0f00000000;
ex2.approx.f32 %f62, %f61;
mul.f32 %f63, %f31, %f62;
setp.lt.f32	%p30, %f56, 0fC2D20000;
selp.f32	%f64, 0f00000000, %f63, %p30;
setp.gt.f32	%p31, %f56, 0f42D20000;
selp.f32	%f65, 0f7F800000, %f64, %p31;
add.f32 %f66, %f55, %f65;
setp.lt.f32	%p32, %f66, 0f00800000;
mul.f32 %f67, %f66, 0f4B000000;
selp.f32	%f14, %f67, %f66, %p32;
selp.f32	%f68, 0fC1B80000, 0f00000000, %p32;
mov.b32 %r49, %f14;
add.s32 %r50, %r49, -1059760811;
and.b32 %r51, %r50, -8388608;
sub.s32 %r52, %r49, %r51;
mov.b32 %f69, %r52;
cvt.rn.f32.s32	%f70, %r51;
mov.f32 %f71, 0f34000000;
fma.rn.f32 %f72, %f70, %f71, %f68;
add.f32 %f73, %f69, 0fBF800000;
mov.f32 %f74, 0f3E1039F6;
mov.f32 %f75, 0fBE055027;
fma.rn.f32 %f76, %f75, %f73, %f74;
mov.f32 %f77, 0fBDF8CDCC;
fma.rn.f32 %f78, %f76, %f73, %f77;
mov.f32 %f79, 0f3E0F2955;
fma.rn.f32 %f80, %f78, %f73, %f79;
mov.f32 %f81, 0fBE2AD8B9;
fma.rn.f32 %f82, %f80, %f73, %f81;
mov.f32 %f83, 0f3E4CED0B;
fma.rn.f32 %f84, %f82, %f73, %f83;
mov.f32 %f85, 0fBE7FFF22;
fma.rn.f32 %f86, %f84, %f73, %f85;
mov.f32 %f87, 0f3EAAAA78;
fma.rn.f32 %f88, %f86, %f73, %f87;
mov.f32 %f89, 0fBF000000;
fma.rn.f32 %f90, %f88, %f73, %f89;
mul.f32 %f91, %f90, %f73;
fma.rn.f32 %f92, %f91, %f73, %f73;
mov.f32 %f93, 0f3F317218;
fma.rn.f32 %f167, %f72, %f93, %f92;
setp.lt.u32	%p33, %r49, 2139095040;
@%p33 bra BB3_31;

mov.f32 %f94, 0f7F800000;
fma.rn.f32 %f167, %f14, %f94, %f94;

BB3_31:
setp.eq.f32	%p34, %f14, 0f00000000;
selp.f32	%f95, 0fFF800000, %f167, %p34;
add.f32 %f96, %f13, %f95;
ld.global.f32 %f97, [%rd213];
add.f32 %f98, %f97, %f96;
add.s64 %rd170, %rd212, %rd21;
st.global.f32 [%rd170], %f98;
bra.uni BB3_32;

BB3_23:
shl.b64 %rd132, %rd31, 1;
or.b64 %rd133, %rd132, 1;
setp.ge.s64	%p20, %rd9, %rd133;
@%p20 bra BB3_32;

add.s64 %rd134, %rd212, %rd21;
mov.u32 %r33, -8388608;
st.global.u32 [%rd134], %r33;

BB3_32:
shl.b64 %rd195, %rd37, 2;
shl.b64 %rd171, %rd33, 2;
add.s64 %rd213, %rd213, %rd171;
add.s64 %rd212, %rd212, %rd195;
add.s64 %rd214, %rd214, 1;
setp.lt.s64	%p35, %rd214, %rd29;
@%p35 bra BB3_22;

BB3_33:
mov.u32 %r58, %ntid.x;
cvt.u64.u32	%rd173, %r58;
add.s64 %rd204, %rd173, %rd204;
shl.b64 %rd174, %rd31, 1;
or.b64 %rd175, %rd174, 1;
setp.lt.s64	%p36, %rd204, %rd175;
add.s64 %rd203, %rd203, 1;
@%p36 bra BB3_13;

BB3_34:
bar.sync 0;
mov.u32 %r59, %tid.x;
setp.ne.s32	%p37, %r59, 0;
@%p37 bra BB3_38;

add.s64 %rd176, %rd1, -1;
mul.lo.s64 %rd177, %rd176, %rd37;
mul.lo.s64 %rd179, %rd46, %rd36;
add.s64 %rd180, %rd179, %rd177;
shl.b64 %rd181, %rd2, 1;
mul.lo.s64 %rd182, %rd181, %rd38;
add.s64 %rd183, %rd180, %rd182;
cvta.to.global.u64 %rd184, %rd27;
shl.b64 %rd185, %rd183, 2;
add.s64 %rd186, %rd184, %rd185;
add.s64 %rd187, %rd181, -1;
mul.lo.s64 %rd188, %rd187, %rd38;
add.s64 %rd189, %rd180, %rd188;
shl.b64 %rd190, %rd189, 2;
add.s64 %rd191, %rd184, %rd190;
ld.global.f32 %f103, [%rd191];
ld.global.f32 %f104, [%rd186];
setp.gt.f32	%p38, %f104, %f103;
selp.f32	%f105, %f104, %f103, %p38;
setp.eq.f32	%p39, %f105, 0fFF800000;
selp.f32	%f18, 0f00000000, %f105, %p39;
sub.f32 %f106, %f104, %f18;
mul.f32 %f107, %f106, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f108, %f107;
mov.f32 %f109, 0fBF317200;
fma.rn.f32 %f110, %f108, %f109, %f106;
mov.f32 %f111, 0fB5BFBE8E;
fma.rn.f32 %f112, %f108, %f111, %f110;
mul.f32 %f100, %f112, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f99,%f100;

	add.f32 %f113, %f108, 0f00000000;
ex2.approx.f32 %f114, %f113;
mul.f32 %f115, %f99, %f114;
setp.lt.f32	%p40, %f106, 0fC2D20000;
selp.f32	%f116, 0f00000000, %f115, %p40;
setp.gt.f32	%p41, %f106, 0f42D20000;
selp.f32	%f117, 0f7F800000, %f116, %p41;
sub.f32 %f118, %f103, %f18;
mul.f32 %f119, %f118, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f120, %f119;
fma.rn.f32 %f121, %f120, %f109, %f118;
fma.rn.f32 %f122, %f120, %f111, %f121;
mul.f32 %f102, %f122, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f101,%f102;

	add.f32 %f123, %f120, 0f00000000;
ex2.approx.f32 %f124, %f123;
mul.f32 %f125, %f101, %f124;
setp.lt.f32	%p42, %f118, 0fC2D20000;
selp.f32	%f126, 0f00000000, %f125, %p42;
setp.gt.f32	%p43, %f118, 0f42D20000;
selp.f32	%f127, 0f7F800000, %f126, %p43;
add.f32 %f128, %f117, %f127;
setp.lt.f32	%p44, %f128, 0f00800000;
mul.f32 %f129, %f128, 0f4B000000;
selp.f32	%f19, %f129, %f128, %p44;
selp.f32	%f130, 0fC1B80000, 0f00000000, %p44;
mov.b32 %r64, %f19;
add.s32 %r65, %r64, -1059760811;
and.b32 %r66, %r65, -8388608;
sub.s32 %r67, %r64, %r66;
mov.b32 %f131, %r67;
cvt.rn.f32.s32	%f132, %r66;
mov.f32 %f133, 0f34000000;
fma.rn.f32 %f134, %f132, %f133, %f130;
add.f32 %f135, %f131, 0fBF800000;
mov.f32 %f136, 0f3E1039F6;
mov.f32 %f137, 0fBE055027;
fma.rn.f32 %f138, %f137, %f135, %f136;
mov.f32 %f139, 0fBDF8CDCC;
fma.rn.f32 %f140, %f138, %f135, %f139;
mov.f32 %f141, 0f3E0F2955;
fma.rn.f32 %f142, %f140, %f135, %f141;
mov.f32 %f143, 0fBE2AD8B9;
fma.rn.f32 %f144, %f142, %f135, %f143;
mov.f32 %f145, 0f3E4CED0B;
fma.rn.f32 %f146, %f144, %f135, %f145;
mov.f32 %f147, 0fBE7FFF22;
fma.rn.f32 %f148, %f146, %f135, %f147;
mov.f32 %f149, 0f3EAAAA78;
fma.rn.f32 %f150, %f148, %f135, %f149;
mov.f32 %f151, 0fBF000000;
fma.rn.f32 %f152, %f150, %f135, %f151;
mul.f32 %f153, %f152, %f135;
fma.rn.f32 %f154, %f153, %f135, %f135;
mov.f32 %f155, 0f3F317218;
fma.rn.f32 %f168, %f134, %f155, %f154;
setp.lt.u32	%p45, %r64, 2139095040;
@%p45 bra BB3_37;

mov.f32 %f156, 0f7F800000;
fma.rn.f32 %f168, %f19, %f156, %f156;

BB3_37:
mov.u32 %r75, %tid.y;
mov.u32 %r74, %ctaid.y;
mov.u32 %r73, %ntid.y;
mad.lo.s32 %r72, %r73, %r74, %r75;
ld.param.u64 %rd200, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c29ctc_loss_log_alpha_gpu_kernelIfiEEvPT_PKS3_PKllPKT0_S8_lS4_llllllS8_lll_param_7];
setp.eq.f32	%p46, %f19, 0f00000000;
selp.f32	%f157, 0fFF800000, %f168, %p46;
add.f32 %f158, %f18, %f157;
neg.f32 %f159, %f158;
cvta.to.global.u64 %rd192, %rd200;
mul.wide.u32 %rd193, %r72, 4;
add.s64 %rd194, %rd192, %rd193;
st.global.f32 [%rd194], %f159;

BB3_38:
ret;
}


.visible .entry _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll(
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_0,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_1,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_2,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_3,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_4,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_5,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_6,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_7,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_8,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_9,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_10,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_11,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_12,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_13,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_14,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_15,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_16
)
.maxntid 896, 1, 1
.minnctapersm 1
{
.reg .pred %p<45>;
.reg .b16 %rs<6>;
.reg .f32 %f<8>;
.reg .b32 %r<108>;
.reg .f64 %fd<231>;
.reg .b64 %rd<228>;


ld.param.u64 %rd38, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_0];
ld.param.u64 %rd39, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_1];
ld.param.u64 %rd51, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_2];
ld.param.u64 %rd40, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_3];
ld.param.u64 %rd41, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_4];
ld.param.u64 %rd52, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_5];
ld.param.u64 %rd42, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_6];
ld.param.u64 %rd43, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_7];
ld.param.u64 %rd44, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_8];
ld.param.u64 %rd45, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_9];
ld.param.u64 %rd46, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_10];
ld.param.u64 %rd47, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_11];
ld.param.u64 %rd48, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_12];
ld.param.u64 %rd53, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_13];
ld.param.u64 %rd49, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_14];
ld.param.u64 %rd54, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_15];
ld.param.u64 %rd50, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_16];
mov.u32 %r20, %ntid.y;
mov.u32 %r21, %ctaid.y;
mov.u32 %r22, %tid.y;
mad.lo.s32 %r23, %r20, %r21, %r22;
cvt.u64.u32	%rd55, %r23;
cvta.to.global.u64 %rd56, %rd51;
mul.wide.u32 %rd57, %r23, 8;
add.s64 %rd58, %rd56, %rd57;
ld.global.nc.u64 %rd1, [%rd58];
cvta.to.global.u64 %rd59, %rd52;
add.s64 %rd60, %rd59, %rd57;
ld.global.nc.u64 %rd2, [%rd60];
cvta.to.global.u64 %rd61, %rd53;
add.s64 %rd62, %rd61, %rd57;
ld.global.nc.u64 %rd3, [%rd62];
setp.ge.s64	%p2, %rd55, %rd54;
@%p2 bra BB4_50;

shl.b64 %rd4, %rd42, 1;
mov.u32 %r24, %ntid.x;
cvt.u64.u32	%rd5, %r24;
and.b64 %rd63, %rd4, -4294967296;
setp.eq.s64	%p3, %rd63, 0;
@%p3 bra BB4_3;

rem.s64 %rd214, %rd4, %rd5;
bra.uni BB4_4;

BB4_3:
cvt.u32.u64	%r25, %rd5;
cvt.u32.u64	%r26, %rd4;
rem.u32 %r27, %r26, %r25;
cvt.u64.u32	%rd214, %r27;

BB4_4:
sub.s64 %rd215, %rd4, %rd214;
setp.lt.s64	%p4, %rd215, 0;
@%p4 bra BB4_50;

cvta.to.global.u64 %rd64, %rd41;
shl.b64 %rd65, %rd2, 1;
add.s64 %rd66, %rd65, -1;
shr.u64 %rd67, %rd66, 63;
add.s64 %rd68, %rd66, %rd67;
shr.u64 %rd69, %rd68, 1;
mul.lo.s64 %rd70, %rd69, %rd49;
add.s64 %rd71, %rd70, %rd3;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd10, %rd64, %rd72;

BB4_6:
mov.u32 %r28, %tid.x;
cvt.u64.u32	%rd73, %r28;
add.s64 %rd12, %rd73, %rd215;
setp.eq.s64	%p5, %rd12, %rd65;
@%p5 bra BB4_9;
bra.uni BB4_7;

BB4_9:
cvta.to.global.u64 %rd88, %rd39;
add.s64 %rd89, %rd1, -1;
mul.lo.s64 %rd90, %rd89, %rd43;
mul.lo.s64 %rd91, %rd50, %rd45;
add.s64 %rd92, %rd90, %rd91;
mul.lo.s64 %rd94, %rd55, %rd44;
add.s64 %rd95, %rd92, %rd94;
shl.b64 %rd96, %rd95, 3;
add.s64 %rd97, %rd88, %rd96;
ld.global.f64 %fd218, [%rd97];
bra.uni BB4_10;

BB4_7:
setp.gt.s64	%p6, %rd2, 0;
setp.eq.s64	%p7, %rd12, %rd66;
and.pred %p8, %p6, %p7;
mov.f64 %fd218, 0dFFF0000000000000;
@!%p8 bra BB4_10;
bra.uni BB4_8;

BB4_8:
ld.global.nc.u64 %rd77, [%rd10];
mul.lo.s64 %rd78, %rd77, %rd45;
mul.lo.s64 %rd80, %rd55, %rd44;
add.s64 %rd81, %rd1, -1;
mul.lo.s64 %rd82, %rd81, %rd43;
add.s64 %rd83, %rd80, %rd82;
add.s64 %rd84, %rd83, %rd78;
cvta.to.global.u64 %rd85, %rd39;
shl.b64 %rd86, %rd84, 3;
add.s64 %rd87, %rd85, %rd86;
ld.global.f64 %fd218, [%rd87];

BB4_10:
or.b64 %rd99, %rd4, 1;
setp.ge.s64	%p9, %rd12, %rd99;
@%p9 bra BB4_12;

mul.lo.s64 %rd100, %rd12, %rd48;
mul.lo.s64 %rd102, %rd55, %rd46;
add.s64 %rd103, %rd1, -1;
mul.lo.s64 %rd104, %rd103, %rd47;
add.s64 %rd105, %rd102, %rd104;
add.s64 %rd106, %rd105, %rd100;
cvta.to.global.u64 %rd107, %rd38;
shl.b64 %rd108, %rd106, 3;
add.s64 %rd109, %rd107, %rd108;
st.global.f64 [%rd109], %fd218;

BB4_12:
sub.s64 %rd215, %rd215, %rd5;
setp.gt.s64	%p10, %rd215, -1;
@%p10 bra BB4_6;

sub.s64 %rd217, %rd4, %rd214;
setp.lt.s64	%p11, %rd217, 0;
@%p11 bra BB4_50;

add.s64 %rd116, %rd4, %rd73;
add.s64 %rd117, %rd116, 2;
sub.s64 %rd118, %rd117, %rd214;
mul.lo.s64 %rd119, %rd48, %rd118;
shl.b64 %rd120, %rd119, 3;
add.s64 %rd121, %rd40, -1;
mul.lo.s64 %rd122, %rd47, %rd121;
shl.b64 %rd123, %rd122, 3;
add.s64 %rd124, %rd120, %rd123;
mul.lo.s64 %rd126, %rd46, %rd55;
shl.b64 %rd127, %rd126, 3;
add.s64 %rd14, %rd124, %rd127;
add.s64 %rd128, %rd116, 1;
sub.s64 %rd129, %rd128, %rd214;
mul.lo.s64 %rd130, %rd48, %rd129;
shl.b64 %rd131, %rd130, 3;
add.s64 %rd132, %rd131, %rd123;
add.s64 %rd15, %rd132, %rd127;
sub.s64 %rd133, %rd116, %rd214;
mul.lo.s64 %rd134, %rd48, %rd133;
shl.b64 %rd135, %rd134, 3;
add.s64 %rd136, %rd135, %rd123;
add.s64 %rd16, %rd136, %rd127;
add.s64 %rd137, %rd40, -2;
mul.lo.s64 %rd138, %rd47, %rd137;
shl.b64 %rd139, %rd138, 3;
add.s64 %rd140, %rd135, %rd139;
add.s64 %rd17, %rd140, %rd127;
mov.u64 %rd216, 0;

BB4_15:
mov.u32 %r103, %tid.x;
cvt.u64.u32	%rd201, %r103;
add.s64 %rd21, %rd201, %rd217;
or.b64 %rd143, %rd65, 1;
mov.u16 %rs5, 0;
setp.ge.s64	%p12, %rd21, %rd143;
mov.u64 %rd222, %rd50;
@%p12 bra BB4_22;

and.b64 %rd144, %rd21, 1;
setp.eq.b64	%p13, %rd144, 1;
mov.u64 %rd224, %rd50;
@!%p13 bra BB4_18;
bra.uni BB4_17;

BB4_17:
shr.u64 %rd145, %rd21, 63;
add.s64 %rd146, %rd21, %rd145;
shr.u64 %rd147, %rd146, 1;
mul.lo.s64 %rd148, %rd147, %rd49;
add.s64 %rd149, %rd148, %rd3;
shl.b64 %rd151, %rd149, 3;
add.s64 %rd152, %rd64, %rd151;
ld.global.nc.u64 %rd224, [%rd152];

BB4_18:
mov.u64 %rd23, %rd224;
add.s64 %rd208, %rd65, -1;
setp.ge.s64	%p14, %rd21, %rd208;
mov.u64 %rd222, %rd23;
@%p14 bra BB4_22;

add.s64 %rd24, %rd21, 2;
and.b64 %rd155, %rd24, 1;
setp.eq.b64	%p15, %rd155, 1;
mov.u64 %rd223, %rd50;
@!%p15 bra BB4_21;
bra.uni BB4_20;

BB4_20:
shr.u64 %rd156, %rd24, 63;
add.s64 %rd157, %rd24, %rd156;
shr.u64 %rd158, %rd157, 1;
mul.lo.s64 %rd159, %rd158, %rd49;
add.s64 %rd160, %rd159, %rd3;
shl.b64 %rd162, %rd160, 3;
add.s64 %rd163, %rd64, %rd162;
ld.global.nc.u64 %rd223, [%rd163];

BB4_21:
setp.ne.s64	%p16, %rd223, %rd23;
selp.u16	%rs5, 1, 0, %p16;
mov.u64 %rd221, %rd23;
mov.u64 %rd222, %rd221;

BB4_22:
mov.u64 %rd27, %rd222;
setp.lt.s64	%p17, %rd137, 0;
@%p17 bra BB4_49;

ld.param.u64 %rd227, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_3];
ld.param.u64 %rd206, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_0];
ld.param.u64 %rd205, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_12];
ld.param.u64 %rd204, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_1];
ld.param.u64 %rd203, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_8];
ld.param.u64 %rd202, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_9];
mul.lo.s64 %rd166, %rd205, %rd5;
neg.s64 %rd167, %rd166;
mul.lo.s64 %rd168, %rd167, %rd216;
cvta.to.global.u64 %rd169, %rd206;
shl.b64 %rd170, %rd168, 3;
add.s64 %rd226, %rd169, %rd170;
mul.lo.s64 %rd171, %rd202, %rd27;
mul.lo.s64 %rd173, %rd43, %rd137;
mul.lo.s64 %rd175, %rd203, %rd55;
add.s64 %rd176, %rd173, %rd175;
cvta.to.global.u64 %rd177, %rd204;
shl.b64 %rd178, %rd176, 3;
add.s64 %rd179, %rd177, %rd178;
shl.b64 %rd180, %rd171, 3;
add.s64 %rd225, %rd179, %rd180;

BB4_24:
or.b64 %rd209, %rd65, 1;
setp.lt.s64	%p1, %rd21, %rd209;
bar.sync 0;
add.s64 %rd183, %rd1, -1;
add.s64 %rd184, %rd227, -2;
setp.lt.s64	%p18, %rd184, %rd183;
setp.gt.s64	%p19, %rd2, 0;
and.pred %p20, %p18, %p19;
and.pred %p21, %p20, %p1;
@%p21 bra BB4_27;
bra.uni BB4_25;

BB4_27:
add.s64 %rd191, %rd226, %rd16;
ld.global.f64 %fd4, [%rd191];
mov.f64 %fd40, 0dFFF0000000000000;
setp.ge.s64	%p25, %rd21, %rd65;
mov.f64 %fd221, %fd4;
mov.f64 %fd224, %fd40;
@%p25 bra BB4_29;

add.s64 %rd192, %rd226, %rd15;
ld.global.f64 %fd5, [%rd192];
setp.gt.f64	%p26, %fd5, %fd4;
selp.f64	%fd6, %fd5, %fd4, %p26;
mov.f64 %fd221, %fd6;
mov.f64 %fd224, %fd5;

BB4_29:
mov.f64 %fd8, %fd224;
mov.f64 %fd219, %fd221;
mov.f64 %fd220, %fd219;
setp.eq.s16	%p27, %rs5, 0;
mov.f64 %fd223, %fd40;
@%p27 bra BB4_31;

add.s64 %rd193, %rd226, %rd14;
ld.global.f64 %fd223, [%rd193];
setp.gt.f64	%p28, %fd223, %fd220;
selp.f64	%fd220, %fd223, %fd220, %p28;

BB4_31:
setp.eq.f64	%p29, %fd220, 0dFFF0000000000000;
selp.f64	%fd13, 0d0000000000000000, %fd220, %p29;
sub.f64 %fd14, %fd4, %fd13;
mov.f64 %fd42, 0d4338000000000000;
mov.f64 %fd43, 0d3FF71547652B82FE;
fma.rn.f64 %fd44, %fd14, %fd43, %fd42;
{
.reg .b32 %temp; 
mov.b64 {%r1, %temp}, %fd44;
}
mov.f64 %fd45, 0dC338000000000000;
add.rn.f64 %fd46, %fd44, %fd45;
mov.f64 %fd47, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd48, %fd46, %fd47, %fd14;
mov.f64 %fd49, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd50, %fd46, %fd49, %fd48;
mov.f64 %fd51, 0d3E928AF3FCA213EA;
mov.f64 %fd52, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd53, %fd52, %fd50, %fd51;
mov.f64 %fd54, 0d3EC71DEE62401315;
fma.rn.f64 %fd55, %fd53, %fd50, %fd54;
mov.f64 %fd56, 0d3EFA01997C89EB71;
fma.rn.f64 %fd57, %fd55, %fd50, %fd56;
mov.f64 %fd58, 0d3F2A01A014761F65;
fma.rn.f64 %fd59, %fd57, %fd50, %fd58;
mov.f64 %fd60, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd61, %fd59, %fd50, %fd60;
mov.f64 %fd62, 0d3F81111111122322;
fma.rn.f64 %fd63, %fd61, %fd50, %fd62;
mov.f64 %fd64, 0d3FA55555555502A1;
fma.rn.f64 %fd65, %fd63, %fd50, %fd64;
mov.f64 %fd66, 0d3FC5555555555511;
fma.rn.f64 %fd67, %fd65, %fd50, %fd66;
mov.f64 %fd68, 0d3FE000000000000B;
fma.rn.f64 %fd69, %fd67, %fd50, %fd68;
mov.f64 %fd70, 0d3FF0000000000000;
fma.rn.f64 %fd71, %fd69, %fd50, %fd70;
fma.rn.f64 %fd72, %fd71, %fd50, %fd70;
{
.reg .b32 %temp; 
mov.b64 {%r2, %temp}, %fd72;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r3}, %fd72;
}
shl.b32 %r53, %r1, 20;
add.s32 %r54, %r3, %r53;
mov.b64 %fd225, {%r2, %r54};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r55}, %fd14;
}
mov.b32 %f4, %r55;
abs.f32 %f1, %f4;
setp.lt.f32	%p30, %f1, 0f4086232B;
@%p30 bra BB4_34;

setp.lt.f64	%p31, %fd14, 0d0000000000000000;
add.f64 %fd73, %fd14, 0d7FF0000000000000;
selp.f64	%fd225, 0d0000000000000000, %fd73, %p31;
setp.geu.f32	%p32, %f1, 0f40874800;
@%p32 bra BB4_34;

shr.u32 %r56, %r1, 31;
add.s32 %r57, %r1, %r56;
shr.s32 %r58, %r57, 1;
shl.b32 %r59, %r58, 20;
add.s32 %r60, %r59, %r3;
mov.b64 %fd74, {%r2, %r60};
sub.s32 %r61, %r1, %r58;
shl.b32 %r62, %r61, 20;
add.s32 %r63, %r62, 1072693248;
mov.u32 %r64, 0;
mov.b64 %fd75, {%r64, %r63};
mul.f64 %fd225, %fd74, %fd75;

BB4_34:
mov.f64 %fd213, 0d3FF0000000000000;
mov.f64 %fd212, 0d3FE000000000000B;
mov.f64 %fd211, 0d3FC5555555555511;
mov.f64 %fd197, 0dBC7ABC9E3B39803F;
mov.f64 %fd196, 0dBFE62E42FEFA39EF;
mov.f64 %fd195, 0dC338000000000000;
mov.f64 %fd194, 0d4338000000000000;
mov.f64 %fd193, 0d3FF71547652B82FE;
sub.f64 %fd19, %fd8, %fd13;
fma.rn.f64 %fd78, %fd19, %fd193, %fd194;
{
.reg .b32 %temp; 
mov.b64 {%r4, %temp}, %fd78;
}
add.rn.f64 %fd80, %fd78, %fd195;
fma.rn.f64 %fd82, %fd80, %fd196, %fd19;
fma.rn.f64 %fd84, %fd80, %fd197, %fd82;
fma.rn.f64 %fd87, %fd52, %fd84, %fd51;
fma.rn.f64 %fd89, %fd87, %fd84, %fd54;
fma.rn.f64 %fd91, %fd89, %fd84, %fd56;
fma.rn.f64 %fd93, %fd91, %fd84, %fd58;
fma.rn.f64 %fd95, %fd93, %fd84, %fd60;
fma.rn.f64 %fd97, %fd95, %fd84, %fd62;
fma.rn.f64 %fd99, %fd97, %fd84, %fd64;
fma.rn.f64 %fd101, %fd99, %fd84, %fd211;
fma.rn.f64 %fd103, %fd101, %fd84, %fd212;
fma.rn.f64 %fd105, %fd103, %fd84, %fd213;
fma.rn.f64 %fd106, %fd105, %fd84, %fd213;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd106;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r6}, %fd106;
}
shl.b32 %r65, %r4, 20;
add.s32 %r66, %r6, %r65;
mov.b64 %fd226, {%r5, %r66};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r67}, %fd19;
}
mov.b32 %f5, %r67;
abs.f32 %f2, %f5;
setp.lt.f32	%p33, %f2, 0f4086232B;
@%p33 bra BB4_37;

setp.lt.f64	%p34, %fd19, 0d0000000000000000;
add.f64 %fd107, %fd19, 0d7FF0000000000000;
selp.f64	%fd226, 0d0000000000000000, %fd107, %p34;
setp.geu.f32	%p35, %f2, 0f40874800;
@%p35 bra BB4_37;

shr.u32 %r68, %r4, 31;
add.s32 %r69, %r4, %r68;
shr.s32 %r70, %r69, 1;
shl.b32 %r71, %r70, 20;
add.s32 %r72, %r71, %r6;
mov.b64 %fd108, {%r5, %r72};
sub.s32 %r73, %r4, %r70;
shl.b32 %r74, %r73, 20;
add.s32 %r75, %r74, 1072693248;
mov.u32 %r76, 0;
mov.b64 %fd109, {%r76, %r75};
mul.f64 %fd226, %fd108, %fd109;

BB4_37:
mov.f64 %fd216, 0d3FF0000000000000;
mov.f64 %fd215, 0d3FE000000000000B;
mov.f64 %fd214, 0d3FC5555555555511;
mov.f64 %fd210, 0d3FA55555555502A1;
mov.f64 %fd209, 0d3F81111111122322;
mov.f64 %fd208, 0d3F56C16C1852B7AF;
mov.f64 %fd207, 0d3F2A01A014761F65;
mov.f64 %fd206, 0d3EFA01997C89EB71;
mov.f64 %fd205, 0d3EC71DEE62401315;
mov.f64 %fd204, 0d3E928AF3FCA213EA;
mov.f64 %fd203, 0d3E5ADE1569CE2BDF;
mov.f64 %fd202, 0dBC7ABC9E3B39803F;
mov.f64 %fd201, 0dBFE62E42FEFA39EF;
mov.f64 %fd200, 0dC338000000000000;
mov.f64 %fd199, 0d4338000000000000;
mov.f64 %fd198, 0d3FF71547652B82FE;
add.f64 %fd24, %fd225, %fd226;
sub.f64 %fd25, %fd223, %fd13;
fma.rn.f64 %fd112, %fd25, %fd198, %fd199;
{
.reg .b32 %temp; 
mov.b64 {%r7, %temp}, %fd112;
}
add.rn.f64 %fd114, %fd112, %fd200;
fma.rn.f64 %fd116, %fd114, %fd201, %fd25;
fma.rn.f64 %fd118, %fd114, %fd202, %fd116;
fma.rn.f64 %fd121, %fd203, %fd118, %fd204;
fma.rn.f64 %fd123, %fd121, %fd118, %fd205;
fma.rn.f64 %fd125, %fd123, %fd118, %fd206;
fma.rn.f64 %fd127, %fd125, %fd118, %fd207;
fma.rn.f64 %fd129, %fd127, %fd118, %fd208;
fma.rn.f64 %fd131, %fd129, %fd118, %fd209;
fma.rn.f64 %fd133, %fd131, %fd118, %fd210;
fma.rn.f64 %fd135, %fd133, %fd118, %fd214;
fma.rn.f64 %fd137, %fd135, %fd118, %fd215;
fma.rn.f64 %fd139, %fd137, %fd118, %fd216;
fma.rn.f64 %fd140, %fd139, %fd118, %fd216;
{
.reg .b32 %temp; 
mov.b64 {%r8, %temp}, %fd140;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r9}, %fd140;
}
shl.b32 %r77, %r7, 20;
add.s32 %r78, %r9, %r77;
mov.b64 %fd227, {%r8, %r78};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r79}, %fd25;
}
mov.b32 %f6, %r79;
abs.f32 %f3, %f6;
setp.lt.f32	%p36, %f3, 0f4086232B;
@%p36 bra BB4_40;

setp.lt.f64	%p37, %fd25, 0d0000000000000000;
add.f64 %fd141, %fd25, 0d7FF0000000000000;
selp.f64	%fd227, 0d0000000000000000, %fd141, %p37;
setp.geu.f32	%p38, %f3, 0f40874800;
@%p38 bra BB4_40;

shr.u32 %r80, %r7, 31;
add.s32 %r81, %r7, %r80;
shr.s32 %r82, %r81, 1;
shl.b32 %r83, %r82, 20;
add.s32 %r84, %r83, %r9;
mov.b64 %fd142, {%r8, %r84};
sub.s32 %r85, %r7, %r82;
shl.b32 %r86, %r85, 20;
add.s32 %r87, %r86, 1072693248;
mov.u32 %r88, 0;
mov.b64 %fd143, {%r88, %r87};
mul.f64 %fd227, %fd142, %fd143;

BB4_40:
add.f64 %fd228, %fd24, %fd227;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r104}, %fd228;
}
{
.reg .b32 %temp; 
mov.b64 {%r105, %temp}, %fd228;
}
mov.u32 %r106, -1023;
setp.gt.s32	%p39, %r104, 1048575;
@%p39 bra BB4_42;

mul.f64 %fd228, %fd228, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r104}, %fd228;
}
{
.reg .b32 %temp; 
mov.b64 {%r105, %temp}, %fd228;
}
mov.u32 %r106, -1077;

BB4_42:
add.s32 %r91, %r104, -1;
setp.lt.u32	%p40, %r91, 2146435071;
@%p40 bra BB4_44;
bra.uni BB4_43;

BB4_44:
shr.u32 %r93, %r104, 20;
add.s32 %r107, %r106, %r93;
and.b32 %r94, %r104, -2146435073;
or.b32 %r95, %r94, 1072693248;
mov.b64 %fd229, {%r105, %r95};
setp.lt.s32	%p42, %r95, 1073127583;
@%p42 bra BB4_46;

{
.reg .b32 %temp; 
mov.b64 {%r96, %temp}, %fd229;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r97}, %fd229;
}
add.s32 %r98, %r97, -1048576;
mov.b64 %fd229, {%r96, %r98};
add.s32 %r107, %r107, 1;

BB4_46:
mov.f64 %fd217, 0d3FF0000000000000;
add.f64 %fd147, %fd229, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd146,%fd147;

	neg.f64 %fd148, %fd147;
fma.rn.f64 %fd150, %fd148, %fd146, %fd217;
fma.rn.f64 %fd151, %fd150, %fd150, %fd150;
fma.rn.f64 %fd152, %fd151, %fd146, %fd146;
add.f64 %fd153, %fd229, 0dBFF0000000000000;
mul.f64 %fd154, %fd153, %fd152;
fma.rn.f64 %fd155, %fd153, %fd152, %fd154;
mul.f64 %fd156, %fd155, %fd155;
mov.f64 %fd157, 0d3ED0EE258B7A8B04;
mov.f64 %fd158, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd159, %fd158, %fd156, %fd157;
mov.f64 %fd160, 0d3EF3B2669F02676F;
fma.rn.f64 %fd161, %fd159, %fd156, %fd160;
mov.f64 %fd162, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd163, %fd161, %fd156, %fd162;
mov.f64 %fd164, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd165, %fd163, %fd156, %fd164;
mov.f64 %fd166, 0d3F624924923BE72D;
fma.rn.f64 %fd167, %fd165, %fd156, %fd166;
mov.f64 %fd168, 0d3F8999999999A3C4;
fma.rn.f64 %fd169, %fd167, %fd156, %fd168;
mov.f64 %fd170, 0d3FB5555555555554;
fma.rn.f64 %fd171, %fd169, %fd156, %fd170;
sub.f64 %fd172, %fd153, %fd155;
add.f64 %fd173, %fd172, %fd172;
neg.f64 %fd174, %fd155;
fma.rn.f64 %fd175, %fd174, %fd153, %fd173;
mul.f64 %fd176, %fd152, %fd175;
mul.f64 %fd177, %fd156, %fd171;
fma.rn.f64 %fd178, %fd177, %fd155, %fd176;
xor.b32 %r99, %r107, -2147483648;
mov.u32 %r100, 1127219200;
mov.b64 %fd179, {%r99, %r100};
mov.u32 %r101, -2147483648;
mov.b64 %fd180, {%r101, %r100};
sub.f64 %fd181, %fd179, %fd180;
mov.f64 %fd182, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd183, %fd181, %fd182, %fd155;
neg.f64 %fd184, %fd181;
fma.rn.f64 %fd185, %fd184, %fd182, %fd183;
sub.f64 %fd186, %fd185, %fd155;
sub.f64 %fd187, %fd178, %fd186;
mov.f64 %fd188, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd189, %fd181, %fd188, %fd187;
add.f64 %fd230, %fd183, %fd189;
bra.uni BB4_47;

BB4_25:
add.s64 %rd213, %rd227, -2;
ld.param.u64 %rd212, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_6];
shl.b64 %rd211, %rd212, 1;
or.b64 %rd210, %rd211, 1;
setp.lt.s64	%p22, %rd21, %rd210;
setp.ge.s64	%p23, %rd213, %rd1;
or.pred %p24, %p22, %p23;
@!%p24 bra BB4_48;
bra.uni BB4_26;

BB4_26:
add.s64 %rd188, %rd226, %rd17;
mov.u64 %rd189, -4503599627370496;
st.global.u64 [%rd188], %rd189;
bra.uni BB4_48;

BB4_43:
mov.f64 %fd144, 0d7FF0000000000000;
fma.rn.f64 %fd145, %fd228, %fd144, %fd144;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r92}, %fd228;
}
mov.b32 %f7, %r92;
setp.eq.f32	%p41, %f7, 0f00000000;
selp.f64	%fd230, 0dFFF0000000000000, %fd145, %p41;

BB4_47:
ld.global.f64 %fd190, [%rd225];
add.f64 %fd191, %fd13, %fd230;
add.f64 %fd192, %fd191, %fd190;
add.s64 %rd194, %rd226, %rd17;
st.global.f64 [%rd194], %fd192;

BB4_48:
add.s64 %rd200, %rd227, -2;
ld.param.u64 %rd199, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIdlEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_11];
add.s64 %rd227, %rd227, -1;
shl.b64 %rd196, %rd199, 3;
sub.s64 %rd226, %rd226, %rd196;
shl.b64 %rd197, %rd43, 3;
sub.s64 %rd225, %rd225, %rd197;
setp.gt.s64	%p43, %rd200, 0;
@%p43 bra BB4_24;

BB4_49:
sub.s64 %rd217, %rd217, %rd5;
setp.gt.s64	%p44, %rd217, -1;
add.s64 %rd216, %rd216, 1;
@%p44 bra BB4_15;

BB4_50:
ret;
}


.visible .entry _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll(
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_0,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_1,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_2,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_3,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_4,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_5,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_6,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_7,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_8,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_9,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_10,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_11,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_12,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_13,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_14,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_15,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_16,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_17,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_18,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_19,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_20,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_21,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_22,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_23,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_24,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_25,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_26,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_27,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_28
)
{
.reg .pred %p<8>;
.reg .f32 %f<3>;
.reg .b32 %r<30>;
.reg .f64 %fd<51>;
.reg .b64 %rd<98>;


ld.param.u64 %rd18, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_0];
ld.param.u64 %rd19, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_1];
ld.param.u64 %rd20, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_2];
ld.param.u64 %rd21, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_3];
ld.param.u64 %rd22, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_4];
ld.param.u64 %rd23, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_5];
ld.param.u64 %rd24, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_6];
ld.param.u64 %rd25, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_8];
ld.param.u64 %rd26, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_9];
ld.param.u64 %rd27, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_11];
ld.param.u64 %rd28, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_12];
ld.param.u64 %rd29, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_13];
ld.param.u64 %rd30, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_14];
ld.param.u64 %rd31, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_15];
ld.param.u64 %rd32, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_16];
ld.param.u64 %rd33, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_17];
ld.param.u64 %rd34, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_18];
ld.param.u64 %rd35, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_19];
ld.param.u64 %rd36, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_20];
ld.param.u64 %rd37, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_21];
ld.param.u64 %rd38, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_22];
ld.param.u64 %rd39, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_23];
ld.param.u64 %rd40, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_24];
ld.param.u64 %rd41, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_25];
ld.param.u64 %rd42, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_26];
mov.u32 %r4, %ntid.y;
mov.u32 %r5, %ctaid.y;
mov.u32 %r6, %tid.y;
mad.lo.s32 %r7, %r4, %r5, %r6;
cvt.u64.u32	%rd1, %r7;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %tid.x;
mad.lo.s32 %r10, %r8, %r4, %r9;
cvt.u64.u32	%rd2, %r10;
setp.ge.s64	%p1, %rd1, %rd42;
@%p1 bra BB5_8;

cvta.to.global.u64 %rd43, %rd24;
shl.b64 %rd44, %rd1, 3;
add.s64 %rd45, %rd43, %rd44;
ld.global.u64 %rd3, [%rd45];
cvta.to.global.u64 %rd46, %rd26;
add.s64 %rd47, %rd46, %rd44;
ld.global.u64 %rd48, [%rd47];
setp.ge.s64	%p2, %rd2, %rd48;
@%p2 bra BB5_8;

setp.lt.s64	%p3, %rd3, 1;
@%p3 bra BB5_8;

cvta.to.global.u64 %rd50, %rd22;
cvta.to.global.u64 %rd51, %rd21;
cvta.to.global.u64 %rd52, %rd40;
add.s64 %rd54, %rd52, %rd44;
ld.global.u64 %rd55, [%rd54];
mul.lo.s64 %rd56, %rd2, %rd41;
add.s64 %rd57, %rd55, %rd56;
cvta.to.global.u64 %rd58, %rd25;
shl.b64 %rd59, %rd57, 3;
add.s64 %rd60, %rd58, %rd59;
ld.global.u64 %rd61, [%rd60];
cvta.to.global.u64 %rd62, %rd27;
add.s64 %rd63, %rd62, %rd44;
ld.global.f64 %fd1, [%rd63];
cvta.to.global.u64 %rd64, %rd19;
mul.lo.s64 %rd65, %rd1, %rd20;
shl.b64 %rd66, %rd65, 3;
add.s64 %rd67, %rd64, %rd66;
ld.global.f64 %fd2, [%rd67];
mul.lo.s64 %rd68, %rd61, %rd33;
mul.lo.s64 %rd70, %rd32, %rd1;
add.s64 %rd71, %rd68, %rd70;
cvta.to.global.u64 %rd72, %rd23;
shl.b64 %rd73, %rd71, 3;
add.s64 %rd96, %rd72, %rd73;
mul.lo.s64 %rd74, %rd29, %rd1;
mul.lo.s64 %rd75, %rd61, %rd30;
add.s64 %rd76, %rd75, %rd74;
cvta.to.global.u64 %rd77, %rd18;
shl.b64 %rd78, %rd76, 3;
add.s64 %rd95, %rd77, %rd78;
mul.wide.u32 %rd79, %r10, 2;
or.b64 %rd80, %rd79, 1;
mul.lo.s64 %rd81, %rd36, %rd80;
mul.lo.s64 %rd82, %rd34, %rd1;
add.s64 %rd83, %rd81, %rd82;
shl.b64 %rd84, %rd83, 3;
add.s64 %rd94, %rd51, %rd84;
mul.lo.s64 %rd85, %rd39, %rd80;
mul.lo.s64 %rd86, %rd37, %rd1;
add.s64 %rd87, %rd85, %rd86;
shl.b64 %rd88, %rd87, 3;
add.s64 %rd93, %rd50, %rd88;
mov.u64 %rd97, 0;
shl.b64 %rd89, %rd31, 3;
shl.b64 %rd90, %rd28, 3;
shl.b64 %rd91, %rd35, 3;
shl.b64 %rd92, %rd38, 3;

BB5_4:
ld.global.nc.f64 %fd8, [%rd93];
ld.global.nc.f64 %fd9, [%rd94];
add.f64 %fd10, %fd9, %fd8;
add.f64 %fd11, %fd1, %fd10;
ld.global.nc.f64 %fd12, [%rd96];
sub.f64 %fd3, %fd11, %fd12;
mov.f64 %fd13, 0d4338000000000000;
mov.f64 %fd14, 0d3FF71547652B82FE;
fma.rn.f64 %fd15, %fd3, %fd14, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%r1, %temp}, %fd15;
}
mov.f64 %fd16, 0dC338000000000000;
add.rn.f64 %fd17, %fd15, %fd16;
mov.f64 %fd18, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd19, %fd17, %fd18, %fd3;
mov.f64 %fd20, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd21, %fd17, %fd20, %fd19;
mov.f64 %fd22, 0d3E928AF3FCA213EA;
mov.f64 %fd23, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd24, %fd23, %fd21, %fd22;
mov.f64 %fd25, 0d3EC71DEE62401315;
fma.rn.f64 %fd26, %fd24, %fd21, %fd25;
mov.f64 %fd27, 0d3EFA01997C89EB71;
fma.rn.f64 %fd28, %fd26, %fd21, %fd27;
mov.f64 %fd29, 0d3F2A01A014761F65;
fma.rn.f64 %fd30, %fd28, %fd21, %fd29;
mov.f64 %fd31, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd32, %fd30, %fd21, %fd31;
mov.f64 %fd33, 0d3F81111111122322;
fma.rn.f64 %fd34, %fd32, %fd21, %fd33;
mov.f64 %fd35, 0d3FA55555555502A1;
fma.rn.f64 %fd36, %fd34, %fd21, %fd35;
mov.f64 %fd37, 0d3FC5555555555511;
fma.rn.f64 %fd38, %fd36, %fd21, %fd37;
mov.f64 %fd39, 0d3FE000000000000B;
fma.rn.f64 %fd40, %fd38, %fd21, %fd39;
mov.f64 %fd41, 0d3FF0000000000000;
fma.rn.f64 %fd42, %fd40, %fd21, %fd41;
fma.rn.f64 %fd43, %fd42, %fd21, %fd41;
{
.reg .b32 %temp; 
mov.b64 {%r2, %temp}, %fd43;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r3}, %fd43;
}
shl.b32 %r18, %r1, 20;
add.s32 %r19, %r3, %r18;
mov.b64 %fd50, {%r2, %r19};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r20}, %fd3;
}
mov.b32 %f2, %r20;
abs.f32 %f1, %f2;
setp.lt.f32	%p4, %f1, 0f4086232B;
@%p4 bra BB5_7;

setp.lt.f64	%p5, %fd3, 0d0000000000000000;
add.f64 %fd44, %fd3, 0d7FF0000000000000;
selp.f64	%fd50, 0d0000000000000000, %fd44, %p5;
setp.geu.f32	%p6, %f1, 0f40874800;
@%p6 bra BB5_7;

shr.u32 %r21, %r1, 31;
add.s32 %r22, %r1, %r21;
shr.s32 %r23, %r22, 1;
shl.b32 %r24, %r23, 20;
add.s32 %r25, %r24, %r3;
mov.b64 %fd45, {%r2, %r25};
sub.s32 %r26, %r1, %r23;
shl.b32 %r27, %r26, 20;
add.s32 %r28, %r27, 1072693248;
mov.u32 %r29, 0;
mov.b64 %fd46, {%r29, %r28};
mul.f64 %fd50, %fd45, %fd46;

BB5_7:
mul.f64 %fd47, %fd2, %fd50;
neg.f64 %fd48, %fd47;
atom.global.add.f64 %fd49, [%rd95], %fd48;
add.s64 %rd96, %rd96, %rd89;
add.s64 %rd95, %rd95, %rd90;
add.s64 %rd94, %rd94, %rd91;
add.s64 %rd93, %rd93, %rd92;
add.s64 %rd97, %rd97, 1;
setp.lt.s64	%p7, %rd97, %rd3;
@%p7 bra BB5_4;

BB5_8:
ret;
}


.visible .entry _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll(
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_0,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_1,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_2,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_3,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_4,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_5,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_6,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_7,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_8,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_9,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_10,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_11,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_12,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_13,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_14,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_15,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_16,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_17,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_18,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_19,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_20,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_21,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_22,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_23,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_24,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_25,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_26,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_27,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_28
)
{
.reg .pred %p<31>;
.reg .f32 %f<10>;
.reg .b32 %r<124>;
.reg .f64 %fd<238>;
.reg .b64 %rd<137>;


ld.param.u64 %rd27, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_0];
ld.param.u64 %rd30, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_3];
ld.param.u64 %rd31, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_4];
ld.param.u64 %rd33, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_6];
ld.param.u64 %rd54, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_7];
ld.param.u64 %rd34, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_8];
ld.param.u64 %rd35, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_9];
ld.param.u64 %rd36, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_10];
ld.param.u64 %rd38, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_12];
ld.param.u64 %rd39, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_13];
ld.param.u64 %rd40, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_14];
ld.param.u64 %rd44, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_18];
ld.param.u64 %rd45, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_19];
ld.param.u64 %rd46, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_20];
ld.param.u64 %rd47, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_21];
ld.param.u64 %rd48, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_22];
ld.param.u64 %rd49, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_23];
ld.param.u64 %rd50, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_24];
ld.param.u64 %rd51, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_25];
ld.param.u64 %rd55, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_26];
ld.param.u64 %rd52, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_27];
ld.param.u64 %rd53, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_28];
mov.u32 %r24, %tid.y;
mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mad.lo.s32 %r27, %r25, %r26, %r24;
cvt.u64.u32	%rd56, %r27;
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r1, %r28, %r29, %r30;
cvt.u64.u32	%rd57, %r1;
setp.ge.s64	%p1, %rd56, %rd55;
setp.ge.s64	%p2, %rd57, %rd54;
or.pred %p3, %p1, %p2;
@%p3 bra BB6_34;

cvta.to.global.u64 %rd58, %rd33;
mul.wide.u32 %rd59, %r27, 8;
add.s64 %rd60, %rd58, %rd59;
ld.global.nc.u64 %rd2, [%rd60];
cvta.to.global.u64 %rd61, %rd35;
add.s64 %rd62, %rd61, %rd59;
ld.global.nc.u64 %rd3, [%rd62];
setp.lt.s64	%p4, %rd36, 0;
@%p4 bra BB6_23;

cvta.to.global.u64 %rd64, %rd50;
shl.b64 %rd65, %rd56, 3;
add.s64 %rd66, %rd64, %rd65;
ld.global.nc.u64 %rd4, [%rd66];
mul.lo.s64 %rd68, %rd45, %rd57;
mul.lo.s64 %rd70, %rd44, %rd56;
add.s64 %rd71, %rd68, %rd70;
cvta.to.global.u64 %rd72, %rd30;
shl.b64 %rd73, %rd71, 3;
add.s64 %rd131, %rd72, %rd73;
mul.lo.s64 %rd74, %rd48, %rd57;
mul.lo.s64 %rd75, %rd47, %rd56;
add.s64 %rd76, %rd74, %rd75;
cvta.to.global.u64 %rd77, %rd31;
shl.b64 %rd78, %rd76, 3;
add.s64 %rd130, %rd77, %rd78;
mov.u64 %rd132, 0;
cvta.to.global.u64 %rd87, %rd34;
shl.b64 %rd99, %rd46, 3;
shl.b64 %rd100, %rd49, 3;

BB6_3:
shl.b64 %rd79, %rd3, 1;
or.b64 %rd80, %rd79, 1;
setp.lt.s64	%p5, %rd132, %rd80;
setp.gt.s64	%p6, %rd3, 0;
and.pred %p7, %p6, %p5;
@!%p7 bra BB6_22;
bra.uni BB6_4;

BB6_4:
and.b64 %rd81, %rd132, 1;
setp.eq.b64	%p8, %rd81, 1;
mov.u64 %rd133, %rd53;
@!%p8 bra BB6_6;
bra.uni BB6_5;

BB6_5:
shr.u64 %rd82, %rd132, 63;
add.s64 %rd83, %rd132, %rd82;
shr.u64 %rd84, %rd83, 1;
mul.lo.s64 %rd85, %rd84, %rd51;
add.s64 %rd86, %rd85, %rd4;
shl.b64 %rd88, %rd86, 3;
add.s64 %rd89, %rd87, %rd88;
ld.global.nc.u64 %rd10, [%rd89];
mov.u64 %rd133, %rd10;

BB6_6:
mov.u64 %rd11, %rd133;
ld.global.nc.f64 %fd39, [%rd130];
ld.global.nc.f64 %fd40, [%rd131];
add.f64 %fd234, %fd40, %fd39;
mul.lo.s64 %rd91, %rd57, %rd38;
mul.lo.s64 %rd93, %rd56, %rd39;
add.s64 %rd94, %rd91, %rd93;
mul.lo.s64 %rd95, %rd11, %rd40;
add.s64 %rd96, %rd94, %rd95;
cvta.to.global.u64 %rd97, %rd27;
shl.b64 %rd98, %rd96, 3;
add.s64 %rd12, %rd97, %rd98;
ld.global.f64 %fd2, [%rd12];
setp.eq.f64	%p9, %fd2, 0dFFF0000000000000;
@%p9 bra BB6_21;

setp.gt.f64	%p10, %fd2, %fd234;
selp.f64	%fd3, %fd2, %fd234, %p10;
sub.f64 %fd4, %fd2, %fd3;
mov.f64 %fd41, 0d4338000000000000;
mov.f64 %fd42, 0d3FF71547652B82FE;
fma.rn.f64 %fd43, %fd4, %fd42, %fd41;
{
.reg .b32 %temp; 
mov.b64 {%r2, %temp}, %fd43;
}
mov.f64 %fd44, 0dC338000000000000;
add.rn.f64 %fd45, %fd43, %fd44;
mov.f64 %fd46, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd47, %fd45, %fd46, %fd4;
mov.f64 %fd48, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd49, %fd45, %fd48, %fd47;
mov.f64 %fd50, 0d3E928AF3FCA213EA;
mov.f64 %fd51, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd52, %fd51, %fd49, %fd50;
mov.f64 %fd53, 0d3EC71DEE62401315;
fma.rn.f64 %fd54, %fd52, %fd49, %fd53;
mov.f64 %fd55, 0d3EFA01997C89EB71;
fma.rn.f64 %fd56, %fd54, %fd49, %fd55;
mov.f64 %fd57, 0d3F2A01A014761F65;
fma.rn.f64 %fd58, %fd56, %fd49, %fd57;
mov.f64 %fd59, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd60, %fd58, %fd49, %fd59;
mov.f64 %fd61, 0d3F81111111122322;
fma.rn.f64 %fd62, %fd60, %fd49, %fd61;
mov.f64 %fd63, 0d3FA55555555502A1;
fma.rn.f64 %fd64, %fd62, %fd49, %fd63;
mov.f64 %fd65, 0d3FC5555555555511;
fma.rn.f64 %fd66, %fd64, %fd49, %fd65;
mov.f64 %fd67, 0d3FE000000000000B;
fma.rn.f64 %fd68, %fd66, %fd49, %fd67;
mov.f64 %fd69, 0d3FF0000000000000;
fma.rn.f64 %fd70, %fd68, %fd49, %fd69;
fma.rn.f64 %fd71, %fd70, %fd49, %fd69;
{
.reg .b32 %temp; 
mov.b64 {%r3, %temp}, %fd71;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r4}, %fd71;
}
shl.b32 %r51, %r2, 20;
add.s32 %r52, %r4, %r51;
mov.b64 %fd229, {%r3, %r52};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r53}, %fd4;
}
mov.b32 %f5, %r53;
abs.f32 %f1, %f5;
setp.lt.f32	%p11, %f1, 0f4086232B;
@%p11 bra BB6_10;

setp.lt.f64	%p12, %fd4, 0d0000000000000000;
add.f64 %fd72, %fd4, 0d7FF0000000000000;
selp.f64	%fd229, 0d0000000000000000, %fd72, %p12;
setp.geu.f32	%p13, %f1, 0f40874800;
@%p13 bra BB6_10;

shr.u32 %r54, %r2, 31;
add.s32 %r55, %r2, %r54;
shr.s32 %r56, %r55, 1;
shl.b32 %r57, %r56, 20;
add.s32 %r58, %r57, %r4;
mov.b64 %fd73, {%r3, %r58};
sub.s32 %r59, %r2, %r56;
shl.b32 %r60, %r59, 20;
add.s32 %r61, %r60, 1072693248;
mov.u32 %r62, 0;
mov.b64 %fd74, {%r62, %r61};
mul.f64 %fd229, %fd73, %fd74;

BB6_10:
mov.f64 %fd227, 0d3FF0000000000000;
sub.f64 %fd9, %fd234, %fd3;
fma.rn.f64 %fd77, %fd9, %fd42, %fd41;
{
.reg .b32 %temp; 
mov.b64 {%r5, %temp}, %fd77;
}
add.rn.f64 %fd79, %fd77, %fd44;
fma.rn.f64 %fd81, %fd79, %fd46, %fd9;
fma.rn.f64 %fd83, %fd79, %fd48, %fd81;
fma.rn.f64 %fd86, %fd51, %fd83, %fd50;
fma.rn.f64 %fd88, %fd86, %fd83, %fd53;
fma.rn.f64 %fd90, %fd88, %fd83, %fd55;
fma.rn.f64 %fd92, %fd90, %fd83, %fd57;
fma.rn.f64 %fd94, %fd92, %fd83, %fd59;
fma.rn.f64 %fd96, %fd94, %fd83, %fd61;
fma.rn.f64 %fd98, %fd96, %fd83, %fd63;
fma.rn.f64 %fd100, %fd98, %fd83, %fd65;
fma.rn.f64 %fd102, %fd100, %fd83, %fd67;
fma.rn.f64 %fd104, %fd102, %fd83, %fd227;
fma.rn.f64 %fd105, %fd104, %fd83, %fd227;
{
.reg .b32 %temp; 
mov.b64 {%r6, %temp}, %fd105;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r7}, %fd105;
}
shl.b32 %r63, %r5, 20;
add.s32 %r64, %r7, %r63;
mov.b64 %fd230, {%r6, %r64};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r65}, %fd9;
}
mov.b32 %f6, %r65;
abs.f32 %f2, %f6;
setp.lt.f32	%p14, %f2, 0f4086232B;
@%p14 bra BB6_13;

setp.lt.f64	%p15, %fd9, 0d0000000000000000;
add.f64 %fd106, %fd9, 0d7FF0000000000000;
selp.f64	%fd230, 0d0000000000000000, %fd106, %p15;
setp.geu.f32	%p16, %f2, 0f40874800;
@%p16 bra BB6_13;

shr.u32 %r66, %r5, 31;
add.s32 %r67, %r5, %r66;
shr.s32 %r68, %r67, 1;
shl.b32 %r69, %r68, 20;
add.s32 %r70, %r69, %r7;
mov.b64 %fd107, {%r6, %r70};
sub.s32 %r71, %r5, %r68;
shl.b32 %r72, %r71, 20;
add.s32 %r73, %r72, 1072693248;
mov.u32 %r74, 0;
mov.b64 %fd108, {%r74, %r73};
mul.f64 %fd230, %fd107, %fd108;

BB6_13:
add.f64 %fd231, %fd229, %fd230;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r120}, %fd231;
}
{
.reg .b32 %temp; 
mov.b64 {%r121, %temp}, %fd231;
}
mov.u32 %r122, -1023;
setp.gt.s32	%p17, %r120, 1048575;
@%p17 bra BB6_15;

mul.f64 %fd231, %fd231, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r120}, %fd231;
}
{
.reg .b32 %temp; 
mov.b64 {%r121, %temp}, %fd231;
}
mov.u32 %r122, -1077;

BB6_15:
add.s32 %r77, %r120, -1;
setp.lt.u32	%p18, %r77, 2146435071;
@%p18 bra BB6_17;
bra.uni BB6_16;

BB6_17:
shr.u32 %r79, %r120, 20;
add.s32 %r123, %r122, %r79;
and.b32 %r80, %r120, -2146435073;
or.b32 %r81, %r80, 1072693248;
mov.b64 %fd232, {%r121, %r81};
setp.lt.s32	%p20, %r81, 1073127583;
@%p20 bra BB6_19;

{
.reg .b32 %temp; 
mov.b64 {%r82, %temp}, %fd232;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r83}, %fd232;
}
add.s32 %r84, %r83, -1048576;
mov.b64 %fd232, {%r82, %r84};
add.s32 %r123, %r123, 1;

BB6_19:
mov.f64 %fd228, 0d3FF0000000000000;
add.f64 %fd112, %fd232, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd111,%fd112;

	neg.f64 %fd113, %fd112;
fma.rn.f64 %fd115, %fd113, %fd111, %fd228;
fma.rn.f64 %fd116, %fd115, %fd115, %fd115;
fma.rn.f64 %fd117, %fd116, %fd111, %fd111;
add.f64 %fd118, %fd232, 0dBFF0000000000000;
mul.f64 %fd119, %fd118, %fd117;
fma.rn.f64 %fd120, %fd118, %fd117, %fd119;
mul.f64 %fd121, %fd120, %fd120;
mov.f64 %fd122, 0d3ED0EE258B7A8B04;
mov.f64 %fd123, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd124, %fd123, %fd121, %fd122;
mov.f64 %fd125, 0d3EF3B2669F02676F;
fma.rn.f64 %fd126, %fd124, %fd121, %fd125;
mov.f64 %fd127, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd128, %fd126, %fd121, %fd127;
mov.f64 %fd129, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd130, %fd128, %fd121, %fd129;
mov.f64 %fd131, 0d3F624924923BE72D;
fma.rn.f64 %fd132, %fd130, %fd121, %fd131;
mov.f64 %fd133, 0d3F8999999999A3C4;
fma.rn.f64 %fd134, %fd132, %fd121, %fd133;
mov.f64 %fd135, 0d3FB5555555555554;
fma.rn.f64 %fd136, %fd134, %fd121, %fd135;
sub.f64 %fd137, %fd118, %fd120;
add.f64 %fd138, %fd137, %fd137;
neg.f64 %fd139, %fd120;
fma.rn.f64 %fd140, %fd139, %fd118, %fd138;
mul.f64 %fd141, %fd117, %fd140;
mul.f64 %fd142, %fd121, %fd136;
fma.rn.f64 %fd143, %fd142, %fd120, %fd141;
xor.b32 %r85, %r123, -2147483648;
mov.u32 %r86, 1127219200;
mov.b64 %fd144, {%r85, %r86};
mov.u32 %r87, -2147483648;
mov.b64 %fd145, {%r87, %r86};
sub.f64 %fd146, %fd144, %fd145;
mov.f64 %fd147, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd148, %fd146, %fd147, %fd120;
neg.f64 %fd149, %fd146;
fma.rn.f64 %fd150, %fd149, %fd147, %fd148;
sub.f64 %fd151, %fd150, %fd120;
sub.f64 %fd152, %fd143, %fd151;
mov.f64 %fd153, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd154, %fd146, %fd153, %fd152;
add.f64 %fd233, %fd148, %fd154;
bra.uni BB6_20;

BB6_16:
mov.f64 %fd109, 0d7FF0000000000000;
fma.rn.f64 %fd110, %fd231, %fd109, %fd109;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r78}, %fd231;
}
mov.b32 %f7, %r78;
setp.eq.f32	%p19, %f7, 0f00000000;
selp.f64	%fd233, 0dFFF0000000000000, %fd110, %p19;

BB6_20:
add.f64 %fd234, %fd3, %fd233;

BB6_21:
st.global.f64 [%rd12], %fd234;

BB6_22:
add.s64 %rd131, %rd131, %rd99;
add.s64 %rd130, %rd130, %rd100;
shl.b64 %rd101, %rd36, 1;
or.b64 %rd102, %rd101, 1;
add.s64 %rd132, %rd132, 1;
setp.lt.s64	%p21, %rd132, %rd102;
@%p21 bra BB6_3;

BB6_23:
setp.lt.s64	%p22, %rd52, 1;
@%p22 bra BB6_34;

ld.param.u64 %rd129, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_17];
ld.param.u64 %rd128, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_5];
ld.param.u64 %rd127, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_15];
ld.param.u64 %rd126, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_16];
ld.param.u64 %rd125, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_1];
ld.param.u64 %rd124, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_2];
ld.param.u64 %rd123, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIdlEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_11];
cvta.to.global.u64 %rd104, %rd123;
add.s64 %rd106, %rd104, %rd59;
ld.global.nc.f64 %fd25, [%rd106];
mul.lo.s64 %rd108, %rd56, %rd124;
cvta.to.global.u64 %rd109, %rd125;
shl.b64 %rd110, %rd108, 3;
add.s64 %rd111, %rd109, %rd110;
ld.global.nc.f64 %fd26, [%rd111];
mul.lo.s64 %rd112, %rd39, %rd56;
mul.lo.s64 %rd114, %rd38, %rd57;
add.s64 %rd115, %rd112, %rd114;
cvta.to.global.u64 %rd116, %rd27;
shl.b64 %rd117, %rd115, 3;
add.s64 %rd135, %rd116, %rd117;
shl.b64 %rd17, %rd40, 3;
mul.lo.s64 %rd118, %rd126, %rd56;
mul.lo.s64 %rd119, %rd127, %rd57;
add.s64 %rd120, %rd118, %rd119;
cvta.to.global.u64 %rd121, %rd128;
shl.b64 %rd122, %rd120, 3;
add.s64 %rd134, %rd121, %rd122;
shl.b64 %rd19, %rd129, 3;
mov.u64 %rd136, 0;

BB6_25:
mov.f64 %fd237, 0d0000000000000000;
setp.ge.s64	%p23, %rd57, %rd2;
@%p23 bra BB6_33;

ld.global.f64 %fd27, [%rd134];
mov.f64 %fd156, 0d4338000000000000;
mov.f64 %fd157, 0d3FF71547652B82FE;
fma.rn.f64 %fd158, %fd27, %fd157, %fd156;
{
.reg .b32 %temp; 
mov.b64 {%r18, %temp}, %fd158;
}
mov.f64 %fd159, 0dC338000000000000;
add.rn.f64 %fd160, %fd158, %fd159;
mov.f64 %fd161, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd162, %fd160, %fd161, %fd27;
mov.f64 %fd163, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd164, %fd160, %fd163, %fd162;
mov.f64 %fd165, 0d3E928AF3FCA213EA;
mov.f64 %fd166, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd167, %fd166, %fd164, %fd165;
mov.f64 %fd168, 0d3EC71DEE62401315;
fma.rn.f64 %fd169, %fd167, %fd164, %fd168;
mov.f64 %fd170, 0d3EFA01997C89EB71;
fma.rn.f64 %fd171, %fd169, %fd164, %fd170;
mov.f64 %fd172, 0d3F2A01A014761F65;
fma.rn.f64 %fd173, %fd171, %fd164, %fd172;
mov.f64 %fd174, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd175, %fd173, %fd164, %fd174;
mov.f64 %fd176, 0d3F81111111122322;
fma.rn.f64 %fd177, %fd175, %fd164, %fd176;
mov.f64 %fd178, 0d3FA55555555502A1;
fma.rn.f64 %fd179, %fd177, %fd164, %fd178;
mov.f64 %fd180, 0d3FC5555555555511;
fma.rn.f64 %fd181, %fd179, %fd164, %fd180;
mov.f64 %fd182, 0d3FE000000000000B;
fma.rn.f64 %fd183, %fd181, %fd164, %fd182;
mov.f64 %fd184, 0d3FF0000000000000;
fma.rn.f64 %fd185, %fd183, %fd164, %fd184;
fma.rn.f64 %fd186, %fd185, %fd164, %fd184;
{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd186;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r20}, %fd186;
}
shl.b32 %r96, %r18, 20;
add.s32 %r97, %r20, %r96;
mov.b64 %fd235, {%r19, %r97};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd27;
}
mov.b32 %f8, %r98;
abs.f32 %f3, %f8;
setp.lt.f32	%p24, %f3, 0f4086232B;
@%p24 bra BB6_29;

setp.lt.f64	%p25, %fd27, 0d0000000000000000;
add.f64 %fd187, %fd27, 0d7FF0000000000000;
selp.f64	%fd235, 0d0000000000000000, %fd187, %p25;
setp.geu.f32	%p26, %f3, 0f40874800;
@%p26 bra BB6_29;

shr.u32 %r99, %r18, 31;
add.s32 %r100, %r18, %r99;
shr.s32 %r101, %r100, 1;
shl.b32 %r102, %r101, 20;
add.s32 %r103, %r102, %r20;
mov.b64 %fd188, {%r19, %r103};
sub.s32 %r104, %r18, %r101;
shl.b32 %r105, %r104, 20;
add.s32 %r106, %r105, 1072693248;
mov.u32 %r107, 0;
mov.b64 %fd189, {%r107, %r106};
mul.f64 %fd235, %fd188, %fd189;

BB6_29:
ld.global.f64 %fd190, [%rd135];
add.f64 %fd191, %fd25, %fd190;
sub.f64 %fd32, %fd191, %fd27;
fma.rn.f64 %fd194, %fd32, %fd157, %fd156;
{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd194;
}
add.rn.f64 %fd196, %fd194, %fd159;
fma.rn.f64 %fd198, %fd196, %fd161, %fd32;
fma.rn.f64 %fd200, %fd196, %fd163, %fd198;
fma.rn.f64 %fd203, %fd166, %fd200, %fd165;
fma.rn.f64 %fd205, %fd203, %fd200, %fd168;
fma.rn.f64 %fd207, %fd205, %fd200, %fd170;
fma.rn.f64 %fd209, %fd207, %fd200, %fd172;
fma.rn.f64 %fd211, %fd209, %fd200, %fd174;
fma.rn.f64 %fd213, %fd211, %fd200, %fd176;
fma.rn.f64 %fd215, %fd213, %fd200, %fd178;
fma.rn.f64 %fd217, %fd215, %fd200, %fd180;
fma.rn.f64 %fd219, %fd217, %fd200, %fd182;
fma.rn.f64 %fd221, %fd219, %fd200, %fd184;
fma.rn.f64 %fd222, %fd221, %fd200, %fd184;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd222;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd222;
}
shl.b32 %r108, %r21, 20;
add.s32 %r109, %r23, %r108;
mov.b64 %fd236, {%r22, %r109};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r110}, %fd32;
}
mov.b32 %f9, %r110;
abs.f32 %f4, %f9;
setp.lt.f32	%p27, %f4, 0f4086232B;
@%p27 bra BB6_32;

setp.lt.f64	%p28, %fd32, 0d0000000000000000;
add.f64 %fd223, %fd32, 0d7FF0000000000000;
selp.f64	%fd236, 0d0000000000000000, %fd223, %p28;
setp.geu.f32	%p29, %f4, 0f40874800;
@%p29 bra BB6_32;

shr.u32 %r111, %r21, 31;
add.s32 %r112, %r21, %r111;
shr.s32 %r113, %r112, 1;
shl.b32 %r114, %r113, 20;
add.s32 %r115, %r114, %r23;
mov.b64 %fd224, {%r22, %r115};
sub.s32 %r116, %r21, %r113;
shl.b32 %r117, %r116, 20;
add.s32 %r118, %r117, 1072693248;
mov.u32 %r119, 0;
mov.b64 %fd225, {%r119, %r118};
mul.f64 %fd236, %fd224, %fd225;

BB6_32:
sub.f64 %fd226, %fd235, %fd236;
mul.f64 %fd237, %fd26, %fd226;

BB6_33:
st.global.f64 [%rd135], %fd237;
add.s64 %rd135, %rd135, %rd17;
add.s64 %rd134, %rd134, %rd19;
add.s64 %rd136, %rd136, 1;
setp.lt.s64	%p30, %rd136, %rd52;
@%p30 bra BB6_25;

BB6_34:
ret;
}


.visible .entry _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll(
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_0,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_1,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_2,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_3,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_4,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_5,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_6,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_7,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_8,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_9,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_10,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_11,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_12,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_13,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_14,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_15,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_16
)
.maxntid 1024, 1, 1
.minnctapersm 1
{
.reg .pred %p<41>;
.reg .b16 %rs<6>;
.reg .f32 %f<101>;
.reg .b32 %r<41>;
.reg .b64 %rd<226>;


ld.param.u64 %rd38, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_0];
ld.param.u64 %rd39, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_1];
ld.param.u64 %rd51, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_2];
ld.param.u64 %rd40, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_3];
ld.param.u64 %rd41, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_4];
ld.param.u64 %rd52, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_5];
ld.param.u64 %rd42, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_6];
ld.param.u64 %rd43, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_7];
ld.param.u64 %rd44, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_8];
ld.param.u64 %rd45, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_9];
ld.param.u64 %rd46, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_10];
ld.param.u64 %rd47, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_11];
ld.param.u64 %rd48, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_12];
ld.param.u64 %rd53, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_13];
ld.param.u64 %rd49, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_14];
ld.param.u64 %rd54, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_15];
ld.param.u64 %rd50, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_16];
mov.u32 %r1, %ntid.y;
mov.u32 %r2, %ctaid.y;
mov.u32 %r3, %tid.y;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd55, %r4;
cvta.to.global.u64 %rd56, %rd51;
mul.wide.u32 %rd57, %r4, 8;
add.s64 %rd58, %rd56, %rd57;
ld.global.nc.u64 %rd1, [%rd58];
cvta.to.global.u64 %rd59, %rd52;
add.s64 %rd60, %rd59, %rd57;
ld.global.nc.u64 %rd2, [%rd60];
cvta.to.global.u64 %rd61, %rd53;
add.s64 %rd62, %rd61, %rd57;
ld.global.nc.u64 %rd3, [%rd62];
setp.ge.s64	%p2, %rd55, %rd54;
@%p2 bra BB7_36;

shl.b64 %rd4, %rd42, 1;
mov.u32 %r5, %ntid.x;
cvt.u64.u32	%rd5, %r5;
and.b64 %rd63, %rd4, -4294967296;
setp.eq.s64	%p3, %rd63, 0;
@%p3 bra BB7_3;

rem.s64 %rd212, %rd4, %rd5;
bra.uni BB7_4;

BB7_3:
cvt.u32.u64	%r6, %rd5;
cvt.u32.u64	%r7, %rd4;
rem.u32 %r8, %r7, %r6;
cvt.u64.u32	%rd212, %r8;

BB7_4:
sub.s64 %rd213, %rd4, %rd212;
setp.lt.s64	%p4, %rd213, 0;
@%p4 bra BB7_36;

cvta.to.global.u64 %rd64, %rd41;
shl.b64 %rd65, %rd2, 1;
add.s64 %rd66, %rd65, -1;
shr.u64 %rd67, %rd66, 63;
add.s64 %rd68, %rd66, %rd67;
shr.u64 %rd69, %rd68, 1;
mul.lo.s64 %rd70, %rd69, %rd49;
add.s64 %rd71, %rd70, %rd3;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd10, %rd64, %rd72;

BB7_6:
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd73, %r9;
add.s64 %rd12, %rd73, %rd213;
setp.eq.s64	%p5, %rd12, %rd65;
@%p5 bra BB7_9;
bra.uni BB7_7;

BB7_9:
cvta.to.global.u64 %rd88, %rd39;
add.s64 %rd89, %rd1, -1;
mul.lo.s64 %rd90, %rd89, %rd43;
mul.lo.s64 %rd91, %rd50, %rd45;
add.s64 %rd92, %rd90, %rd91;
mul.lo.s64 %rd94, %rd55, %rd44;
add.s64 %rd95, %rd92, %rd94;
shl.b64 %rd96, %rd95, 2;
add.s64 %rd97, %rd88, %rd96;
ld.global.f32 %f93, [%rd97];
bra.uni BB7_10;

BB7_7:
setp.gt.s64	%p6, %rd2, 0;
setp.eq.s64	%p7, %rd12, %rd66;
and.pred %p8, %p6, %p7;
mov.f32 %f93, 0fFF800000;
@!%p8 bra BB7_10;
bra.uni BB7_8;

BB7_8:
ld.global.nc.u64 %rd77, [%rd10];
mul.lo.s64 %rd78, %rd77, %rd45;
mul.lo.s64 %rd80, %rd55, %rd44;
add.s64 %rd81, %rd1, -1;
mul.lo.s64 %rd82, %rd81, %rd43;
add.s64 %rd83, %rd80, %rd82;
add.s64 %rd84, %rd83, %rd78;
cvta.to.global.u64 %rd85, %rd39;
shl.b64 %rd86, %rd84, 2;
add.s64 %rd87, %rd85, %rd86;
ld.global.f32 %f93, [%rd87];

BB7_10:
or.b64 %rd99, %rd4, 1;
setp.ge.s64	%p9, %rd12, %rd99;
@%p9 bra BB7_12;

mul.lo.s64 %rd100, %rd12, %rd48;
mul.lo.s64 %rd102, %rd55, %rd46;
add.s64 %rd103, %rd1, -1;
mul.lo.s64 %rd104, %rd103, %rd47;
add.s64 %rd105, %rd102, %rd104;
add.s64 %rd106, %rd105, %rd100;
cvta.to.global.u64 %rd107, %rd38;
shl.b64 %rd108, %rd106, 2;
add.s64 %rd109, %rd107, %rd108;
st.global.f32 [%rd109], %f93;

BB7_12:
sub.s64 %rd213, %rd213, %rd5;
setp.gt.s64	%p10, %rd213, -1;
@%p10 bra BB7_6;

sub.s64 %rd215, %rd4, %rd212;
setp.lt.s64	%p11, %rd215, 0;
@%p11 bra BB7_36;

add.s64 %rd116, %rd4, %rd73;
add.s64 %rd117, %rd116, 2;
sub.s64 %rd118, %rd117, %rd212;
mul.lo.s64 %rd119, %rd48, %rd118;
shl.b64 %rd120, %rd119, 2;
add.s64 %rd121, %rd40, -1;
mul.lo.s64 %rd122, %rd47, %rd121;
shl.b64 %rd123, %rd122, 2;
add.s64 %rd124, %rd120, %rd123;
mul.lo.s64 %rd126, %rd46, %rd55;
shl.b64 %rd127, %rd126, 2;
add.s64 %rd14, %rd124, %rd127;
add.s64 %rd128, %rd116, 1;
sub.s64 %rd129, %rd128, %rd212;
mul.lo.s64 %rd130, %rd48, %rd129;
shl.b64 %rd131, %rd130, 2;
add.s64 %rd132, %rd131, %rd123;
add.s64 %rd15, %rd132, %rd127;
sub.s64 %rd133, %rd116, %rd212;
mul.lo.s64 %rd134, %rd48, %rd133;
shl.b64 %rd135, %rd134, 2;
add.s64 %rd136, %rd135, %rd123;
add.s64 %rd16, %rd136, %rd127;
add.s64 %rd137, %rd40, -2;
mul.lo.s64 %rd138, %rd47, %rd137;
shl.b64 %rd139, %rd138, 2;
add.s64 %rd140, %rd135, %rd139;
add.s64 %rd17, %rd140, %rd127;
mov.u64 %rd214, 0;

BB7_15:
mov.u32 %r40, %tid.x;
cvt.u64.u32	%rd205, %r40;
add.s64 %rd21, %rd205, %rd215;
or.b64 %rd143, %rd65, 1;
mov.u16 %rs5, 0;
setp.ge.s64	%p12, %rd21, %rd143;
mov.u64 %rd220, %rd50;
@%p12 bra BB7_22;

and.b64 %rd144, %rd21, 1;
setp.eq.b64	%p13, %rd144, 1;
mov.u64 %rd222, %rd50;
@!%p13 bra BB7_18;
bra.uni BB7_17;

BB7_17:
shr.u64 %rd145, %rd21, 63;
add.s64 %rd146, %rd21, %rd145;
shr.u64 %rd147, %rd146, 1;
mul.lo.s64 %rd148, %rd147, %rd49;
add.s64 %rd149, %rd148, %rd3;
shl.b64 %rd151, %rd149, 3;
add.s64 %rd152, %rd64, %rd151;
ld.global.nc.u64 %rd222, [%rd152];

BB7_18:
mov.u64 %rd23, %rd222;
add.s64 %rd207, %rd65, -1;
setp.ge.s64	%p14, %rd21, %rd207;
mov.u64 %rd220, %rd23;
@%p14 bra BB7_22;

add.s64 %rd24, %rd21, 2;
and.b64 %rd155, %rd24, 1;
setp.eq.b64	%p15, %rd155, 1;
mov.u64 %rd221, %rd50;
@!%p15 bra BB7_21;
bra.uni BB7_20;

BB7_20:
shr.u64 %rd156, %rd24, 63;
add.s64 %rd157, %rd24, %rd156;
shr.u64 %rd158, %rd157, 1;
mul.lo.s64 %rd159, %rd158, %rd49;
add.s64 %rd160, %rd159, %rd3;
shl.b64 %rd162, %rd160, 3;
add.s64 %rd163, %rd64, %rd162;
ld.global.nc.u64 %rd221, [%rd163];

BB7_21:
setp.ne.s64	%p16, %rd221, %rd23;
selp.u16	%rs5, 1, 0, %p16;
mov.u64 %rd219, %rd23;
mov.u64 %rd220, %rd219;

BB7_22:
mov.u64 %rd27, %rd220;
setp.lt.s64	%p17, %rd137, 0;
@%p17 bra BB7_35;

ld.param.u64 %rd225, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_3];
ld.param.u64 %rd203, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_0];
ld.param.u64 %rd202, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_12];
ld.param.u64 %rd201, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_1];
ld.param.u64 %rd200, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_8];
ld.param.u64 %rd199, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_9];
mul.lo.s64 %rd166, %rd202, %rd5;
neg.s64 %rd167, %rd166;
mul.lo.s64 %rd168, %rd167, %rd214;
cvta.to.global.u64 %rd169, %rd203;
shl.b64 %rd170, %rd168, 2;
add.s64 %rd224, %rd169, %rd170;
mul.lo.s64 %rd171, %rd199, %rd27;
mul.lo.s64 %rd173, %rd43, %rd137;
mul.lo.s64 %rd175, %rd200, %rd55;
add.s64 %rd176, %rd173, %rd175;
cvta.to.global.u64 %rd177, %rd201;
shl.b64 %rd178, %rd176, 2;
add.s64 %rd179, %rd177, %rd178;
shl.b64 %rd180, %rd171, 2;
add.s64 %rd223, %rd179, %rd180;

BB7_24:
or.b64 %rd204, %rd65, 1;
setp.lt.s64	%p1, %rd21, %rd204;
bar.sync 0;
add.s64 %rd183, %rd1, -1;
add.s64 %rd184, %rd225, -2;
setp.lt.s64	%p18, %rd184, %rd183;
setp.gt.s64	%p19, %rd2, 0;
and.pred %p20, %p18, %p19;
and.pred %p21, %p20, %p1;
@%p21 bra BB7_27;
bra.uni BB7_25;

BB7_27:
add.s64 %rd190, %rd224, %rd16;
ld.global.f32 %f4, [%rd190];
mov.f32 %f19, 0fFF800000;
setp.ge.s64	%p25, %rd21, %rd65;
mov.f32 %f96, %f4;
mov.f32 %f99, %f19;
@%p25 bra BB7_29;

add.s64 %rd191, %rd224, %rd15;
ld.global.f32 %f5, [%rd191];
setp.gt.f32	%p26, %f5, %f4;
selp.f32	%f6, %f5, %f4, %p26;
mov.f32 %f96, %f6;
mov.f32 %f99, %f5;

BB7_29:
mov.f32 %f8, %f99;
mov.f32 %f94, %f96;
mov.f32 %f95, %f94;
setp.eq.s16	%p27, %rs5, 0;
mov.f32 %f98, %f19;
@%p27 bra BB7_31;

add.s64 %rd192, %rd224, %rd14;
ld.global.f32 %f98, [%rd192];
setp.gt.f32	%p28, %f98, %f95;
selp.f32	%f95, %f98, %f95, %p28;

BB7_31:
setp.eq.f32	%p29, %f95, 0fFF800000;
selp.f32	%f13, 0f00000000, %f95, %p29;
sub.f32 %f27, %f4, %f13;
mul.f32 %f28, %f27, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f29, %f28;
mov.f32 %f30, 0fBF317200;
fma.rn.f32 %f31, %f29, %f30, %f27;
mov.f32 %f32, 0fB5BFBE8E;
fma.rn.f32 %f33, %f29, %f32, %f31;
mul.f32 %f22, %f33, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f21,%f22;

	add.f32 %f34, %f29, 0f00000000;
ex2.approx.f32 %f35, %f34;
mul.f32 %f36, %f21, %f35;
setp.lt.f32	%p30, %f27, 0fC2D20000;
selp.f32	%f37, 0f00000000, %f36, %p30;
setp.gt.f32	%p31, %f27, 0f42D20000;
selp.f32	%f38, 0f7F800000, %f37, %p31;
sub.f32 %f39, %f8, %f13;
mul.f32 %f40, %f39, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f41, %f40;
fma.rn.f32 %f42, %f41, %f30, %f39;
fma.rn.f32 %f43, %f41, %f32, %f42;
mul.f32 %f24, %f43, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f23,%f24;

	add.f32 %f44, %f41, 0f00000000;
ex2.approx.f32 %f45, %f44;
mul.f32 %f46, %f23, %f45;
setp.lt.f32	%p32, %f39, 0fC2D20000;
selp.f32	%f47, 0f00000000, %f46, %p32;
setp.gt.f32	%p33, %f39, 0f42D20000;
selp.f32	%f48, 0f7F800000, %f47, %p33;
add.f32 %f49, %f38, %f48;
sub.f32 %f50, %f98, %f13;
mul.f32 %f51, %f50, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f52, %f51;
fma.rn.f32 %f53, %f52, %f30, %f50;
fma.rn.f32 %f54, %f52, %f32, %f53;
mul.f32 %f26, %f54, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f25,%f26;

	add.f32 %f55, %f52, 0f00000000;
ex2.approx.f32 %f56, %f55;
mul.f32 %f57, %f25, %f56;
setp.lt.f32	%p34, %f50, 0fC2D20000;
selp.f32	%f58, 0f00000000, %f57, %p34;
setp.gt.f32	%p35, %f50, 0f42D20000;
selp.f32	%f59, 0f7F800000, %f58, %p35;
add.f32 %f60, %f49, %f59;
setp.lt.f32	%p36, %f60, 0f00800000;
mul.f32 %f61, %f60, 0f4B000000;
selp.f32	%f14, %f61, %f60, %p36;
selp.f32	%f62, 0fC1B80000, 0f00000000, %p36;
mov.b32 %r35, %f14;
add.s32 %r36, %r35, -1059760811;
and.b32 %r37, %r36, -8388608;
sub.s32 %r38, %r35, %r37;
mov.b32 %f63, %r38;
cvt.rn.f32.s32	%f64, %r37;
mov.f32 %f65, 0f34000000;
fma.rn.f32 %f66, %f64, %f65, %f62;
add.f32 %f67, %f63, 0fBF800000;
mov.f32 %f68, 0f3E1039F6;
mov.f32 %f69, 0fBE055027;
fma.rn.f32 %f70, %f69, %f67, %f68;
mov.f32 %f71, 0fBDF8CDCC;
fma.rn.f32 %f72, %f70, %f67, %f71;
mov.f32 %f73, 0f3E0F2955;
fma.rn.f32 %f74, %f72, %f67, %f73;
mov.f32 %f75, 0fBE2AD8B9;
fma.rn.f32 %f76, %f74, %f67, %f75;
mov.f32 %f77, 0f3E4CED0B;
fma.rn.f32 %f78, %f76, %f67, %f77;
mov.f32 %f79, 0fBE7FFF22;
fma.rn.f32 %f80, %f78, %f67, %f79;
mov.f32 %f81, 0f3EAAAA78;
fma.rn.f32 %f82, %f80, %f67, %f81;
mov.f32 %f83, 0fBF000000;
fma.rn.f32 %f84, %f82, %f67, %f83;
mul.f32 %f85, %f84, %f67;
fma.rn.f32 %f86, %f85, %f67, %f67;
mov.f32 %f87, 0f3F317218;
fma.rn.f32 %f100, %f66, %f87, %f86;
setp.lt.u32	%p37, %r35, 2139095040;
@%p37 bra BB7_33;

mov.f32 %f88, 0f7F800000;
fma.rn.f32 %f100, %f14, %f88, %f88;

BB7_33:
setp.eq.f32	%p38, %f14, 0f00000000;
selp.f32	%f89, 0fFF800000, %f100, %p38;
add.f32 %f90, %f13, %f89;
ld.global.f32 %f91, [%rd223];
add.f32 %f92, %f91, %f90;
add.s64 %rd193, %rd224, %rd17;
st.global.f32 [%rd193], %f92;
bra.uni BB7_34;

BB7_25:
ld.param.u64 %rd210, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_6];
shl.b64 %rd209, %rd210, 1;
or.b64 %rd208, %rd209, 1;
setp.lt.s64	%p22, %rd21, %rd208;
setp.ge.s64	%p23, %rd184, %rd1;
or.pred %p24, %p22, %p23;
@!%p24 bra BB7_34;
bra.uni BB7_26;

BB7_26:
add.s64 %rd188, %rd224, %rd17;
mov.u32 %r34, -8388608;
st.global.u32 [%rd188], %r34;

BB7_34:
add.s64 %rd211, %rd225, -2;
ld.param.u64 %rd198, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c37ctc_loss_backward_log_beta_gpu_kernelIflEEvPT_PKS3_PKllPKT0_S8_lllllllS8_lll_param_11];
add.s64 %rd225, %rd225, -1;
shl.b64 %rd195, %rd198, 2;
sub.s64 %rd224, %rd224, %rd195;
shl.b64 %rd196, %rd43, 2;
sub.s64 %rd223, %rd223, %rd196;
setp.gt.s64	%p39, %rd211, 0;
@%p39 bra BB7_24;

BB7_35:
sub.s64 %rd215, %rd215, %rd5;
setp.gt.s64	%p40, %rd215, -1;
add.s64 %rd214, %rd214, 1;
@%p40 bra BB7_15;

BB7_36:
ret;
}


.visible .entry _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll(
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_0,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_1,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_2,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_3,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_4,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_5,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_6,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_7,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_8,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_9,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_10,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_11,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_12,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_13,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_14,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_15,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_16,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_17,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_18,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_19,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_20,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_21,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_22,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_23,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_24,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_25,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_26,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_27,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_28
)
{
.reg .pred %p<7>;
.reg .f32 %f<25>;
.reg .b32 %r<15>;
.reg .b64 %rd<99>;


ld.param.u64 %rd22, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_0];
ld.param.u64 %rd23, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_1];
ld.param.u64 %rd24, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_2];
ld.param.u64 %rd25, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_3];
ld.param.u64 %rd26, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_4];
ld.param.u64 %rd27, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_5];
ld.param.u64 %rd28, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_6];
ld.param.u64 %rd29, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_8];
ld.param.u64 %rd30, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_9];
ld.param.u64 %rd31, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_11];
ld.param.u64 %rd32, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_12];
ld.param.u64 %rd33, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_13];
ld.param.u64 %rd34, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_14];
ld.param.u64 %rd35, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_15];
ld.param.u64 %rd36, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_16];
ld.param.u64 %rd37, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_17];
ld.param.u64 %rd38, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_18];
ld.param.u64 %rd39, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_19];
ld.param.u64 %rd40, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_20];
ld.param.u64 %rd41, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_21];
ld.param.u64 %rd42, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_22];
ld.param.u64 %rd43, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_23];
ld.param.u64 %rd44, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_24];
ld.param.u64 %rd45, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_25];
ld.param.u64 %rd46, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c45ctc_loss_backward_collect_nonblank_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_26];
mov.u32 %r1, %ntid.y;
mov.u32 %r2, %ctaid.y;
mov.u32 %r3, %tid.y;
mad.lo.s32 %r4, %r1, %r2, %r3;
cvt.u64.u32	%rd1, %r4;
mov.u32 %r5, %ctaid.x;
mov.u32 %r6, %tid.x;
mad.lo.s32 %r7, %r5, %r1, %r6;
cvt.u64.u32	%rd2, %r7;
setp.ge.s64	%p1, %rd1, %rd46;
@%p1 bra BB8_5;

cvta.to.global.u64 %rd47, %rd28;
shl.b64 %rd48, %rd1, 3;
add.s64 %rd49, %rd47, %rd48;
ld.global.u64 %rd3, [%rd49];
cvta.to.global.u64 %rd50, %rd30;
add.s64 %rd51, %rd50, %rd48;
ld.global.u64 %rd52, [%rd51];
setp.ge.s64	%p2, %rd2, %rd52;
@%p2 bra BB8_5;

setp.lt.s64	%p3, %rd3, 1;
@%p3 bra BB8_5;

cvta.to.global.u64 %rd54, %rd26;
cvta.to.global.u64 %rd55, %rd25;
cvta.to.global.u64 %rd56, %rd44;
add.s64 %rd58, %rd56, %rd48;
ld.global.u64 %rd59, [%rd58];
mul.lo.s64 %rd60, %rd2, %rd45;
add.s64 %rd61, %rd59, %rd60;
cvta.to.global.u64 %rd62, %rd29;
shl.b64 %rd63, %rd61, 3;
add.s64 %rd64, %rd62, %rd63;
ld.global.u64 %rd65, [%rd64];
cvta.to.global.u64 %rd66, %rd31;
shl.b64 %rd67, %rd1, 2;
add.s64 %rd68, %rd66, %rd67;
ld.global.f32 %f1, [%rd68];
cvta.to.global.u64 %rd69, %rd23;
mul.lo.s64 %rd70, %rd1, %rd24;
shl.b64 %rd71, %rd70, 2;
add.s64 %rd72, %rd69, %rd71;
ld.global.f32 %f2, [%rd72];
mul.lo.s64 %rd73, %rd65, %rd37;
mul.lo.s64 %rd75, %rd36, %rd1;
add.s64 %rd76, %rd73, %rd75;
cvta.to.global.u64 %rd77, %rd27;
shl.b64 %rd78, %rd76, 2;
add.s64 %rd97, %rd77, %rd78;
shl.b64 %rd5, %rd35, 2;
mul.lo.s64 %rd79, %rd33, %rd1;
mul.lo.s64 %rd80, %rd65, %rd34;
add.s64 %rd81, %rd80, %rd79;
cvta.to.global.u64 %rd82, %rd22;
shl.b64 %rd83, %rd81, 2;
add.s64 %rd96, %rd82, %rd83;
shl.b64 %rd7, %rd32, 2;
mul.wide.u32 %rd84, %r7, 2;
or.b64 %rd85, %rd84, 1;
mul.lo.s64 %rd86, %rd40, %rd85;
mul.lo.s64 %rd87, %rd38, %rd1;
add.s64 %rd88, %rd86, %rd87;
shl.b64 %rd89, %rd88, 2;
add.s64 %rd95, %rd55, %rd89;
shl.b64 %rd9, %rd39, 2;
mul.lo.s64 %rd90, %rd43, %rd85;
mul.lo.s64 %rd91, %rd41, %rd1;
add.s64 %rd92, %rd90, %rd91;
shl.b64 %rd93, %rd92, 2;
add.s64 %rd94, %rd54, %rd93;
shl.b64 %rd11, %rd42, 2;
mov.u64 %rd98, 0;

BB8_4:
ld.global.nc.f32 %f5, [%rd94];
ld.global.nc.f32 %f6, [%rd95];
add.f32 %f7, %f6, %f5;
add.f32 %f8, %f1, %f7;
ld.global.f32 %f9, [%rd97];
sub.f32 %f10, %f8, %f9;
mul.f32 %f11, %f10, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f12, %f11;
mov.f32 %f13, 0fBF317200;
fma.rn.f32 %f14, %f12, %f13, %f10;
mov.f32 %f15, 0fB5BFBE8E;
fma.rn.f32 %f16, %f12, %f15, %f14;
mul.f32 %f4, %f16, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f3,%f4;

	add.f32 %f17, %f12, 0f00000000;
ex2.approx.f32 %f18, %f17;
mul.f32 %f19, %f3, %f18;
setp.lt.f32	%p4, %f10, 0fC2D20000;
selp.f32	%f20, 0f00000000, %f19, %p4;
setp.gt.f32	%p5, %f10, 0f42D20000;
selp.f32	%f21, 0f7F800000, %f20, %p5;
mul.f32 %f22, %f2, %f21;
neg.f32 %f23, %f22;
atom.global.add.f32 %f24, [%rd96], %f23;
add.s64 %rd97, %rd97, %rd5;
add.s64 %rd96, %rd96, %rd7;
add.s64 %rd95, %rd95, %rd9;
add.s64 %rd94, %rd94, %rd11;
add.s64 %rd98, %rd98, 1;
setp.lt.s64	%p6, %rd98, %rd3;
@%p6 bra BB8_4;

BB8_5:
ret;
}


.visible .entry _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll(
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_0,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_1,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_2,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_3,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_4,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_5,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_6,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_7,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_8,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_9,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_10,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_11,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_12,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_13,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_14,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_15,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_16,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_17,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_18,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_19,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_20,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_21,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_22,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_23,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_24,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_25,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_26,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_27,
.param .u64 _ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_28
)
{
.reg .pred %p<26>;
.reg .f32 %f<105>;
.reg .b32 %r<37>;
.reg .b64 %rd<137>;


ld.param.u64 %rd28, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_0];
ld.param.u64 %rd31, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_3];
ld.param.u64 %rd32, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_4];
ld.param.u64 %rd34, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_6];
ld.param.u64 %rd55, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_7];
ld.param.u64 %rd35, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_8];
ld.param.u64 %rd36, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_9];
ld.param.u64 %rd37, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_10];
ld.param.u64 %rd39, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_12];
ld.param.u64 %rd40, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_13];
ld.param.u64 %rd41, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_14];
ld.param.u64 %rd45, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_18];
ld.param.u64 %rd46, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_19];
ld.param.u64 %rd47, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_20];
ld.param.u64 %rd48, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_21];
ld.param.u64 %rd49, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_22];
ld.param.u64 %rd50, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_23];
ld.param.u64 %rd51, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_24];
ld.param.u64 %rd52, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_25];
ld.param.u64 %rd56, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_26];
ld.param.u64 %rd53, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_27];
ld.param.u64 %rd54, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_28];
mov.u32 %r1, %tid.y;
mov.u32 %r2, %ntid.y;
mov.u32 %r3, %ctaid.y;
mad.lo.s32 %r4, %r2, %r3, %r1;
cvt.u64.u32	%rd57, %r4;
mov.u32 %r5, %ntid.x;
mov.u32 %r6, %ctaid.x;
mov.u32 %r7, %tid.x;
mad.lo.s32 %r8, %r5, %r6, %r7;
cvt.u64.u32	%rd58, %r8;
setp.ge.s64	%p1, %rd57, %rd56;
setp.ge.s64	%p2, %rd58, %rd55;
or.pred %p3, %p1, %p2;
@%p3 bra BB9_17;

cvta.to.global.u64 %rd59, %rd34;
mul.wide.u32 %rd60, %r4, 8;
add.s64 %rd61, %rd59, %rd60;
ld.global.nc.u64 %rd2, [%rd61];
cvta.to.global.u64 %rd62, %rd36;
add.s64 %rd63, %rd62, %rd60;
ld.global.nc.u64 %rd3, [%rd63];
setp.lt.s64	%p4, %rd37, 0;
@%p4 bra BB9_12;

cvta.to.global.u64 %rd65, %rd51;
shl.b64 %rd66, %rd57, 3;
add.s64 %rd67, %rd65, %rd66;
ld.global.nc.u64 %rd4, [%rd67];
mul.lo.s64 %rd69, %rd58, %rd39;
mul.lo.s64 %rd71, %rd57, %rd40;
add.s64 %rd5, %rd69, %rd71;
mul.lo.s64 %rd72, %rd46, %rd58;
mul.lo.s64 %rd73, %rd45, %rd57;
add.s64 %rd74, %rd72, %rd73;
cvta.to.global.u64 %rd75, %rd31;
shl.b64 %rd76, %rd74, 2;
add.s64 %rd131, %rd75, %rd76;
mul.lo.s64 %rd77, %rd49, %rd58;
mul.lo.s64 %rd78, %rd48, %rd57;
add.s64 %rd79, %rd77, %rd78;
cvta.to.global.u64 %rd80, %rd32;
shl.b64 %rd81, %rd79, 2;
add.s64 %rd130, %rd80, %rd81;
mov.u64 %rd132, 0;
cvta.to.global.u64 %rd90, %rd35;
shl.b64 %rd97, %rd47, 2;
shl.b64 %rd98, %rd50, 2;

BB9_3:
shl.b64 %rd82, %rd3, 1;
or.b64 %rd83, %rd82, 1;
setp.lt.s64	%p5, %rd132, %rd83;
setp.gt.s64	%p6, %rd3, 0;
and.pred %p7, %p6, %p5;
@!%p7 bra BB9_11;
bra.uni BB9_4;

BB9_4:
and.b64 %rd84, %rd132, 1;
setp.eq.b64	%p8, %rd84, 1;
mov.u64 %rd133, %rd54;
@!%p8 bra BB9_6;
bra.uni BB9_5;

BB9_5:
shr.u64 %rd85, %rd132, 63;
add.s64 %rd86, %rd132, %rd85;
shr.u64 %rd87, %rd86, 1;
mul.lo.s64 %rd88, %rd87, %rd52;
add.s64 %rd89, %rd88, %rd4;
shl.b64 %rd91, %rd89, 3;
add.s64 %rd92, %rd90, %rd91;
ld.global.nc.u64 %rd11, [%rd92];
mov.u64 %rd133, %rd11;

BB9_6:
mov.u64 %rd12, %rd133;
ld.global.nc.f32 %f14, [%rd130];
ld.global.nc.f32 %f15, [%rd131];
add.f32 %f103, %f15, %f14;
mul.lo.s64 %rd93, %rd12, %rd41;
add.s64 %rd94, %rd5, %rd93;
cvta.to.global.u64 %rd95, %rd28;
shl.b64 %rd96, %rd94, 2;
add.s64 %rd13, %rd95, %rd96;
ld.global.f32 %f2, [%rd13];
setp.eq.f32	%p9, %f2, 0fFF800000;
@%p9 bra BB9_10;

setp.gt.f32	%p10, %f2, %f103;
selp.f32	%f3, %f2, %f103, %p10;
sub.f32 %f20, %f2, %f3;
mul.f32 %f21, %f20, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f22, %f21;
mov.f32 %f23, 0fBF317200;
fma.rn.f32 %f24, %f22, %f23, %f20;
mov.f32 %f25, 0fB5BFBE8E;
fma.rn.f32 %f26, %f22, %f25, %f24;
mul.f32 %f17, %f26, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f16,%f17;

	add.f32 %f27, %f22, 0f00000000;
ex2.approx.f32 %f28, %f27;
mul.f32 %f29, %f16, %f28;
setp.lt.f32	%p11, %f20, 0fC2D20000;
selp.f32	%f30, 0f00000000, %f29, %p11;
setp.gt.f32	%p12, %f20, 0f42D20000;
selp.f32	%f31, 0f7F800000, %f30, %p12;
sub.f32 %f32, %f103, %f3;
mul.f32 %f33, %f32, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f34, %f33;
fma.rn.f32 %f35, %f34, %f23, %f32;
fma.rn.f32 %f36, %f34, %f25, %f35;
mul.f32 %f19, %f36, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f18,%f19;

	add.f32 %f37, %f34, 0f00000000;
ex2.approx.f32 %f38, %f37;
mul.f32 %f39, %f18, %f38;
setp.lt.f32	%p13, %f32, 0fC2D20000;
selp.f32	%f40, 0f00000000, %f39, %p13;
setp.gt.f32	%p14, %f32, 0f42D20000;
selp.f32	%f41, 0f7F800000, %f40, %p14;
add.f32 %f42, %f31, %f41;
setp.lt.f32	%p15, %f42, 0f00800000;
mul.f32 %f43, %f42, 0f4B000000;
selp.f32	%f4, %f43, %f42, %p15;
selp.f32	%f44, 0fC1B80000, 0f00000000, %p15;
mov.b32 %r21, %f4;
add.s32 %r22, %r21, -1059760811;
and.b32 %r23, %r22, -8388608;
sub.s32 %r24, %r21, %r23;
mov.b32 %f45, %r24;
cvt.rn.f32.s32	%f46, %r23;
mov.f32 %f47, 0f34000000;
fma.rn.f32 %f48, %f46, %f47, %f44;
add.f32 %f49, %f45, 0fBF800000;
mov.f32 %f50, 0f3E1039F6;
mov.f32 %f51, 0fBE055027;
fma.rn.f32 %f52, %f51, %f49, %f50;
mov.f32 %f53, 0fBDF8CDCC;
fma.rn.f32 %f54, %f52, %f49, %f53;
mov.f32 %f55, 0f3E0F2955;
fma.rn.f32 %f56, %f54, %f49, %f55;
mov.f32 %f57, 0fBE2AD8B9;
fma.rn.f32 %f58, %f56, %f49, %f57;
mov.f32 %f59, 0f3E4CED0B;
fma.rn.f32 %f60, %f58, %f49, %f59;
mov.f32 %f61, 0fBE7FFF22;
fma.rn.f32 %f62, %f60, %f49, %f61;
mov.f32 %f63, 0f3EAAAA78;
fma.rn.f32 %f64, %f62, %f49, %f63;
mov.f32 %f65, 0fBF000000;
fma.rn.f32 %f66, %f64, %f49, %f65;
mul.f32 %f67, %f66, %f49;
fma.rn.f32 %f68, %f67, %f49, %f49;
mov.f32 %f69, 0f3F317218;
fma.rn.f32 %f102, %f48, %f69, %f68;
setp.lt.u32	%p16, %r21, 2139095040;
@%p16 bra BB9_9;

mov.f32 %f70, 0f7F800000;
fma.rn.f32 %f102, %f4, %f70, %f70;

BB9_9:
setp.eq.f32	%p17, %f4, 0f00000000;
selp.f32	%f71, 0fFF800000, %f102, %p17;
add.f32 %f103, %f3, %f71;

BB9_10:
st.global.f32 [%rd13], %f103;

BB9_11:
add.s64 %rd131, %rd131, %rd97;
add.s64 %rd130, %rd130, %rd98;
shl.b64 %rd99, %rd37, 1;
or.b64 %rd100, %rd99, 1;
add.s64 %rd132, %rd132, 1;
setp.lt.s64	%p18, %rd132, %rd100;
@%p18 bra BB9_3;

BB9_12:
setp.lt.s64	%p19, %rd53, 1;
@%p19 bra BB9_17;

ld.param.u64 %rd129, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_17];
ld.param.u64 %rd128, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_5];
ld.param.u64 %rd127, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_15];
ld.param.u64 %rd126, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_16];
mov.u32 %r36, %tid.y;
mov.u32 %r35, %ctaid.y;
mov.u32 %r34, %ntid.y;
mad.lo.s32 %r33, %r34, %r35, %r36;
ld.param.u64 %rd125, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_1];
ld.param.u64 %rd124, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_2];
ld.param.u64 %rd123, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_11];
ld.param.u64 %rd122, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_13];
ld.param.u64 %rd121, [_ZN2at6native66_GLOBAL__N__42_tmpxft_000058dc_00000000_7_LossCTC_cpp1_ii_dfb9bd9c36ctc_loss_backward_collect_gpu_kernelIflEEvPT_PKS3_lS6_S6_S6_PKllPKT0_S8_lS6_llllllllllllS8_llll_param_12];
cvt.u64.u32	%rd120, %r33;
cvta.to.global.u64 %rd102, %rd123;
mul.wide.u32 %rd103, %r33, 4;
add.s64 %rd104, %rd102, %rd103;
ld.global.nc.f32 %f10, [%rd104];
mul.lo.s64 %rd106, %rd120, %rd124;
cvta.to.global.u64 %rd107, %rd125;
shl.b64 %rd108, %rd106, 2;
add.s64 %rd109, %rd107, %rd108;
ld.global.nc.f32 %f11, [%rd109];
mul.lo.s64 %rd110, %rd122, %rd120;
mul.lo.s64 %rd111, %rd121, %rd58;
add.s64 %rd112, %rd110, %rd111;
cvta.to.global.u64 %rd113, %rd28;
shl.b64 %rd114, %rd112, 2;
add.s64 %rd135, %rd113, %rd114;
shl.b64 %rd18, %rd41, 2;
mul.lo.s64 %rd115, %rd126, %rd120;
mul.lo.s64 %rd116, %rd127, %rd58;
add.s64 %rd117, %rd115, %rd116;
cvta.to.global.u64 %rd118, %rd128;
shl.b64 %rd119, %rd117, 2;
add.s64 %rd134, %rd118, %rd119;
shl.b64 %rd20, %rd129, 2;
mov.u64 %rd136, 0;

BB9_14:
mov.f32 %f104, 0f00000000;
setp.ge.s64	%p20, %rd58, %rd2;
@%p20 bra BB9_16;

ld.global.f32 %f77, [%rd134];
mul.f32 %f78, %f77, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f79, %f78;
mov.f32 %f80, 0fBF317200;
fma.rn.f32 %f81, %f79, %f80, %f77;
mov.f32 %f82, 0fB5BFBE8E;
fma.rn.f32 %f83, %f79, %f82, %f81;
mul.f32 %f74, %f83, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f73,%f74;

	add.f32 %f84, %f79, 0f00000000;
ex2.approx.f32 %f85, %f84;
mul.f32 %f86, %f73, %f85;
setp.lt.f32	%p21, %f77, 0fC2D20000;
selp.f32	%f87, 0f00000000, %f86, %p21;
setp.gt.f32	%p22, %f77, 0f42D20000;
selp.f32	%f88, 0f7F800000, %f87, %p22;
ld.global.f32 %f89, [%rd135];
add.f32 %f90, %f10, %f89;
sub.f32 %f91, %f90, %f77;
mul.f32 %f92, %f91, 0f3FB8AA3B;
cvt.rzi.f32.f32	%f93, %f92;
fma.rn.f32 %f94, %f93, %f80, %f91;
fma.rn.f32 %f95, %f93, %f82, %f94;
mul.f32 %f76, %f95, 0f3FB8AA3B;

	ex2.approx.ftz.f32 %f75,%f76;

	add.f32 %f96, %f93, 0f00000000;
ex2.approx.f32 %f97, %f96;
mul.f32 %f98, %f75, %f97;
setp.lt.f32	%p23, %f91, 0fC2D20000;
selp.f32	%f99, 0f00000000, %f98, %p23;
setp.gt.f32	%p24, %f91, 0f42D20000;
selp.f32	%f100, 0f7F800000, %f99, %p24;
sub.f32 %f101, %f88, %f100;
mul.f32 %f104, %f11, %f101;

BB9_16:
st.global.f32 [%rd135], %f104;
add.s64 %rd135, %rd135, %rd18;
add.s64 %rd134, %rd134, %rd20;
add.s64 %rd136, %rd136, 1;
setp.lt.s64	%p25, %rd136, %rd53;
@%p25 bra BB9_14;

BB9_17:
ret;
}


