
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -1.15

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.07

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.07

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: final_mant[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: final_mant[8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ final_mant[8]$_DFFE_PP_/CK (DFF_X1)
     2    2.56    0.01    0.08    0.08 v final_mant[8]$_DFFE_PP_/Q (DFF_X1)
                                         final_mant[8] (net)
                  0.01    0.00    0.08 v _2558_/A (INV_X1)
     1    1.70    0.01    0.01    0.09 ^ _2558_/ZN (INV_X1)
                                         _1713_ (net)
                  0.01    0.00    0.09 ^ _2560_/B1 (AOI21_X1)
     1    1.23    0.01    0.01    0.10 v _2560_/ZN (AOI21_X1)
                                         _0026_ (net)
                  0.01    0.00    0.10 v final_mant[8]$_DFFE_PP_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ final_mant[8]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b[22] (input port clocked by core_clock)
Endpoint: aligned_b_mant[1]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.26    0.00    0.00    0.20 ^ b[22] (in)
                                         b[22] (net)
                  0.00    0.00    0.20 ^ _2404_/A (BUF_X1)
     5   11.69    0.03    0.04    0.24 ^ _2404_/Z (BUF_X1)
                                         _1582_ (net)
                  0.03    0.00    0.24 ^ _2405_/A (INV_X1)
     1    3.40    0.01    0.01    0.26 v _2405_/ZN (INV_X1)
                                         _2113_ (net)
                  0.01    0.00    0.26 v _4312_/B (HA_X1)
     2    3.23    0.01    0.06    0.31 v _4312_/S (HA_X1)
                                         _2115_ (net)
                  0.01    0.00    0.31 v _3528_/A3 (NAND3_X1)
     2    3.56    0.02    0.03    0.34 ^ _3528_/ZN (NAND3_X1)
                                         _0918_ (net)
                  0.02    0.00    0.34 ^ _3534_/B2 (OAI221_X1)
     2    5.17    0.02    0.04    0.39 v _3534_/ZN (OAI221_X1)
                                         _0924_ (net)
                  0.02    0.00    0.39 v _3559_/A3 (NOR4_X2)
     2    7.78    0.06    0.10    0.49 ^ _3559_/ZN (NOR4_X2)
                                         _0949_ (net)
                  0.06    0.00    0.49 ^ _3570_/A3 (NAND4_X1)
     3   10.21    0.04    0.07    0.56 v _3570_/ZN (NAND4_X1)
                                         _0960_ (net)
                  0.04    0.00    0.56 v _3571_/A3 (NAND3_X2)
     3   13.11    0.03    0.05    0.61 ^ _3571_/ZN (NAND3_X2)
                                         _0961_ (net)
                  0.03    0.00    0.62 ^ _3572_/S (MUX2_X1)
     3    6.57    0.01    0.07    0.69 v _3572_/Z (MUX2_X1)
                                         _0962_ (net)
                  0.01    0.00    0.69 v _3651_/B (XNOR2_X1)
    10   20.08    0.10    0.13    0.81 ^ _3651_/ZN (XNOR2_X1)
                                         _1041_ (net)
                  0.10    0.00    0.81 ^ _4000_/A1 (AND4_X1)
     1    1.89    0.01    0.08    0.89 ^ _4000_/ZN (AND4_X1)
                                         _1363_ (net)
                  0.01    0.00    0.89 ^ _4008_/A (AOI221_X1)
     2    3.09    0.02    0.02    0.91 v _4008_/ZN (AOI221_X1)
                                         _1371_ (net)
                  0.02    0.00    0.91 v _4009_/A2 (AND2_X1)
     1    2.94    0.01    0.04    0.95 v _4009_/ZN (AND2_X1)
                                         _1372_ (net)
                  0.01    0.00    0.95 v _4026_/A2 (NOR4_X1)
     1    2.95    0.05    0.08    1.03 ^ _4026_/ZN (NOR4_X1)
                                         _0150_ (net)
                  0.05    0.00    1.03 ^ aligned_b_mant[1]$_SDFF_PP0_/D (DFF_X1)
                                  1.03   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ aligned_b_mant[1]$_SDFF_PP0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b[22] (input port clocked by core_clock)
Endpoint: aligned_b_mant[1]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.26    0.00    0.00    0.20 ^ b[22] (in)
                                         b[22] (net)
                  0.00    0.00    0.20 ^ _2404_/A (BUF_X1)
     5   11.69    0.03    0.04    0.24 ^ _2404_/Z (BUF_X1)
                                         _1582_ (net)
                  0.03    0.00    0.24 ^ _2405_/A (INV_X1)
     1    3.40    0.01    0.01    0.26 v _2405_/ZN (INV_X1)
                                         _2113_ (net)
                  0.01    0.00    0.26 v _4312_/B (HA_X1)
     2    3.23    0.01    0.06    0.31 v _4312_/S (HA_X1)
                                         _2115_ (net)
                  0.01    0.00    0.31 v _3528_/A3 (NAND3_X1)
     2    3.56    0.02    0.03    0.34 ^ _3528_/ZN (NAND3_X1)
                                         _0918_ (net)
                  0.02    0.00    0.34 ^ _3534_/B2 (OAI221_X1)
     2    5.17    0.02    0.04    0.39 v _3534_/ZN (OAI221_X1)
                                         _0924_ (net)
                  0.02    0.00    0.39 v _3559_/A3 (NOR4_X2)
     2    7.78    0.06    0.10    0.49 ^ _3559_/ZN (NOR4_X2)
                                         _0949_ (net)
                  0.06    0.00    0.49 ^ _3570_/A3 (NAND4_X1)
     3   10.21    0.04    0.07    0.56 v _3570_/ZN (NAND4_X1)
                                         _0960_ (net)
                  0.04    0.00    0.56 v _3571_/A3 (NAND3_X2)
     3   13.11    0.03    0.05    0.61 ^ _3571_/ZN (NAND3_X2)
                                         _0961_ (net)
                  0.03    0.00    0.62 ^ _3572_/S (MUX2_X1)
     3    6.57    0.01    0.07    0.69 v _3572_/Z (MUX2_X1)
                                         _0962_ (net)
                  0.01    0.00    0.69 v _3651_/B (XNOR2_X1)
    10   20.08    0.10    0.13    0.81 ^ _3651_/ZN (XNOR2_X1)
                                         _1041_ (net)
                  0.10    0.00    0.81 ^ _4000_/A1 (AND4_X1)
     1    1.89    0.01    0.08    0.89 ^ _4000_/ZN (AND4_X1)
                                         _1363_ (net)
                  0.01    0.00    0.89 ^ _4008_/A (AOI221_X1)
     2    3.09    0.02    0.02    0.91 v _4008_/ZN (AOI221_X1)
                                         _1371_ (net)
                  0.02    0.00    0.91 v _4009_/A2 (AND2_X1)
     1    2.94    0.01    0.04    0.95 v _4009_/ZN (AND2_X1)
                                         _1372_ (net)
                  0.01    0.00    0.95 v _4026_/A2 (NOR4_X1)
     1    2.95    0.05    0.08    1.03 ^ _4026_/ZN (NOR4_X1)
                                         _0150_ (net)
                  0.05    0.00    1.03 ^ aligned_b_mant[1]$_SDFF_PP0_/D (DFF_X1)
                                  1.03   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ aligned_b_mant[1]$_SDFF_PP0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.42e-03   1.37e-04   1.32e-05   1.57e-03  31.0%
Combinational          1.74e-03   1.71e-03   6.14e-05   3.51e-03  69.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.16e-03   1.85e-03   7.45e-05   5.08e-03 100.0%
                          62.1%      36.4%       1.5%
