DisplayDemo.bdflibrary IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Mux4_1 is
	port(	sel: in std_logic_vector(1 downto 0);
			datain: in std_logic_vector(3 downto 0);
			dataout	: out std_logic);
end Mux4_1;

architecture Behaviour of Mux4_1 is
begin
	process(datain0,datain1,sel)
	begin
		if	(sel = '0') then
			dataout <= datain0;
		else 
			dataout <= datain1;
		end if;
	end process;
	
end Behaviour;