library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

package my_components is

component hexa is 
  port(signal a  :  in std_logic_vector(3 downto 0);
	    signal f  : out std_logic_vector(6 downto 0)) ;
end component;

component divisor_freq is
  generic (N         : natural := 50000000;        
           BUS_WIDTH : natural := 26);
  port (signal reset_n :  in std_logic;
        signal clk     :  in std_logic;
        signal clk_o   : out std_logic);
end component;


component bintobcd is
  port(signal a  :  in std_logic_vector(5 downto 0);
	   signal f  : out std_logic_vector(7 downto 0)) ;
end component;


component counter is
generic(
width: natural := 5;
N:natural := 24);
port(
signal reset_n: in std_logic;
signal en: in std_logic;
signal clk: in std_logic;
signal start: in std_logic_vector(width - 1 downto 0);
signal q: out std_logic_vector(width - 1 downto 0));
end component;


component comparador is 
generic( width:natural := 5 );
port(
signal A: in std_logic_vector(width - 1 downto 0);
signal B: in std_logic_vector(width -1 downto 0);
signal EQ: out std_logic);

end component;

component reloj is
port(
signal clk:in std_logic;
signal sel:in std_logic_vector(1 downto 0);
signal ini_pausa: in std_logic;
signal borrar: in std_logic;
signal min_value: out std_logic;
signal display_0: out std_logic_vector(6 downto 0);
signal display_1: out std_logic_vector(6 downto 0);
signal display_2: out std_logic_vector(6 downto 0);
signal display_3: out std_logic_vector(6 downto 0);
signal display_4: out std_logic_vector(6 downto 0);
signal display_5: out std_logic_vector(6 downto 0));
end component;

component mux4a1 is
port ( x0 : in std_logic_vector(6 downto 0);
		 x1 : in std_logic_vector(6 downto 0);
		 x2 : in std_logic_vector(6 downto 0);
		 x3 : in std_logic_vector(6 downto 0);
		 sel : in std_logic_vector(1 downto 0);
		 y : out std_logic_vector(6 downto 0));
	
end component;


end package;