{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@113:123@HdlIdDef", "wire [7:0] transfer_counter = counter[(BIT_COUNTER_WIDTH+8):(BIT_COUNTER_WIDTH+1)];\nwire ntx_rx = counter[0];\n\nreg trigger = 1'b0;\nreg trigger_next = 1'b0;\nreg wait_for_io = 1'b0;\nreg transfer_active = 1'b0;\n\nwire last_bit;\nwire first_bit;\nreg last_transfer;\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@114:124", "wire ntx_rx = counter[0];\n\nreg trigger = 1'b0;\nreg trigger_next = 1'b0;\nreg wait_for_io = 1'b0;\nreg transfer_active = 1'b0;\n\nwire last_bit;\nwire first_bit;\nreg last_transfer;\nreg [7:0] word_length = DATA_WIDTH;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@111:121", "wire [1:0] cs_sleep_counter = counter[(BIT_COUNTER_WIDTH+2):(BIT_COUNTER_WIDTH+1)];\nwire [(BIT_COUNTER_WIDTH-1):0] bit_counter = counter[BIT_COUNTER_WIDTH:1];\nwire [7:0] transfer_counter = counter[(BIT_COUNTER_WIDTH+8):(BIT_COUNTER_WIDTH+1)];\nwire ntx_rx = counter[0];\n\nreg trigger = 1'b0;\nreg trigger_next = 1'b0;\nreg wait_for_io = 1'b0;\nreg transfer_active = 1'b0;\n\nwire last_bit;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@112:122", "wire [(BIT_COUNTER_WIDTH-1):0] bit_counter = counter[BIT_COUNTER_WIDTH:1];\nwire [7:0] transfer_counter = counter[(BIT_COUNTER_WIDTH+8):(BIT_COUNTER_WIDTH+1)];\nwire ntx_rx = counter[0];\n\nreg trigger = 1'b0;\nreg trigger_next = 1'b0;\nreg wait_for_io = 1'b0;\nreg transfer_active = 1'b0;\n\nwire last_bit;\nwire first_bit;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@116:126", "reg trigger = 1'b0;\nreg trigger_next = 1'b0;\nreg wait_for_io = 1'b0;\nreg transfer_active = 1'b0;\n\nwire last_bit;\nwire first_bit;\nreg last_transfer;\nreg [7:0] word_length = DATA_WIDTH;\nreg [7:0] left_aligned = 8'b0;\nwire end_of_word;\n"]], "Diff Content": {"Delete": [[118, "reg wait_for_io = 1'b0;\n"]], "Add": []}}