module lowpassfilter(ck,r,X0,X1,X2,X3,X4,X5,X6,X7,Y);

input wire ck,r,X0,X1,X2,X3,X4,X5,X6,X7;

wire [3:0] q7,q6,q5,q4,q3,q2,q1,q0;

always @ (posedge ck, negedge r)
begin
	if(r==1'b0)
		q7 <= 4'b0000;
	else
	begin
	q7[3:1] <= q7[0:2];
	q7[0] <= X7;
	end
end

always @ (posedge ck, negedge r)
begin
	if(r==1'b0)
		q6 <= 4'b0000;
	else
	begin
	q6[3:1] <= q6[0:2];
	q6[0] <= X6;
	end
end

always @ (posedge ck, negedge r)
begin
	if(r==1'b0)
		q5 <= 4'b0000;
	else
	begin
	q5[3:1] <= q5[0:2];
	q5[0] <= X5;
	end
end

always @ (posedge ck, negedge r)
begin
	if(r==1'b0)
		q4 <= 4'b0000;
	else
	begin
	q4[3:1] <= q4[0:2];
	q4[0] <= X4;
	end
end

always @ (posedge ck, negedge r)
begin
	if(r==1'b0)
		q7 <= 4'b0000;
	else
	begin
	q3[3:1] <= q3[0:2];
	q3[0] <= X3;
	end
end

always @ (posedge ck, negedge r)
begin
	if(r==1'b0)
		q2 <= 4'b0000;
	else
	begin
	q2[3:1] <= q2[0:2];
	q2[0] <= X2;
	end
end

always @ (posedge ck, negedge r)
begin
	if(r==1'b0)
		q1 <= 4'b0000;
	else
	begin
	q1[3:1] <= q1[0:2];
	q1[0] <= X1;
	end
end

always @ (posedge ck, negedge r)
begin
	if(r==1'b0)
		q0 <= 4'b0000;
	else
	begin
	q0[3:1] <= q0[0:2];
	q0[0] <= X0;
	end
end