#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001600cc7f840 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_000001600cbfc4c0 .param/l "ALU_ADD" 1 3 2, C4<0001>;
P_000001600cbfc4f8 .param/l "ALU_AND" 1 3 3, C4<0010>;
P_000001600cbfc530 .param/l "ALU_LTS" 1 3 7, C4<0110>;
P_000001600cbfc568 .param/l "ALU_LTU" 1 3 8, C4<0111>;
P_000001600cbfc5a0 .param/l "ALU_NOR" 1 3 5, C4<0100>;
P_000001600cbfc5d8 .param/l "ALU_OR" 1 3 4, C4<0011>;
P_000001600cbfc610 .param/l "ALU_PASS1" 1 3 1, C4<0000>;
P_000001600cbfc648 .param/l "ALU_PASS2" 1 3 11, C4<1010>;
P_000001600cbfc680 .param/l "ALU_SLL" 1 3 9, C4<1000>;
P_000001600cbfc6b8 .param/l "ALU_SRA" 1 3 12, C4<1011>;
P_000001600cbfc6f0 .param/l "ALU_SRL" 1 3 10, C4<1001>;
P_000001600cbfc728 .param/l "ALU_SUB" 1 3 6, C4<0101>;
P_000001600cbfc760 .param/l "MEM_BASE_ADDR" 1 4 5, C4<00000000000000000001000000000000>;
P_000001600cbfc798 .param/l "MEM_NUM_BITS" 1 4 7, +C4<00000000000000000000000000100000>;
P_000001600cbfc7d0 .param/l "MEM_NUM_WORDS" 1 4 6, +C4<00000000000000000000010000000000>;
P_000001600cbfc808 .param/l "ONE" 1 3 14, C4<1>;
P_000001600cbfc840 .param/l "REG_BASE_ADDR" 1 5 5, C4<00000000000000000010000000000000>;
P_000001600cbfc878 .param/l "REG_NUM_BITS" 1 5 7, +C4<00000000000000000000000000100000>;
P_000001600cbfc8b0 .param/l "REG_NUM_WORDS" 1 5 6, +C4<00000000000000000000000000100000>;
P_000001600cbfc8e8 .param/l "ZERO" 1 3 13, C4<0>;
S_000001600cc7ff60 .scope module, "equality" "equality" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 1 "equal";
    .port_info 3 /OUTPUT 1 "not_equal";
P_000001600cc2cd60 .param/l "NUM_BITS" 0 6 4, +C4<00000000000000000000000000100000>;
o000001600cc82928 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001600cc82050_0 .net "data1", 31 0, o000001600cc82928;  0 drivers
o000001600cc82958 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001600cc81470_0 .net "data2", 31 0, o000001600cc82958;  0 drivers
v000001600cc820f0_0 .net "equal", 0 0, L_000001600ccebce0;  1 drivers
v000001600cc80e30_0 .net "not_equal", 0 0, L_000001600cced2c0;  1 drivers
L_000001600ccebce0 .cmp/eq 32, o000001600cc82928, o000001600cc82958;
L_000001600cced2c0 .cmp/ne 32, o000001600cc82928, o000001600cc82958;
S_000001600cc800f0 .scope module, "top_cpu4" "top_cpu4" 7 2;
 .timescale 0 0;
v000001600cced9a0_0 .var "clk", 0 0;
v000001600ccebd80_0 .var "counter", 31 0;
v000001600ccecfa0_0 .net "exception", 0 0, v000001600ccde3c0_0;  1 drivers
v000001600ccec960_0 .net "halt", 0 0, L_000001600cc5f690;  1 drivers
v000001600cced7c0_0 .var "rst_", 0 0;
E_000001600cc2d520 .event negedge, v000001600cc81510_0;
E_000001600cc2dc20 .event anyedge, v000001600cce0f10_0, v000001600ccde3c0_0, v000001600cce8e70_0, v000001600ccebd80_0;
S_000001600b32ff60 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 7 55, 7 55 0, S_000001600cc800f0;
 .timescale 0 0;
v000001600cc81010_0 .var/i "index", 31 0;
S_000001600b3300f0 .scope module, "cpu4" "cpu4" 7 10, 8 4 0, S_000001600cc800f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "halt";
    .port_info 1 /OUTPUT 1 "exception";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_";
P_000001600b326760 .param/l "BITS" 1 9 1, +C4<00000000000000000000000000100000>;
P_000001600b326798 .param/l "D_MEM_BASE_ADDR" 1 9 5, C4<01000000000000000000000000000000>;
P_000001600b3267d0 .param/l "D_MEM_WORDS" 1 9 3, +C4<00000000000000000000010000000000>;
P_000001600b326808 .param/l "IMM_LEFT" 1 9 14, +C4<00000000000000000000000000010000>;
P_000001600b326840 .param/l "I_MEM_BASE_ADDR" 1 9 4, +C4<00000000000000000000000000000000>;
P_000001600b326878 .param/l "I_MEM_WORDS" 1 9 2, +C4<00000000000000000000010000000000>;
P_000001600b3268b0 .param/l "JMP_LEFT" 1 9 13, +C4<00000000000000000000000000011001>;
P_000001600b3268e8 .param/l "OP_BITS" 1 9 12, +C4<00000000000000000000000000000100>;
P_000001600b326920 .param/l "REG_ADDR_LEFT" 1 9 7, +C4<000000000000000000000000000000100>;
P_000001600b326958 .param/l "REG_WORDS" 1 9 6, +C4<00000000000000000000000000100000>;
P_000001600b326990 .param/l "SHIFT_BITS" 1 9 10, +C4<00000000000000000000000000000101>;
L_000001600cc5ff50 .functor NOT 1, v000001600ccdea00_0, C4<0>, C4<0>, C4<0>;
L_000001600cc5f7e0 .functor AND 1, v000001600ccdef00_0, L_000001600cc5ff50, C4<1>, C4<1>;
L_000001600cc60570 .functor AND 1, v000001600ccea450_0, L_000001600ccebe20, C4<1>, C4<1>;
L_000001600cc60420 .functor NOT 1, L_000001600cc60570, C4<0>, C4<0>, C4<0>;
L_000001600cc5f850 .functor AND 1, v000001600ccdea00_0, L_000001600cc60420, C4<1>, C4<1>;
L_000001600cc5ea50 .functor OR 1, L_000001600cc5f7e0, L_000001600cc5f850, C4<0>, C4<0>;
L_000001600cc5f8c0 .functor AND 1, v000001600ccea450_0, L_000001600ccebe20, C4<1>, C4<1>;
L_000001600cc5fcb0 .functor NOT 1, L_000001600cc5f8c0, C4<0>, C4<0>, C4<0>;
L_000001600cc5f310 .functor NOT 1, v000001600cceb740_0, C4<0>, C4<0>, C4<0>;
L_000001600cc5faf0 .functor NOT 1, L_000001600ccec8c0, C4<0>, C4<0>, C4<0>;
L_000001600cc60030 .functor BUFZ 32, L_000001600cc5f3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001600cc5f690 .functor BUFZ 1, v000001600cce52d0_0, C4<0>, C4<0>, C4<0>;
v000001600cce7390_0 .net *"_ivl_10", 0 0, L_000001600cc5f850;  1 drivers
v000001600cce8330_0 .net *"_ivl_14", 0 0, L_000001600cc5f8c0;  1 drivers
v000001600cce95f0_0 .net *"_ivl_16", 0 0, L_000001600cc5fcb0;  1 drivers
L_000001600ccef518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001600cce7e30_0 .net/2u *"_ivl_18", 0 0, L_000001600ccef518;  1 drivers
v000001600cce72f0_0 .net *"_ivl_2", 0 0, L_000001600cc5ff50;  1 drivers
L_000001600cceff38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001600cce74d0_0 .net/2u *"_ivl_32", 30 0, L_000001600cceff38;  1 drivers
v000001600cce8290_0 .net *"_ivl_34", 0 0, L_000001600cc5faf0;  1 drivers
v000001600cce7570_0 .net *"_ivl_36", 31 0, L_000001600ccec140;  1 drivers
v000001600cce92d0_0 .net *"_ivl_38", 31 0, L_000001600ccec1e0;  1 drivers
v000001600cce7610_0 .net *"_ivl_4", 0 0, L_000001600cc5f7e0;  1 drivers
v000001600cce8c90_0 .net *"_ivl_41", 15 0, L_000001600cced680;  1 drivers
v000001600cce8790_0 .net *"_ivl_43", 15 0, L_000001600cced720;  1 drivers
v000001600cce7c50_0 .net *"_ivl_44", 31 0, L_000001600cced860;  1 drivers
v000001600cce9550_0 .net *"_ivl_46", 31 0, L_000001600ccedcc0;  1 drivers
v000001600cce79d0_0 .net *"_ivl_48", 31 0, L_000001600cceb600;  1 drivers
v000001600cce7a70_0 .net *"_ivl_53", 0 0, L_000001600ccef340;  1 drivers
v000001600cce9690_0 .net *"_ivl_54", 15 0, L_000001600cceea80;  1 drivers
v000001600cce8150_0 .net *"_ivl_56", 31 0, L_000001600ccee800;  1 drivers
L_000001600ccf0010 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001600cce7890_0 .net/2u *"_ivl_58", 15 0, L_000001600ccf0010;  1 drivers
v000001600cce81f0_0 .net *"_ivl_6", 0 0, L_000001600cc60570;  1 drivers
v000001600cce7cf0_0 .net *"_ivl_60", 31 0, L_000001600ccef200;  1 drivers
L_000001600ccf0058 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001600cce83d0_0 .net/2u *"_ivl_66", 31 0, L_000001600ccf0058;  1 drivers
v000001600cce9370_0 .net *"_ivl_68", 31 0, L_000001600cceebc0;  1 drivers
v000001600cce7ed0_0 .net *"_ivl_70", 31 0, L_000001600ccede00;  1 drivers
v000001600cce7430_0 .net *"_ivl_8", 0 0, L_000001600cc60420;  1 drivers
v000001600cce7b10_0 .net "addr", 25 0, L_000001600cced040;  1 drivers
v000001600cce9410_0 .net "addr_m", 0 0, L_000001600ccebe20;  1 drivers
v000001600cce88d0_0 .net "alu_imm", 0 0, v000001600ccde8c0_0;  1 drivers
v000001600cce76b0_0 .net "alu_imm_s3", 0 0, v000001600cce2480_0;  1 drivers
v000001600cce8a10_0 .net "alu_in_1", 31 0, L_000001600cc60030;  1 drivers
v000001600cce7070_0 .net "alu_in_2", 31 0, L_000001600ccee940;  1 drivers
v000001600cce8970_0 .net "alu_op", 3 0, v000001600ccdf900_0;  1 drivers
v000001600cce8d30_0 .net "alu_op_s3", 3 0, v000001600cce2660_0;  1 drivers
v000001600cce8830_0 .net "alu_out", 31 0, v000001600cc80f70_0;  1 drivers
v000001600cce8bf0_0 .net "alu_out_s4", 31 0, v000001600cce2340_0;  1 drivers
v000001600cce8ab0_0 .net "alu_out_s5", 31 0, v000001600cce5690_0;  1 drivers
v000001600cce7d90_0 .net "atomic", 0 0, v000001600ccde320_0;  1 drivers
v000001600cce8b50_0 .net "atomic_s3", 0 0, v000001600cce2ca0_0;  1 drivers
v000001600cce7f70_0 .net "atomic_s4", 0 0, v000001600cce2a20_0;  1 drivers
v000001600cce6f30_0 .net "atomic_s5", 0 0, v000001600cce5190_0;  1 drivers
v000001600cce94b0_0 .net "breq", 0 0, v000001600ccddf60_0;  1 drivers
v000001600cce8650_0 .net "brne", 0 0, v000001600ccdf220_0;  1 drivers
v000001600cce7250_0 .net "byte_en", 3 0, v000001600ccde780_0;  1 drivers
v000001600cce8470_0 .net "byte_en_s3", 3 0, v000001600cce1d00_0;  1 drivers
v000001600cce8010_0 .net "byte_en_s4", 3 0, v000001600cce2e80_0;  1 drivers
v000001600cce6fd0_0 .net "byte_en_s5", 3 0, v000001600cce4ab0_0;  1 drivers
v000001600cce7110_0 .net "check_link", 0 0, v000001600ccdea00_0;  1 drivers
v000001600cce71b0_0 .net "check_link_s3", 0 0, v000001600cce3560_0;  1 drivers
v000001600cce8510_0 .net "check_link_s4", 0 0, v000001600cce36a0_0;  1 drivers
v000001600cce80b0_0 .net "clk", 0 0, v000001600cced9a0_0;  1 drivers
v000001600cce85b0_0 .net "d_mem_rdata", 31 0, L_000001600ccee620;  1 drivers
v000001600cce9230_0 .net "d_mem_rdata_s5", 31 0, v000001600cce4bf0_0;  1 drivers
v000001600cce86f0_0 .net "equal", 0 0, v000001600cc82230_0;  1 drivers
v000001600cce8dd0_0 .net "exception", 0 0, v000001600ccde3c0_0;  alias, 1 drivers
v000001600cce8e70_0 .net "halt", 0 0, L_000001600cc5f690;  alias, 1 drivers
v000001600cce8f10_0 .net "halt_s2", 0 0, v000001600ccddc40_0;  1 drivers
v000001600cce8fb0_0 .net "halt_s3", 0 0, v000001600cce27a0_0;  1 drivers
v000001600cce9050_0 .net "halt_s4", 0 0, v000001600cce3240_0;  1 drivers
v000001600cce7750_0 .net "halt_s5", 0 0, v000001600cce52d0_0;  1 drivers
v000001600cce90f0_0 .net "i_mem_rdata", 31 0, L_000001600ccec000;  1 drivers
v000001600cce9190_0 .net "imm", 15 0, L_000001600ccebc40;  1 drivers
v000001600cce77f0_0 .net "jal", 0 0, v000001600ccdeb40_0;  1 drivers
v000001600cce7930_0 .net "jmp", 0 0, v000001600ccdec80_0;  1 drivers
v000001600ccea630_0 .net "jreg", 0 0, v000001600ccded20_0;  1 drivers
v000001600ccea310_0 .var "link_addr", 31 0;
v000001600cceaa90_0 .net "link_rw_", 0 0, L_000001600ccec8c0;  1 drivers
v000001600ccea090_0 .net "link_rw_s5", 0 0, v000001600cce4150_0;  1 drivers
v000001600ccea450_0 .var "link_valid", 0 0;
v000001600cce9e10_0 .net "load_link_", 0 0, v000001600ccdee60_0;  1 drivers
v000001600ccea130_0 .net "load_link_s3", 0 0, v000001600cce20c0_0;  1 drivers
v000001600cce9af0_0 .net "load_link_s4", 0 0, v000001600cce32e0_0;  1 drivers
v000001600cce9ff0_0 .net "mem_rw_", 0 0, v000001600ccdef00_0;  1 drivers
v000001600cceab30_0 .net "mem_rw_s3", 0 0, v000001600cce2980_0;  1 drivers
v000001600cce9730_0 .net "mem_rw_s4", 0 0, v000001600cce2fc0_0;  1 drivers
v000001600cce9cd0_0 .net "not_equal", 0 0, v000001600cc81830_0;  1 drivers
v000001600cce9a50_0 .net "pc_addr", 31 0, v000001600cce1050_0;  1 drivers
v000001600ccea6d0_0 .net "r1_addr", 4 0, L_000001600cc5eeb0;  1 drivers
v000001600ccea3b0_0 .net "r1_addr_s3", 4 0, v000001600cce34c0_0;  1 drivers
v000001600cce9b90_0 .net "r1_data", 31 0, L_000001600cc5f3f0;  1 drivers
v000001600cce9870_0 .net "r1_data_s3", 31 0, v000001600cce2b60_0;  1 drivers
v000001600cce9910_0 .net "r2_addr", 4 0, L_000001600cced0e0;  1 drivers
v000001600ccea950_0 .net "r2_addr_s3", 4 0, v000001600cce2de0_0;  1 drivers
v000001600cceabd0_0 .net "r2_data", 31 0, L_000001600cc5fd20;  1 drivers
v000001600ccea9f0_0 .net "r2_data_s3", 31 0, v000001600cce43d0_0;  1 drivers
v000001600cceac70_0 .net "r2_data_s4", 31 0, v000001600cce3060_0;  1 drivers
v000001600ccea1d0_0 .net "reg_wdata", 31 0, L_000001600ccee080;  1 drivers
v000001600cce9eb0_0 .net "rst_", 0 0, v000001600cced7c0_0;  1 drivers
v000001600ccead10_0 .net "rw_", 0 0, v000001600cce0ab0_0;  1 drivers
v000001600cce9f50_0 .net "rw_s3", 0 0, v000001600cce5910_0;  1 drivers
v000001600ccea4f0_0 .net "rw_s4", 0 0, v000001600cce3100_0;  1 drivers
v000001600ccea590_0 .net "rw_s5", 0 0, v000001600cce3e30_0;  1 drivers
v000001600ccea270_0 .net "sel_mem", 0 0, v000001600cce0470_0;  1 drivers
v000001600ccea770_0 .net "sel_mem_s3", 0 0, v000001600cce5410_0;  1 drivers
v000001600cceadb0_0 .net "sel_mem_s4", 0 0, v000001600cce23e0_0;  1 drivers
v000001600cce97d0_0 .net "sel_mem_s5", 0 0, v000001600cce4c90_0;  1 drivers
v000001600cce9d70_0 .net "shamt", 4 0, L_000001600ccec460;  1 drivers
v000001600ccea810_0 .net "shamt_s3", 4 0, v000001600cce4830_0;  1 drivers
v000001600cce9c30_0 .net "sign_ext_imm", 31 0, L_000001600cceee40;  1 drivers
v000001600ccea8b0_0 .net "sign_ext_imm_s3", 31 0, v000001600cce5370_0;  1 drivers
v000001600cce99b0_0 .net "signed_ext", 0 0, v000001600cce0bf0_0;  1 drivers
v000001600cceb740_0 .var "stall_pipe", 0 0;
v000001600ccebb00_0 .net "swap", 0 0, v000001600cce1370_0;  1 drivers
v000001600cceba60_0 .net "use_mem_rw_", 0 0, L_000001600cc5ea50;  1 drivers
v000001600ccecf00_0 .net "waddr", 4 0, L_000001600cced5e0;  1 drivers
v000001600ccec280_0 .net "waddr_s3", 4 0, v000001600cce4970_0;  1 drivers
v000001600ccec320_0 .net "waddr_s4", 4 0, v000001600cce2020_0;  1 drivers
v000001600cceb7e0_0 .net "waddr_s5", 4 0, v000001600cce5730_0;  1 drivers
L_000001600ccebe20 .cmp/eq 32, v000001600cc80f70_0, v000001600ccea310_0;
L_000001600ccec8c0 .functor MUXZ 1, L_000001600ccef518, L_000001600cc5fcb0, v000001600ccdea00_0, C4<>;
L_000001600ccec140 .concat [ 1 31 0 0], L_000001600cc5faf0, L_000001600cceff38;
L_000001600ccec1e0 .concat [ 32 0 0 0], L_000001600ccec140;
L_000001600cced680 .part v000001600cc80f70_0, 0, 16;
L_000001600cced720 .part v000001600cc80f70_0, 16, 16;
L_000001600cced860 .concat [ 16 16 0 0], L_000001600cced720, L_000001600cced680;
L_000001600ccedcc0 .functor MUXZ 32, v000001600cc80f70_0, L_000001600cced860, v000001600cce1370_0, C4<>;
L_000001600cceb600 .functor MUXZ 32, L_000001600ccedcc0, L_000001600ccec1e0, v000001600ccde320_0, C4<>;
L_000001600ccee080 .functor MUXZ 32, L_000001600cceb600, L_000001600ccee620, v000001600cce0470_0, C4<>;
L_000001600ccef340 .part L_000001600ccebc40, 15, 1;
LS_000001600cceea80_0_0 .concat [ 1 1 1 1], L_000001600ccef340, L_000001600ccef340, L_000001600ccef340, L_000001600ccef340;
LS_000001600cceea80_0_4 .concat [ 1 1 1 1], L_000001600ccef340, L_000001600ccef340, L_000001600ccef340, L_000001600ccef340;
LS_000001600cceea80_0_8 .concat [ 1 1 1 1], L_000001600ccef340, L_000001600ccef340, L_000001600ccef340, L_000001600ccef340;
LS_000001600cceea80_0_12 .concat [ 1 1 1 1], L_000001600ccef340, L_000001600ccef340, L_000001600ccef340, L_000001600ccef340;
L_000001600cceea80 .concat [ 4 4 4 4], LS_000001600cceea80_0_0, LS_000001600cceea80_0_4, LS_000001600cceea80_0_8, LS_000001600cceea80_0_12;
L_000001600ccee800 .concat [ 16 16 0 0], L_000001600ccebc40, L_000001600cceea80;
L_000001600ccef200 .concat [ 16 16 0 0], L_000001600ccebc40, L_000001600ccf0010;
L_000001600cceee40 .functor MUXZ 32, L_000001600ccef200, L_000001600ccee800, v000001600cce0bf0_0, C4<>;
L_000001600cceebc0 .arith/sum 32, v000001600cce1050_0, L_000001600ccf0058;
L_000001600ccede00 .functor MUXZ 32, L_000001600cc5fd20, L_000001600cceee40, v000001600ccde8c0_0, C4<>;
L_000001600ccee940 .functor MUXZ 32, L_000001600ccede00, L_000001600cceebc0, v000001600ccdeb40_0, C4<>;
S_000001600b3269d0 .scope module, "alu" "alu" 8 259, 10 3 0, S_000001600b3300f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out";
    .port_info 1 /OUTPUT 1 "equal";
    .port_info 2 /OUTPUT 1 "not_equal";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
    .port_info 5 /INPUT 4 "alu_op";
    .port_info 6 /INPUT 5 "shamt";
P_000001600b3186d0 .param/l "NUM_BITS" 0 10 5, +C4<00000000000000000000000000100000>;
P_000001600b318708 .param/l "OP_BITS" 0 10 6, +C4<00000000000000000000000000000100>;
P_000001600b318740 .param/l "SHIFT_BITS" 0 10 7, +C4<00000000000000000000000000000101>;
v000001600cc81ab0_0 .net "alu_op", 3 0, v000001600ccdf900_0;  alias, 1 drivers
v000001600cc80f70_0 .var "alu_out", 31 0;
v000001600cc81650_0 .var "comp_data2", 32 0;
v000001600cc80a70_0 .net "data1", 31 0, L_000001600cc60030;  alias, 1 drivers
v000001600cc824b0_0 .net "data2", 31 0, L_000001600ccee940;  alias, 1 drivers
v000001600cc82230_0 .var "equal", 0 0;
v000001600cc816f0_0 .var "msb_bit", 0 0;
v000001600cc81830_0 .var "not_equal", 0 0;
v000001600cc80750_0 .var "out", 32 0;
v000001600cc80890_0 .net "shamt", 4 0, L_000001600ccec460;  alias, 1 drivers
v000001600cc81bf0_0 .var "temp_data", 31 0;
E_000001600cc2e3e0/0 .event anyedge, v000001600cc80a70_0, v000001600cc824b0_0, v000001600cc81ab0_0, v000001600cc81650_0;
E_000001600cc2e3e0/1 .event anyedge, v000001600cc80750_0, v000001600cc80890_0, v000001600cc81bf0_0, v000001600cc816f0_0;
E_000001600cc2e3e0/2 .event anyedge, v000001600cc80f70_0;
E_000001600cc2e3e0 .event/or E_000001600cc2e3e0/0, E_000001600cc2e3e0/1, E_000001600cc2e3e0/2;
S_000001600b31ba20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 166, 10 166 0, S_000001600b3269d0;
 .timescale 0 0;
v000001600cc82370_0 .var/2s "i", 31 0;
S_000001600b31bbb0 .scope module, "d_memory" "memory" 8 277, 11 4 0, S_000001600b3300f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rdata";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "wdata";
    .port_info 3 /INPUT 1 "rw_";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 4 "byte_en";
P_000001600b2dd8f0 .param/l "ADDR_LEFT" 0 11 11, +C4<000000000000000000000000000001001>;
P_000001600b2dd928 .param/l "BASE_ADDR" 0 11 10, C4<01000000000000000000000000000000>;
P_000001600b2dd960 .param/l "BITS" 0 11 9, +C4<00000000000000000000000000100000>;
P_000001600b2dd998 .param/l "WORDS" 0 11 8, +C4<00000000000000000000010000000000>;
L_000001600cc60110 .functor AND 1, L_000001600cceec60, L_000001600cceed00, C4<1>, C4<1>;
L_000001600ccf0130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001600cc5fc40 .functor XNOR 1, L_000001600cc5ea50, L_000001600ccf0130, C4<0>, C4<0>;
L_000001600cc5fd90 .functor AND 1, L_000001600cc5fc40, L_000001600cc60110, C4<1>, C4<1>;
L_000001600ccf00a0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001600cc81790_0 .net/2u *"_ivl_0", 31 0, L_000001600ccf00a0;  1 drivers
v000001600cc82550_0 .net/2u *"_ivl_12", 0 0, L_000001600ccf0130;  1 drivers
v000001600cc815b0_0 .net *"_ivl_14", 0 0, L_000001600cc5fc40;  1 drivers
v000001600cc818d0_0 .net *"_ivl_17", 0 0, L_000001600cc5fd90;  1 drivers
v000001600cc811f0_0 .net *"_ivl_18", 31 0, L_000001600ccee120;  1 drivers
v000001600cc80930_0 .net *"_ivl_2", 0 0, L_000001600cceec60;  1 drivers
v000001600cc822d0_0 .net *"_ivl_20", 11 0, L_000001600ccedf40;  1 drivers
L_000001600ccf0178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001600cc81970_0 .net *"_ivl_23", 1 0, L_000001600ccf0178;  1 drivers
L_000001600ccf01c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001600cc81a10_0 .net/2u *"_ivl_24", 31 0, L_000001600ccf01c0;  1 drivers
L_000001600ccf00e8 .functor BUFT 1, C4<01000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v000001600cc81e70_0 .net/2u *"_ivl_4", 31 0, L_000001600ccf00e8;  1 drivers
v000001600cc809d0_0 .net *"_ivl_6", 0 0, L_000001600cceed00;  1 drivers
v000001600cc81c90_0 .net "addr", 31 0, v000001600cc80f70_0;  alias, 1 drivers
v000001600cc81290_0 .net "addr_is_valid", 0 0, L_000001600cc60110;  1 drivers
v000001600cc81fb0_0 .net "byte_en", 3 0, v000001600ccde780_0;  alias, 1 drivers
v000001600cc81510_0 .net "clk", 0 0, v000001600cced9a0_0;  alias, 1 drivers
v000001600cc81dd0 .array "mem", 1023 0, 31 0;
v000001600cc81b50_0 .net "rdata", 31 0, L_000001600ccee620;  alias, 1 drivers
v000001600cc82410_0 .net "rw_", 0 0, L_000001600cc5ea50;  alias, 1 drivers
v000001600cc81f10_0 .net "wdata", 31 0, L_000001600cc5fd20;  alias, 1 drivers
v000001600cc81150_0 .net "word_addr", 9 0, L_000001600ccee3a0;  1 drivers
E_000001600cc2daa0 .event posedge, v000001600cc81510_0;
L_000001600cceec60 .cmp/ge 32, v000001600cc80f70_0, L_000001600ccf00a0;
L_000001600cceed00 .cmp/gt 32, L_000001600ccf00e8, v000001600cc80f70_0;
L_000001600ccee3a0 .part v000001600cc80f70_0, 0, 10;
L_000001600ccee120 .array/port v000001600cc81dd0, L_000001600ccedf40;
L_000001600ccedf40 .concat [ 10 2 0 0], L_000001600ccee3a0, L_000001600ccf0178;
L_000001600ccee620 .functor MUXZ 32, L_000001600ccf01c0, L_000001600ccee120, L_000001600cc5fd90, C4<>;
S_000001600b311d40 .scope module, "forward_unit" "forward" 8 401, 12 3 0, S_000001600b3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "r1_addr_s3";
    .port_info 1 /INPUT 5 "r2_addr_s3";
    .port_info 2 /INPUT 5 "waddr_s3";
    .port_info 3 /INPUT 5 "waddr_s4";
    .port_info 4 /INPUT 5 "waddr_s5";
    .port_info 5 /INPUT 5 "r1_addr";
    .port_info 6 /INPUT 5 "r2_addr";
    .port_info 7 /INPUT 1 "rw_s3";
    .port_info 8 /INPUT 1 "rw_s4";
    .port_info 9 /INPUT 1 "rw_s5";
    .port_info 10 /INPUT 1 "sel_mem_s3";
    .port_info 11 /INPUT 1 "sel_mem_s4";
    .port_info 12 /INPUT 1 "sel_mem_s5";
    .port_info 13 /INPUT 32 "alu_out_s4";
    .port_info 14 /INPUT 32 "alu_out_s5";
    .port_info 15 /INPUT 32 "d_mem_rdata_s5";
    .port_info 16 /INPUT 1 "jreg";
    .port_info 17 /INPUT 1 "breq";
    .port_info 18 /INPUT 1 "brne";
    .port_info 19 /OUTPUT 32 "r1_fwd_s4";
    .port_info 20 /OUTPUT 32 "r2_fwd_s4";
    .port_info 21 /OUTPUT 32 "r1_fwd_s5";
    .port_info 22 /OUTPUT 32 "r2_fwd_s5";
    .port_info 23 /OUTPUT 32 "r1_fwd_s6";
    .port_info 24 /OUTPUT 32 "r2_fwd_s6";
    .port_info 25 /OUTPUT 32 "j_fwd_s4";
    .port_info 26 /OUTPUT 32 "j_fwd_s5";
    .port_info 27 /OUTPUT 32 "b_r1_fwd_s4";
    .port_info 28 /OUTPUT 32 "b_r2_fwd_s4";
    .port_info 29 /OUTPUT 32 "b_r1_fwd_s5";
    .port_info 30 /OUTPUT 32 "b_r2_fwd_s5";
    .port_info 31 /OUTPUT 1 "stall_pipe";
P_000001600b318360 .param/l "ADDR_LEFT" 0 12 6, +C4<000000000000000000000000000000100>;
P_000001600b318398 .param/l "BITS" 0 12 4, +C4<00000000000000000000000000100000>;
P_000001600b3183d0 .param/l "REG_WORDS" 0 12 5, +C4<00000000000000000000000000100000>;
o000001600cc832e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001600cc80b10_0 .net "alu_out_s4", 31 0, o000001600cc832e8;  0 drivers
o000001600cc83318 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001600cc825f0_0 .net "alu_out_s5", 31 0, o000001600cc83318;  0 drivers
v000001600cc80ed0_0 .var "b_r1_fwd_s4", 31 0;
v000001600cc82190_0 .var "b_r1_fwd_s5", 31 0;
v000001600cc807f0_0 .var "b_r2_fwd_s4", 31 0;
v000001600cc80bb0_0 .var "b_r2_fwd_s5", 31 0;
o000001600cc83408 .functor BUFZ 1, C4<z>; HiZ drive
v000001600cc80c50_0 .net "breq", 0 0, o000001600cc83408;  0 drivers
o000001600cc83438 .functor BUFZ 1, C4<z>; HiZ drive
v000001600cc81330_0 .net "brne", 0 0, o000001600cc83438;  0 drivers
o000001600cc83468 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001600cc80cf0_0 .net "d_mem_rdata_s5", 31 0, o000001600cc83468;  0 drivers
v000001600cc813d0_0 .var "j_fwd_s4", 31 0;
v000001600cc80d90_0 .var "j_fwd_s5", 31 0;
o000001600cc834f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001600cc810b0_0 .net "jreg", 0 0, o000001600cc834f8;  0 drivers
o000001600cc83528 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001600cc455a0_0 .net "r1_addr", 4 0, o000001600cc83528;  0 drivers
v000001600cc44ce0_0 .net "r1_addr_s3", 4 0, v000001600cce34c0_0;  alias, 1 drivers
v000001600cc45640_0 .var "r1_fwd_s4", 31 0;
v000001600cc45820_0 .var "r1_fwd_s5", 31 0;
v000001600cc45dc0_0 .var "r1_fwd_s6", 31 0;
o000001600cc83618 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001600cc460e0_0 .net "r2_addr", 4 0, o000001600cc83618;  0 drivers
v000001600cc45f00_0 .net "r2_addr_s3", 4 0, v000001600cce2de0_0;  alias, 1 drivers
v000001600cc46540_0 .var "r2_fwd_s4", 31 0;
v000001600cc25b90_0 .var "r2_fwd_s5", 31 0;
v000001600cc25910_0 .var "r2_fwd_s6", 31 0;
v000001600cc3a3b0_0 .net "reg_wdata_s5", 31 0, L_000001600ccef2a0;  1 drivers
o000001600cc83738 .functor BUFZ 1, C4<z>; HiZ drive
v000001600ccd2fa0_0 .net "rw_s3", 0 0, o000001600cc83738;  0 drivers
v000001600ccd2aa0_0 .net "rw_s4", 0 0, v000001600cce3100_0;  alias, 1 drivers
o000001600cc83798 .functor BUFZ 1, C4<z>; HiZ drive
v000001600ccd3a40_0 .net "rw_s5", 0 0, o000001600cc83798;  0 drivers
o000001600cc837c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001600ccd3720_0 .net "sel_mem_s3", 0 0, o000001600cc837c8;  0 drivers
o000001600cc837f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001600ccd4300_0 .net "sel_mem_s4", 0 0, o000001600cc837f8;  0 drivers
o000001600cc83828 .functor BUFZ 1, C4<z>; HiZ drive
v000001600ccd43a0_0 .net "sel_mem_s5", 0 0, o000001600cc83828;  0 drivers
v000001600ccd41c0_0 .var "stall_pipe", 0 0;
o000001600cc83888 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001600ccd3d60_0 .net "waddr_s3", 4 0, o000001600cc83888;  0 drivers
v000001600ccd3fe0_0 .net "waddr_s4", 4 0, v000001600cce2020_0;  alias, 1 drivers
o000001600cc838e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001600ccd4080_0 .net "waddr_s5", 4 0, o000001600cc838e8;  0 drivers
E_000001600cc2d760/0 .event anyedge, v000001600ccd2aa0_0, v000001600ccd3fe0_0, v000001600cc44ce0_0, v000001600cc80b10_0;
E_000001600cc2d760/1 .event anyedge, v000001600cc45f00_0, v000001600ccd3a40_0, v000001600ccd4080_0, v000001600cc3a3b0_0;
E_000001600cc2d760/2 .event anyedge, v000001600cc810b0_0, v000001600cc455a0_0, v000001600ccd2fa0_0, v000001600ccd3d60_0;
E_000001600cc2d760/3 .event anyedge, v000001600ccd4300_0, v000001600cc80c50_0, v000001600cc81330_0, v000001600cc460e0_0;
E_000001600cc2d760 .event/or E_000001600cc2d760/0, E_000001600cc2d760/1, E_000001600cc2d760/2, E_000001600cc2d760/3;
L_000001600ccef2a0 .functor MUXZ 32, o000001600cc83318, o000001600cc83468, o000001600cc83828, C4<>;
S_000001600b30b690 .scope module, "i_memory" "memory" 8 154, 11 4 0, S_000001600b3300f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rdata";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "wdata";
    .port_info 3 /INPUT 1 "rw_";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 4 "byte_en";
P_000001600cc3bab0 .param/l "ADDR_LEFT" 0 11 11, +C4<000000000000000000000000000001001>;
P_000001600cc3bae8 .param/l "BASE_ADDR" 0 11 10, +C4<00000000000000000000000000000000>;
P_000001600cc3bb20 .param/l "BITS" 0 11 9, +C4<00000000000000000000000000100000>;
P_000001600cc3bb58 .param/l "WORDS" 0 11 8, +C4<00000000000000000000010000000000>;
L_000001600cc5fb60 .functor AND 1, L_000001600cced360, L_000001600ccedae0, C4<1>, C4<1>;
L_000001600ccef908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001600ccef7e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001600cc5f620 .functor XNOR 1, L_000001600ccef908, L_000001600ccef7e8, C4<0>, C4<0>;
L_000001600cc5f1c0 .functor AND 1, L_000001600cc5f620, L_000001600cc5fb60, C4<1>, C4<1>;
L_000001600ccef758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001600ccd3cc0_0 .net/2u *"_ivl_0", 31 0, L_000001600ccef758;  1 drivers
v000001600ccd48a0_0 .net/2u *"_ivl_12", 0 0, L_000001600ccef7e8;  1 drivers
v000001600ccd39a0_0 .net *"_ivl_14", 0 0, L_000001600cc5f620;  1 drivers
v000001600ccd3040_0 .net *"_ivl_17", 0 0, L_000001600cc5f1c0;  1 drivers
v000001600ccd3f40_0 .net *"_ivl_18", 31 0, L_000001600ccecb40;  1 drivers
v000001600ccd4120_0 .net *"_ivl_2", 0 0, L_000001600cced360;  1 drivers
v000001600ccd3680_0 .net *"_ivl_20", 11 0, L_000001600cced900;  1 drivers
L_000001600ccef830 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001600ccd30e0_0 .net *"_ivl_23", 1 0, L_000001600ccef830;  1 drivers
L_000001600ccef878 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001600ccd3ae0_0 .net/2u *"_ivl_24", 31 0, L_000001600ccef878;  1 drivers
L_000001600ccef7a0 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v000001600ccd44e0_0 .net/2u *"_ivl_4", 31 0, L_000001600ccef7a0;  1 drivers
v000001600ccd4260_0 .net *"_ivl_6", 0 0, L_000001600ccedae0;  1 drivers
v000001600ccd35e0_0 .net "addr", 31 0, v000001600cce1050_0;  alias, 1 drivers
v000001600ccd4440_0 .net "addr_is_valid", 0 0, L_000001600cc5fb60;  1 drivers
L_000001600ccef950 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001600ccd3860_0 .net "byte_en", 3 0, L_000001600ccef950;  1 drivers
v000001600ccd4620_0 .net "clk", 0 0, v000001600cced9a0_0;  alias, 1 drivers
v000001600ccd3220 .array "mem", 1023 0, 31 0;
v000001600ccd3e00_0 .net "rdata", 31 0, L_000001600ccec000;  alias, 1 drivers
v000001600ccd32c0_0 .net "rw_", 0 0, L_000001600ccef908;  1 drivers
L_000001600ccef8c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001600ccd4580_0 .net "wdata", 31 0, L_000001600ccef8c0;  1 drivers
v000001600ccd3360_0 .net "word_addr", 9 0, L_000001600cced180;  1 drivers
L_000001600cced360 .cmp/ge 32, v000001600cce1050_0, L_000001600ccef758;
L_000001600ccedae0 .cmp/gt 32, L_000001600ccef7a0, v000001600cce1050_0;
L_000001600cced180 .part v000001600cce1050_0, 0, 10;
L_000001600ccecb40 .array/port v000001600ccd3220, L_000001600cced900;
L_000001600cced900 .concat [ 10 2 0 0], L_000001600cced180, L_000001600ccef830;
L_000001600ccec000 .functor MUXZ 32, L_000001600ccef878, L_000001600ccecb40, L_000001600cc5f1c0, C4<>;
S_000001600b2d7b10 .scope module, "instr_reg" "instr_reg" 8 173, 13 2 0, S_000001600b3300f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "r1_addr";
    .port_info 1 /OUTPUT 5 "r2_addr";
    .port_info 2 /OUTPUT 5 "waddr";
    .port_info 3 /OUTPUT 5 "shamt";
    .port_info 4 /OUTPUT 4 "alu_op";
    .port_info 5 /OUTPUT 16 "imm";
    .port_info 6 /OUTPUT 26 "addr";
    .port_info 7 /OUTPUT 1 "rw_";
    .port_info 8 /OUTPUT 1 "mem_rw_";
    .port_info 9 /OUTPUT 1 "sel_mem";
    .port_info 10 /OUTPUT 1 "alu_imm";
    .port_info 11 /OUTPUT 1 "signed_ext";
    .port_info 12 /OUTPUT 4 "byte_en";
    .port_info 13 /OUTPUT 1 "halt";
    .port_info 14 /OUTPUT 1 "swap";
    .port_info 15 /OUTPUT 1 "load_link_";
    .port_info 16 /OUTPUT 1 "check_link";
    .port_info 17 /OUTPUT 1 "atomic";
    .port_info 18 /OUTPUT 1 "jmp";
    .port_info 19 /OUTPUT 1 "breq";
    .port_info 20 /OUTPUT 1 "brne";
    .port_info 21 /OUTPUT 1 "jal";
    .port_info 22 /OUTPUT 1 "jreg";
    .port_info 23 /OUTPUT 1 "exception";
    .port_info 24 /INPUT 1 "clk";
    .port_info 25 /INPUT 1 "load_instr";
    .port_info 26 /INPUT 32 "mem_data";
    .port_info 27 /INPUT 1 "rst_";
    .port_info 28 /INPUT 1 "equal";
    .port_info 29 /INPUT 1 "not_equal";
P_000001600ccdc9d0 .param/l "ADD" 1 14 1, C4<000000100000>;
P_000001600ccdca08 .param/l "ADDI" 1 14 2, C4<001000000000>;
P_000001600ccdca40 .param/l "ADDIU" 1 14 3, C4<001001000000>;
P_000001600ccdca78 .param/l "ADDR_LEFT" 0 13 6, +C4<000000000000000000000000000000100>;
P_000001600ccdcab0 .param/l "ADDU" 1 14 4, C4<000000100001>;
P_000001600ccdcae8 .param/l "ALU_ADD" 1 3 2, C4<0001>;
P_000001600ccdcb20 .param/l "ALU_AND" 1 3 3, C4<0010>;
P_000001600ccdcb58 .param/l "ALU_LTS" 1 3 7, C4<0110>;
P_000001600ccdcb90 .param/l "ALU_LTU" 1 3 8, C4<0111>;
P_000001600ccdcbc8 .param/l "ALU_NOR" 1 3 5, C4<0100>;
P_000001600ccdcc00 .param/l "ALU_OR" 1 3 4, C4<0011>;
P_000001600ccdcc38 .param/l "ALU_PASS1" 1 3 1, C4<0000>;
P_000001600ccdcc70 .param/l "ALU_PASS2" 1 3 11, C4<1010>;
P_000001600ccdcca8 .param/l "ALU_SLL" 1 3 9, C4<1000>;
P_000001600ccdcce0 .param/l "ALU_SRA" 1 3 12, C4<1011>;
P_000001600ccdcd18 .param/l "ALU_SRL" 1 3 10, C4<1001>;
P_000001600ccdcd50 .param/l "ALU_SUB" 1 3 6, C4<0101>;
P_000001600ccdcd88 .param/l "AND" 1 14 5, C4<000000100100>;
P_000001600ccdcdc0 .param/l "ANDI" 1 14 6, C4<001100000000>;
P_000001600ccdcdf8 .param/l "BEQ" 1 14 7, C4<000100000000>;
P_000001600ccdce30 .param/l "BITS" 0 13 4, +C4<00000000000000000000000000100000>;
P_000001600ccdce68 .param/l "BNE" 1 14 8, C4<000101000000>;
P_000001600ccdcea0 .param/l "CODE_BITS" 1 13 52, +C4<00000000000000000000000000000110>;
P_000001600ccdced8 .param/l "FUNC_BITS" 1 13 53, +C4<00000000000000000000000000000110>;
P_000001600ccdcf10 .param/l "FU_LEFT" 1 13 59, +C4<00000000000000000000000000000101>;
P_000001600ccdcf48 .param/l "HALT" 1 14 33, C4<111111000000>;
P_000001600ccdcf80 .param/l "IMM_LEFT" 0 13 12, +C4<00000000000000000000000000010000>;
P_000001600ccdcfb8 .param/l "J" 1 14 19, C4<000010000000>;
P_000001600ccdcff0 .param/l "JAL" 1 14 20, C4<000011000000>;
P_000001600ccdd028 .param/l "JMP_LEFT" 0 13 11, +C4<00000000000000000000000000011001>;
P_000001600ccdd060 .param/l "JR" 1 14 21, C4<000000001000>;
P_000001600ccdd098 .param/l "LBU" 1 14 22, C4<100100000000>;
P_000001600ccdd0d0 .param/l "LHU" 1 14 23, C4<100101000000>;
P_000001600ccdd108 .param/l "LL" 1 14 24, C4<110000000000>;
P_000001600ccdd140 .param/l "LUI" 1 14 25, C4<001111000000>;
P_000001600ccdd178 .param/l "LW" 1 14 9, C4<100011000000>;
P_000001600ccdd1b0 .param/l "NOP" 1 13 64, C4<00000000000000000000000000100000>;
P_000001600ccdd1e8 .param/l "NOR" 1 14 10, C4<000000100111>;
P_000001600ccdd220 .param/l "NUM_REG_BITS" 1 13 60, +C4<00000000000000000000000000000101>;
P_000001600ccdd258 .param/l "ONE" 1 3 14, C4<1>;
P_000001600ccdd290 .param/l "OP_BEQ" 1 13 78, C4<000100>;
P_000001600ccdd2c8 .param/l "OP_BITS" 0 13 9, +C4<00000000000000000000000000000100>;
P_000001600ccdd300 .param/l "OP_BNE" 1 13 79, C4<000101>;
P_000001600ccdd338 .param/l "OP_JTYPE1" 1 13 62, C4<000010>;
P_000001600ccdd370 .param/l "OP_JTYPE2" 1 13 63, C4<000011>;
P_000001600ccdd3a8 .param/l "OP_LEFT" 1 13 54, +C4<00000000000000000000000000011111>;
P_000001600ccdd3e0 .param/l "OP_RTYPE" 1 13 61, C4<000000>;
P_000001600ccdd418 .param/l "OP_SB" 1 13 82, C4<101000>;
P_000001600ccdd450 .param/l "OP_SC" 1 13 80, C4<111000>;
P_000001600ccdd488 .param/l "OP_SH" 1 13 83, C4<101001>;
P_000001600ccdd4c0 .param/l "OP_SW" 1 13 77, C4<101011>;
P_000001600ccdd4f8 .param/l "OR" 1 14 11, C4<000000100101>;
P_000001600ccdd530 .param/l "ORI" 1 14 12, C4<001101000000>;
P_000001600ccdd568 .param/l "RA_REG" 1 13 81, C4<11111>;
P_000001600ccdd5a0 .param/l "RD_LEFT" 1 13 57, +C4<00000000000000000000000000001111>;
P_000001600ccdd5d8 .param/l "REG_WORDS" 0 13 5, +C4<00000000000000000000000000100000>;
P_000001600ccdd610 .param/l "RS_LEFT" 1 13 55, +C4<00000000000000000000000000011001>;
P_000001600ccdd648 .param/l "RT_LEFT" 1 13 56, +C4<00000000000000000000000000010100>;
P_000001600ccdd680 .param/l "SB" 1 14 26, C4<101000000000>;
P_000001600ccdd6b8 .param/l "SC" 1 14 27, C4<111000000000>;
P_000001600ccdd6f0 .param/l "SH" 1 14 28, C4<101001000000>;
P_000001600ccdd728 .param/l "SHIFT_BITS" 0 13 10, +C4<00000000000000000000000000000101>;
P_000001600ccdd760 .param/l "SH_LEFT" 1 13 58, +C4<00000000000000000000000000001010>;
P_000001600ccdd798 .param/l "SLL" 1 14 13, C4<000000000000>;
P_000001600ccdd7d0 .param/l "SLT" 1 14 29, C4<000000101010>;
P_000001600ccdd808 .param/l "SLTI" 1 14 30, C4<001010000000>;
P_000001600ccdd840 .param/l "SLTIU" 1 14 31, C4<001011000000>;
P_000001600ccdd878 .param/l "SLTU" 1 14 32, C4<000000101011>;
P_000001600ccdd8b0 .param/l "SRA" 1 14 18, C4<000000000011>;
P_000001600ccdd8e8 .param/l "SRL" 1 14 14, C4<000000000010>;
P_000001600ccdd920 .param/l "SUB" 1 14 16, C4<000000100010>;
P_000001600ccdd958 .param/l "SUBU" 1 14 17, C4<000000100011>;
P_000001600ccdd990 .param/l "SW" 1 14 15, C4<101011000000>;
P_000001600ccdd9c8 .param/l "ZERO" 1 3 13, C4<0>;
L_000001600cc5f380 .functor OR 1, L_000001600ccec3c0, L_000001600ccec780, C4<0>, C4<0>;
L_000001600cc5fa10 .functor AND 1, L_000001600ccedb80, L_000001600ccebf60, C4<1>, C4<1>;
L_000001600cc5ec80 .functor OR 1, L_000001600cceb920, L_000001600cceb9c0, C4<0>, C4<0>;
L_000001600cc5fbd0 .functor OR 1, L_000001600cc5ec80, L_000001600ccedc20, C4<0>, C4<0>;
L_000001600cc5fa80 .functor OR 1, L_000001600cc5fbd0, L_000001600ccec0a0, C4<0>, C4<0>;
L_000001600cc5f150 .functor OR 1, L_000001600cc5fa80, L_000001600cced4a0, C4<0>, C4<0>;
L_000001600cc5f230 .functor OR 1, L_000001600cc5f150, L_000001600ccebba0, C4<0>, C4<0>;
L_000001600cc5ed60 .functor OR 1, L_000001600cceb880, L_000001600cc5f230, C4<0>, C4<0>;
L_000001600cc5eeb0 .functor BUFZ 5, L_000001600cceca00, C4<00000>, C4<00000>, C4<00000>;
L_000001600cc60490 .functor OR 1, L_000001600cceb880, L_000001600cc5ed60, C4<0>, C4<0>;
L_000001600ccefe60 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001600ccd3400_0 .net/2u *"_ivl_100", 4 0, L_000001600ccefe60;  1 drivers
L_000001600ccefea8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001600ccd3180_0 .net/2u *"_ivl_104", 4 0, L_000001600ccefea8;  1 drivers
v000001600ccd3ea0_0 .net *"_ivl_106", 4 0, L_000001600cced540;  1 drivers
L_000001600ccefa70 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001600ccd37c0_0 .net/2u *"_ivl_12", 5 0, L_000001600ccefa70;  1 drivers
v000001600ccd46c0_0 .net *"_ivl_14", 0 0, L_000001600ccec3c0;  1 drivers
L_000001600ccefab8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001600ccd3b80_0 .net/2u *"_ivl_16", 5 0, L_000001600ccefab8;  1 drivers
v000001600ccd34a0_0 .net *"_ivl_18", 0 0, L_000001600ccec780;  1 drivers
L_000001600ccef998 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001600ccd2b40_0 .net/2u *"_ivl_2", 5 0, L_000001600ccef998;  1 drivers
v000001600ccd2be0_0 .net *"_ivl_21", 0 0, L_000001600cc5f380;  1 drivers
L_000001600ccefb00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001600ccd4760_0 .net/2u *"_ivl_22", 0 0, L_000001600ccefb00;  1 drivers
L_000001600ccefb48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001600ccd4800_0 .net/2u *"_ivl_24", 0 0, L_000001600ccefb48;  1 drivers
L_000001600ccefb90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001600ccd2a00_0 .net/2u *"_ivl_28", 5 0, L_000001600ccefb90;  1 drivers
v000001600ccd2c80_0 .net *"_ivl_30", 0 0, L_000001600ccedb80;  1 drivers
v000001600ccd3540_0 .net *"_ivl_33", 0 0, L_000001600ccebf60;  1 drivers
v000001600ccd3900_0 .net *"_ivl_35", 0 0, L_000001600cc5fa10;  1 drivers
L_000001600ccefbd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001600ccd3c20_0 .net/2u *"_ivl_36", 0 0, L_000001600ccefbd8;  1 drivers
L_000001600ccefc20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001600ccd2d20_0 .net/2u *"_ivl_38", 0 0, L_000001600ccefc20;  1 drivers
v000001600ccd2dc0_0 .net *"_ivl_4", 0 0, L_000001600ccec500;  1 drivers
v000001600ccd2e60_0 .net *"_ivl_43", 5 0, L_000001600ccecd20;  1 drivers
L_000001600ccefc68 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001600ccd2f00_0 .net/2u *"_ivl_44", 5 0, L_000001600ccefc68;  1 drivers
L_000001600ccefcb0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001600ccddd80_0 .net/2u *"_ivl_54", 5 0, L_000001600ccefcb0;  1 drivers
v000001600ccdda60_0 .net *"_ivl_56", 0 0, L_000001600cceb920;  1 drivers
L_000001600ccefcf8 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001600ccde500_0 .net/2u *"_ivl_58", 5 0, L_000001600ccefcf8;  1 drivers
L_000001600ccef9e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001600ccdf680_0 .net/2u *"_ivl_6", 0 0, L_000001600ccef9e0;  1 drivers
v000001600ccddb00_0 .net *"_ivl_60", 0 0, L_000001600cceb9c0;  1 drivers
v000001600ccdf720_0 .net *"_ivl_63", 0 0, L_000001600cc5ec80;  1 drivers
L_000001600ccefd40 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001600ccde460_0 .net/2u *"_ivl_64", 5 0, L_000001600ccefd40;  1 drivers
v000001600ccdf7c0_0 .net *"_ivl_66", 0 0, L_000001600ccedc20;  1 drivers
v000001600ccddce0_0 .net *"_ivl_69", 0 0, L_000001600cc5fbd0;  1 drivers
L_000001600ccefd88 .functor BUFT 1, C4<111000>, C4<0>, C4<0>, C4<0>;
v000001600ccde5a0_0 .net/2u *"_ivl_70", 5 0, L_000001600ccefd88;  1 drivers
v000001600ccdde20_0 .net *"_ivl_72", 0 0, L_000001600ccec0a0;  1 drivers
v000001600ccde000_0 .net *"_ivl_75", 0 0, L_000001600cc5fa80;  1 drivers
L_000001600ccefdd0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v000001600ccde640_0 .net/2u *"_ivl_76", 5 0, L_000001600ccefdd0;  1 drivers
v000001600ccdf860_0 .net *"_ivl_78", 0 0, L_000001600cced4a0;  1 drivers
L_000001600ccefa28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001600ccde1e0_0 .net/2u *"_ivl_8", 0 0, L_000001600ccefa28;  1 drivers
v000001600ccddba0_0 .net *"_ivl_81", 0 0, L_000001600cc5f150;  1 drivers
L_000001600ccefe18 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v000001600ccde6e0_0 .net/2u *"_ivl_82", 5 0, L_000001600ccefe18;  1 drivers
v000001600ccdf2c0_0 .net *"_ivl_84", 0 0, L_000001600ccebba0;  1 drivers
v000001600ccde280_0 .net *"_ivl_87", 0 0, L_000001600cc5f230;  1 drivers
v000001600ccdf180_0 .net *"_ivl_98", 0 0, L_000001600cc60490;  1 drivers
v000001600ccddec0_0 .net "addr", 25 0, L_000001600cced040;  alias, 1 drivers
v000001600ccde8c0_0 .var "alu_imm", 0 0;
v000001600ccdf900_0 .var "alu_op", 3 0;
v000001600ccde320_0 .var "atomic", 0 0;
v000001600ccddf60_0 .var "breq", 0 0;
v000001600ccdf220_0 .var "brne", 0 0;
v000001600ccde780_0 .var "byte_en", 3 0;
v000001600ccdea00_0 .var "check_link", 0 0;
v000001600ccde820_0 .net "clk", 0 0, v000001600cced9a0_0;  alias, 1 drivers
v000001600ccdf360_0 .net "equal", 0 0, v000001600cc82230_0;  alias, 1 drivers
v000001600ccde3c0_0 .var "exception", 0 0;
v000001600ccdeaa0_0 .net "funct", 5 0, L_000001600ccec820;  1 drivers
v000001600ccddc40_0 .var "halt", 0 0;
v000001600ccdebe0_0 .net "i_type", 0 0, L_000001600cced400;  1 drivers
v000001600ccde0a0_0 .net "imm", 15 0, L_000001600ccebc40;  alias, 1 drivers
v000001600ccde140_0 .var "instr", 31 0;
v000001600ccde960_0 .net "j_type", 0 0, L_000001600ccecc80;  1 drivers
v000001600ccdeb40_0 .var "jal", 0 0;
v000001600ccdec80_0 .var "jmp", 0 0;
v000001600ccded20_0 .var "jreg", 0 0;
L_000001600ccefef0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001600ccdedc0_0 .net "load_instr", 0 0, L_000001600ccefef0;  1 drivers
v000001600ccdee60_0 .var "load_link_", 0 0;
v000001600ccdf400_0 .net "mem_data", 31 0, L_000001600ccec000;  alias, 1 drivers
v000001600ccdef00_0 .var "mem_rw_", 0 0;
v000001600ccdefa0_0 .net "not_equal", 0 0, v000001600cc81830_0;  alias, 1 drivers
v000001600ccdf040_0 .net "opcode", 5 0, L_000001600ccecbe0;  1 drivers
v000001600ccdf0e0_0 .net "r1_addr", 4 0, L_000001600cc5eeb0;  alias, 1 drivers
v000001600ccdf4a0_0 .net "r2_addr", 4 0, L_000001600cced0e0;  alias, 1 drivers
v000001600ccdf540_0 .net "r_type", 0 0, L_000001600cceb880;  1 drivers
v000001600ccdf5e0_0 .net "rd", 4 0, L_000001600cceb560;  1 drivers
v000001600cce15f0_0 .net "rs", 4 0, L_000001600cceca00;  1 drivers
v000001600cce0f10_0 .net "rst_", 0 0, v000001600cced7c0_0;  alias, 1 drivers
v000001600ccdfe30_0 .net "rt", 4 0, L_000001600ccecdc0;  1 drivers
v000001600cce0fb0_0 .net "rt_is_src", 0 0, L_000001600cc5ed60;  1 drivers
v000001600cce0ab0_0 .var "rw_", 0 0;
v000001600cce0470_0 .var "sel_mem", 0 0;
v000001600cce0b50_0 .net "shamt", 4 0, L_000001600ccec460;  alias, 1 drivers
v000001600cce0bf0_0 .var "signed_ext", 0 0;
v000001600cce0790_0 .var "stall", 0 0;
v000001600cce1370_0 .var "swap", 0 0;
v000001600cce1410_0 .net "waddr", 4 0, L_000001600cced5e0;  alias, 1 drivers
E_000001600cc2e420 .event anyedge, v000001600ccdf040_0, v000001600ccdeaa0_0, v000001600cc82230_0, v000001600cc81830_0;
E_000001600cc2e460 .event anyedge, v000001600ccde140_0;
E_000001600cc2e4a0/0 .event negedge, v000001600cce0f10_0;
E_000001600cc2e4a0/1 .event posedge, v000001600cc81510_0;
E_000001600cc2e4a0 .event/or E_000001600cc2e4a0/0, E_000001600cc2e4a0/1;
L_000001600ccecbe0 .part v000001600ccde140_0, 26, 6;
L_000001600ccec500 .cmp/eq 6, L_000001600ccecbe0, L_000001600ccef998;
L_000001600cceb880 .functor MUXZ 1, L_000001600ccefa28, L_000001600ccef9e0, L_000001600ccec500, C4<>;
L_000001600ccec3c0 .cmp/eq 6, L_000001600ccecbe0, L_000001600ccefa70;
L_000001600ccec780 .cmp/eq 6, L_000001600ccecbe0, L_000001600ccefab8;
L_000001600ccecc80 .functor MUXZ 1, L_000001600ccefb48, L_000001600ccefb00, L_000001600cc5f380, C4<>;
L_000001600ccedb80 .cmp/ne 6, L_000001600ccecbe0, L_000001600ccefb90;
L_000001600ccebf60 .reduce/nor L_000001600ccecc80;
L_000001600cced400 .functor MUXZ 1, L_000001600ccefc20, L_000001600ccefbd8, L_000001600cc5fa10, C4<>;
L_000001600ccecd20 .part v000001600ccde140_0, 0, 6;
L_000001600ccec820 .functor MUXZ 6, L_000001600ccefc68, L_000001600ccecd20, L_000001600cceb880, C4<>;
L_000001600cceca00 .part v000001600ccde140_0, 21, 5;
L_000001600ccecdc0 .part v000001600ccde140_0, 16, 5;
L_000001600cceb560 .part v000001600ccde140_0, 11, 5;
L_000001600cceb920 .cmp/eq 6, L_000001600ccecbe0, L_000001600ccefcb0;
L_000001600cceb9c0 .cmp/eq 6, L_000001600ccecbe0, L_000001600ccefcf8;
L_000001600ccedc20 .cmp/eq 6, L_000001600ccecbe0, L_000001600ccefd40;
L_000001600ccec0a0 .cmp/eq 6, L_000001600ccecbe0, L_000001600ccefd88;
L_000001600cced4a0 .cmp/eq 6, L_000001600ccecbe0, L_000001600ccefdd0;
L_000001600ccebba0 .cmp/eq 6, L_000001600ccecbe0, L_000001600ccefe18;
L_000001600ccec460 .part v000001600ccde140_0, 6, 5;
L_000001600cced040 .part v000001600ccde140_0, 0, 26;
L_000001600ccebc40 .part v000001600ccde140_0, 0, 16;
L_000001600cced0e0 .functor MUXZ 5, L_000001600ccefe60, L_000001600ccecdc0, L_000001600cc60490, C4<>;
L_000001600cced540 .functor MUXZ 5, L_000001600ccecdc0, L_000001600cceb560, L_000001600cceb880, C4<>;
L_000001600cced5e0 .functor MUXZ 5, L_000001600cced540, L_000001600ccefea8, v000001600ccdeb40_0, C4<>;
S_000001600b2c5e20 .scope module, "pc" "pc" 8 130, 15 3 0, S_000001600b3300f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "pc_addr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 26 "addr";
    .port_info 3 /INPUT 1 "rst_";
    .port_info 4 /INPUT 1 "jmp";
    .port_info 5 /INPUT 1 "load_instr";
    .port_info 6 /INPUT 32 "sign_ext_imm";
    .port_info 7 /INPUT 1 "equal";
    .port_info 8 /INPUT 1 "breq";
    .port_info 9 /INPUT 1 "not_equal";
    .port_info 10 /INPUT 1 "brne";
    .port_info 11 /INPUT 1 "jreg";
    .port_info 12 /INPUT 32 "r1_data";
P_000001600cc2dca0 .param/l "BITS" 0 15 5, +C4<00000000000000000000000000100000>;
L_000001600cc5ffc0 .functor AND 1, v000001600ccddf60_0, v000001600cc82230_0, C4<1>, C4<1>;
L_000001600cc5f9a0 .functor AND 1, v000001600ccdf220_0, v000001600cc81830_0, C4<1>, C4<1>;
L_000001600cc5eb30 .functor OR 1, v000001600ccded20_0, v000001600ccdec80_0, C4<0>, C4<0>;
L_000001600cc5ecf0 .functor AND 1, v000001600ccddf60_0, v000001600cc82230_0, C4<1>, C4<1>;
L_000001600cc5f540 .functor OR 1, L_000001600cc5eb30, L_000001600cc5ecf0, C4<0>, C4<0>;
L_000001600cc5edd0 .functor AND 1, v000001600ccdf220_0, v000001600cc81830_0, C4<1>, C4<1>;
L_000001600cc5eba0 .functor OR 1, L_000001600cc5f540, L_000001600cc5edd0, C4<0>, C4<0>;
L_000001600cc5ec10 .functor NOT 1, L_000001600cc5eba0, C4<0>, C4<0>, C4<0>;
L_000001600cc5f5b0 .functor OR 32, L_000001600cceb6a0, L_000001600ccec640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001600cc5ef90 .functor OR 32, L_000001600cc5f5b0, L_000001600ccec5a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001600cc5f930 .functor OR 32, L_000001600cc5ef90, L_000001600ccece60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001600cc5f0e0 .functor OR 32, L_000001600cc5f930, L_000001600cceda40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001600ccef560 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001600ccdfa70_0 .net/2u *"_ivl_0", 31 0, L_000001600ccef560;  1 drivers
L_000001600ccef5f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001600cce03d0_0 .net/2u *"_ivl_12", 31 0, L_000001600ccef5f0;  1 drivers
L_000001600ccef638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001600cce0510_0 .net/2u *"_ivl_16", 31 0, L_000001600ccef638;  1 drivers
v000001600cce05b0_0 .net *"_ivl_21", 0 0, L_000001600cc5ffc0;  1 drivers
L_000001600ccef680 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001600ccdfcf0_0 .net/2u *"_ivl_22", 31 0, L_000001600ccef680;  1 drivers
v000001600cce0650_0 .net *"_ivl_27", 0 0, L_000001600cc5f9a0;  1 drivers
L_000001600ccef6c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001600cce06f0_0 .net/2u *"_ivl_28", 31 0, L_000001600ccef6c8;  1 drivers
v000001600cce0150_0 .net *"_ivl_32", 0 0, L_000001600cc5eb30;  1 drivers
v000001600ccdfb10_0 .net *"_ivl_35", 0 0, L_000001600cc5ecf0;  1 drivers
v000001600ccdfbb0_0 .net *"_ivl_36", 0 0, L_000001600cc5f540;  1 drivers
v000001600cce1690_0 .net *"_ivl_39", 0 0, L_000001600cc5edd0;  1 drivers
v000001600cce01f0_0 .net *"_ivl_40", 0 0, L_000001600cc5eba0;  1 drivers
v000001600cce1230_0 .net *"_ivl_42", 0 0, L_000001600cc5ec10;  1 drivers
L_000001600ccef710 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001600cce0c90_0 .net/2u *"_ivl_44", 31 0, L_000001600ccef710;  1 drivers
v000001600cce17d0_0 .net *"_ivl_48", 31 0, L_000001600cc5f5b0;  1 drivers
v000001600cce0290_0 .net *"_ivl_50", 31 0, L_000001600cc5ef90;  1 drivers
v000001600cce12d0_0 .net *"_ivl_52", 31 0, L_000001600cc5f930;  1 drivers
v000001600cce1730_0 .net *"_ivl_7", 3 0, L_000001600ccecaa0;  1 drivers
L_000001600ccef5a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001600cce0830_0 .net/2u *"_ivl_8", 1 0, L_000001600ccef5a8;  1 drivers
v000001600cce14b0_0 .net "addr", 25 0, L_000001600cced040;  alias, 1 drivers
v000001600cce0e70_0 .net "branch_dst", 31 0, L_000001600ccec6e0;  1 drivers
v000001600cce0330_0 .net "breq", 0 0, v000001600ccddf60_0;  alias, 1 drivers
v000001600ccdff70_0 .net "breq_sel", 31 0, L_000001600ccec5a0;  1 drivers
v000001600cce1550_0 .net "brne", 0 0, v000001600ccdf220_0;  alias, 1 drivers
v000001600cce08d0_0 .net "brne_sel", 31 0, L_000001600ccece60;  1 drivers
v000001600ccdfc50_0 .net "clk", 0 0, v000001600cced9a0_0;  alias, 1 drivers
v000001600cce0d30_0 .net "equal", 0 0, v000001600cc82230_0;  alias, 1 drivers
v000001600ccdfd90_0 .net "jmp", 0 0, v000001600ccdec80_0;  alias, 1 drivers
v000001600cce0970_0 .net "jmp_sel", 31 0, L_000001600ccec640;  1 drivers
v000001600ccdfed0_0 .net "jreg", 0 0, v000001600ccded20_0;  alias, 1 drivers
v000001600cce0a10_0 .net "jreg_sel", 31 0, L_000001600cceb6a0;  1 drivers
v000001600cce0010_0 .net "jump_dst", 31 0, L_000001600ccebec0;  1 drivers
v000001600cce1190_0 .net "load_instr", 0 0, L_000001600cc5f310;  1 drivers
v000001600cce00b0_0 .net "next_addr", 31 0, L_000001600cc5f0e0;  1 drivers
v000001600cce1870_0 .net "none_sel", 31 0, L_000001600cceda40;  1 drivers
v000001600cce1910_0 .net "not_equal", 0 0, v000001600cc81830_0;  alias, 1 drivers
v000001600cce0dd0_0 .net "p1_addr", 31 0, L_000001600cced220;  1 drivers
v000001600cce1050_0 .var "pc_addr", 31 0;
v000001600cce10f0_0 .net "r1_data", 31 0, L_000001600cc5f3f0;  alias, 1 drivers
v000001600cce37e0_0 .net "rst_", 0 0, v000001600cced7c0_0;  alias, 1 drivers
v000001600cce2520_0 .net "sign_ext_imm", 31 0, L_000001600cceee40;  alias, 1 drivers
L_000001600cced220 .arith/sum 32, v000001600cce1050_0, L_000001600ccef560;
L_000001600ccec6e0 .arith/sum 32, v000001600cce1050_0, L_000001600cceee40;
L_000001600ccecaa0 .part v000001600cce1050_0, 28, 4;
L_000001600ccebec0 .concat [ 26 2 4 0], L_000001600cced040, L_000001600ccef5a8, L_000001600ccecaa0;
L_000001600cceb6a0 .functor MUXZ 32, L_000001600ccef5f0, L_000001600cc5f3f0, v000001600ccded20_0, C4<>;
L_000001600ccec640 .functor MUXZ 32, L_000001600ccef638, L_000001600ccebec0, v000001600ccdec80_0, C4<>;
L_000001600ccec5a0 .functor MUXZ 32, L_000001600ccef680, L_000001600ccec6e0, L_000001600cc5ffc0, C4<>;
L_000001600ccece60 .functor MUXZ 32, L_000001600ccef6c8, L_000001600ccec6e0, L_000001600cc5f9a0, C4<>;
L_000001600cceda40 .functor MUXZ 32, L_000001600ccef710, L_000001600cced220, L_000001600cc5ec10, C4<>;
S_000001600b29f450 .scope module, "pipe_ex_mem" "pipe_ex_mem" 8 343, 16 1 0, S_000001600b3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_";
    .port_info 2 /INPUT 32 "alu_out";
    .port_info 3 /INPUT 1 "atomic_s3";
    .port_info 4 /INPUT 1 "sel_mem_s3";
    .port_info 5 /INPUT 1 "check_link_s3";
    .port_info 6 /INPUT 1 "mem_rw_s3";
    .port_info 7 /INPUT 1 "rw_s3";
    .port_info 8 /INPUT 5 "waddr_s3";
    .port_info 9 /INPUT 1 "load_link_s3";
    .port_info 10 /INPUT 32 "r2_data_s3";
    .port_info 11 /INPUT 4 "byte_en_s3";
    .port_info 12 /INPUT 1 "halt_s3";
    .port_info 13 /OUTPUT 32 "alu_out_s4";
    .port_info 14 /OUTPUT 1 "atomic_s4";
    .port_info 15 /OUTPUT 1 "sel_mem_s4";
    .port_info 16 /OUTPUT 1 "check_link_s4";
    .port_info 17 /OUTPUT 1 "mem_rw_s4";
    .port_info 18 /OUTPUT 1 "rw_s4";
    .port_info 19 /OUTPUT 5 "waddr_s4";
    .port_info 20 /OUTPUT 1 "load_link_s4";
    .port_info 21 /OUTPUT 32 "r2_data_s4";
    .port_info 22 /OUTPUT 4 "byte_en_s4";
    .port_info 23 /OUTPUT 1 "halt_s4";
P_000001600cc65ed0 .param/l "ADDR_LEFT" 0 16 4, +C4<000000000000000000000000000000100>;
P_000001600cc65f08 .param/l "BITS" 0 16 2, +C4<00000000000000000000000000100000>;
P_000001600cc65f40 .param/l "ONE" 1 16 33, C4<1>;
P_000001600cc65f78 .param/l "REG_WORDS" 0 16 3, +C4<00000000000000000000000000100000>;
P_000001600cc65fb0 .param/l "ZERO" 1 16 34, C4<0>;
v000001600cce28e0_0 .net "alu_out", 31 0, v000001600cc80f70_0;  alias, 1 drivers
v000001600cce2340_0 .var "alu_out_s4", 31 0;
v000001600cce31a0_0 .net "atomic_s3", 0 0, v000001600cce2ca0_0;  alias, 1 drivers
v000001600cce2a20_0 .var "atomic_s4", 0 0;
v000001600cce1ee0_0 .net "byte_en_s3", 3 0, v000001600cce1d00_0;  alias, 1 drivers
v000001600cce2e80_0 .var "byte_en_s4", 3 0;
v000001600cce1a80_0 .net "check_link_s3", 0 0, v000001600cce3560_0;  alias, 1 drivers
v000001600cce36a0_0 .var "check_link_s4", 0 0;
v000001600cce1bc0_0 .net "clk", 0 0, v000001600cced9a0_0;  alias, 1 drivers
v000001600cce2f20_0 .net "halt_s3", 0 0, v000001600cce27a0_0;  alias, 1 drivers
v000001600cce3240_0 .var "halt_s4", 0 0;
v000001600cce3740_0 .net "load_link_s3", 0 0, v000001600cce20c0_0;  alias, 1 drivers
v000001600cce32e0_0 .var "load_link_s4", 0 0;
v000001600cce25c0_0 .net "mem_rw_s3", 0 0, v000001600cce2980_0;  alias, 1 drivers
v000001600cce2fc0_0 .var "mem_rw_s4", 0 0;
v000001600cce2c00_0 .net "r2_data_s3", 31 0, v000001600cce43d0_0;  alias, 1 drivers
v000001600cce3060_0 .var "r2_data_s4", 31 0;
v000001600cce1b20_0 .net "rst_", 0 0, v000001600cced7c0_0;  alias, 1 drivers
v000001600cce3880_0 .net "rw_s3", 0 0, v000001600cce5910_0;  alias, 1 drivers
v000001600cce3100_0 .var "rw_s4", 0 0;
v000001600cce1e40_0 .net "sel_mem_s3", 0 0, v000001600cce5410_0;  alias, 1 drivers
v000001600cce23e0_0 .var "sel_mem_s4", 0 0;
v000001600cce1f80_0 .net "waddr_s3", 4 0, v000001600cce4970_0;  alias, 1 drivers
v000001600cce2020_0 .var "waddr_s4", 4 0;
S_000001600b253740 .scope module, "pipe_id_ex" "pipe_id_ex" 8 298, 17 1 0, S_000001600b3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_";
    .port_info 2 /INPUT 1 "stall_pipe";
    .port_info 3 /INPUT 1 "atomic";
    .port_info 4 /INPUT 1 "sel_mem";
    .port_info 5 /INPUT 1 "check_link";
    .port_info 6 /INPUT 1 "mem_rw_";
    .port_info 7 /INPUT 1 "rw_";
    .port_info 8 /INPUT 5 "waddr_";
    .port_info 9 /INPUT 1 "load_link_";
    .port_info 10 /INPUT 32 "r2_data";
    .port_info 11 /INPUT 32 "r1_data";
    .port_info 12 /INPUT 1 "alu_imm";
    .port_info 13 /INPUT 32 "sign_ext_imm";
    .port_info 14 /INPUT 5 "shamt";
    .port_info 15 /INPUT 4 "alu_op";
    .port_info 16 /INPUT 4 "byte_en";
    .port_info 17 /INPUT 1 "halt_s2";
    .port_info 18 /INPUT 5 "r1_addr";
    .port_info 19 /INPUT 5 "r2_addr";
    .port_info 20 /OUTPUT 1 "atomic_s3";
    .port_info 21 /OUTPUT 1 "sel_mem_s3";
    .port_info 22 /OUTPUT 1 "check_link_s3";
    .port_info 23 /OUTPUT 1 "mem_rw_s3";
    .port_info 24 /OUTPUT 1 "rw_s3";
    .port_info 25 /OUTPUT 5 "waddr_s3";
    .port_info 26 /OUTPUT 1 "load_link_s3";
    .port_info 27 /OUTPUT 32 "r2_data_s3";
    .port_info 28 /OUTPUT 32 "r1_data_s3";
    .port_info 29 /OUTPUT 1 "alu_imm_s3";
    .port_info 30 /OUTPUT 32 "sign_ext_imm_s3";
    .port_info 31 /OUTPUT 5 "shamt_s3";
    .port_info 32 /OUTPUT 4 "alu_op_s3";
    .port_info 33 /OUTPUT 4 "byte_en_s3";
    .port_info 34 /OUTPUT 1 "halt_s3";
    .port_info 35 /OUTPUT 5 "r1_addr_s3";
    .port_info 36 /OUTPUT 5 "r2_addr_s3";
P_000001600b2538d0 .param/l "ADDR_LEFT" 0 17 5, +C4<000000000000000000000000000000100>;
P_000001600b253908 .param/l "BITS" 0 17 3, +C4<00000000000000000000000000100000>;
P_000001600b253940 .param/l "IMM_LEFT" 0 17 11, +C4<00000000000000000000000000010000>;
P_000001600b253978 .param/l "JMP_LEFT" 0 17 10, +C4<00000000000000000000000000011001>;
P_000001600b2539b0 .param/l "ONE" 1 17 55, C4<1>;
P_000001600b2539e8 .param/l "OP_BITS" 0 17 8, +C4<00000000000000000000000000000100>;
P_000001600b253a20 .param/l "REG_WORDS" 0 17 4, +C4<00000000000000000000000000100000>;
P_000001600b253a58 .param/l "SHIFT_BITS" 0 17 9, +C4<00000000000000000000000000000101>;
P_000001600b253a90 .param/l "ZERO" 1 17 56, C4<0>;
v000001600cce2ac0_0 .net "alu_imm", 0 0, v000001600ccde8c0_0;  alias, 1 drivers
v000001600cce2480_0 .var "alu_imm_s3", 0 0;
v000001600cce3920_0 .net "alu_op", 3 0, v000001600ccdf900_0;  alias, 1 drivers
v000001600cce2660_0 .var "alu_op_s3", 3 0;
v000001600cce3380_0 .net "atomic", 0 0, v000001600ccde320_0;  alias, 1 drivers
v000001600cce2ca0_0 .var "atomic_s3", 0 0;
v000001600cce2700_0 .net "byte_en", 3 0, v000001600ccde780_0;  alias, 1 drivers
v000001600cce1d00_0 .var "byte_en_s3", 3 0;
v000001600cce1da0_0 .net "check_link", 0 0, v000001600ccdea00_0;  alias, 1 drivers
v000001600cce3560_0 .var "check_link_s3", 0 0;
v000001600cce3600_0 .net "clk", 0 0, v000001600cced9a0_0;  alias, 1 drivers
v000001600cce3420_0 .net "halt_s2", 0 0, v000001600ccddc40_0;  alias, 1 drivers
v000001600cce27a0_0 .var "halt_s3", 0 0;
v000001600cce1c60_0 .net "load_link_", 0 0, v000001600ccdee60_0;  alias, 1 drivers
v000001600cce20c0_0 .var "load_link_s3", 0 0;
v000001600cce2840_0 .net "mem_rw_", 0 0, v000001600ccdef00_0;  alias, 1 drivers
v000001600cce2980_0 .var "mem_rw_s3", 0 0;
v000001600cce2160_0 .net "r1_addr", 4 0, L_000001600cc5eeb0;  alias, 1 drivers
v000001600cce34c0_0 .var "r1_addr_s3", 4 0;
v000001600cce2200_0 .net "r1_data", 31 0, L_000001600cc5f3f0;  alias, 1 drivers
v000001600cce2b60_0 .var "r1_data_s3", 31 0;
v000001600cce2d40_0 .net "r2_addr", 4 0, L_000001600cced0e0;  alias, 1 drivers
v000001600cce2de0_0 .var "r2_addr_s3", 4 0;
v000001600cce22a0_0 .net "r2_data", 31 0, L_000001600cc5fd20;  alias, 1 drivers
v000001600cce43d0_0 .var "r2_data_s3", 31 0;
v000001600cce5050_0 .net "rst_", 0 0, v000001600cced7c0_0;  alias, 1 drivers
v000001600cce3cf0_0 .net "rw_", 0 0, v000001600cce0ab0_0;  alias, 1 drivers
v000001600cce5910_0 .var "rw_s3", 0 0;
v000001600cce4650_0 .net "sel_mem", 0 0, v000001600cce0470_0;  alias, 1 drivers
v000001600cce5410_0 .var "sel_mem_s3", 0 0;
v000001600cce4790_0 .net "shamt", 4 0, L_000001600ccec460;  alias, 1 drivers
v000001600cce4830_0 .var "shamt_s3", 4 0;
v000001600cce3f70_0 .net "sign_ext_imm", 31 0, L_000001600cceee40;  alias, 1 drivers
v000001600cce5370_0 .var "sign_ext_imm_s3", 31 0;
o000001600cc86858 .functor BUFZ 1, C4<z>; HiZ drive
v000001600cce46f0_0 .net "stall_pipe", 0 0, o000001600cc86858;  0 drivers
v000001600cce50f0_0 .net "waddr_", 4 0, L_000001600cced5e0;  alias, 1 drivers
v000001600cce4970_0 .var "waddr_s3", 4 0;
S_000001600cce6230 .scope module, "pipe_mem_wb" "pipe_mem_wb" 8 376, 18 1 0, S_000001600b3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_";
    .port_info 2 /INPUT 32 "alu_out_s4";
    .port_info 3 /INPUT 1 "atomic_s4";
    .port_info 4 /INPUT 1 "link_rw_";
    .port_info 5 /INPUT 32 "d_mem_rdata";
    .port_info 6 /INPUT 1 "sel_mem_s4";
    .port_info 7 /INPUT 1 "rw_s4";
    .port_info 8 /INPUT 5 "waddr_s4";
    .port_info 9 /INPUT 4 "byte_en_s4";
    .port_info 10 /INPUT 1 "halt_s4";
    .port_info 11 /OUTPUT 32 "alu_out_s5";
    .port_info 12 /OUTPUT 1 "atomic_s5";
    .port_info 13 /OUTPUT 1 "sel_mem_s5";
    .port_info 14 /OUTPUT 32 "d_mem_rdata_s5";
    .port_info 15 /OUTPUT 1 "link_rw_s5";
    .port_info 16 /OUTPUT 1 "rw_s5";
    .port_info 17 /OUTPUT 5 "waddr_s5";
    .port_info 18 /OUTPUT 4 "byte_en_s5";
    .port_info 19 /OUTPUT 1 "halt_s5";
P_000001600cc667d0 .param/l "ADDR_LEFT" 0 18 4, +C4<000000000000000000000000000000100>;
P_000001600cc66808 .param/l "BITS" 0 18 2, +C4<00000000000000000000000000100000>;
P_000001600cc66840 .param/l "ONE" 1 18 29, C4<1>;
P_000001600cc66878 .param/l "REG_WORDS" 0 18 3, +C4<00000000000000000000000000100000>;
P_000001600cc668b0 .param/l "ZERO" 1 18 30, C4<0>;
v000001600cce5230_0 .net "alu_out_s4", 31 0, v000001600cce2340_0;  alias, 1 drivers
v000001600cce5690_0 .var "alu_out_s5", 31 0;
v000001600cce4a10_0 .net "atomic_s4", 0 0, v000001600cce2a20_0;  alias, 1 drivers
v000001600cce5190_0 .var "atomic_s5", 0 0;
v000001600cce54b0_0 .net "byte_en_s4", 3 0, v000001600cce2e80_0;  alias, 1 drivers
v000001600cce4ab0_0 .var "byte_en_s5", 3 0;
v000001600cce4b50_0 .net "clk", 0 0, v000001600cced9a0_0;  alias, 1 drivers
v000001600cce48d0_0 .net "d_mem_rdata", 31 0, L_000001600ccee620;  alias, 1 drivers
v000001600cce4bf0_0 .var "d_mem_rdata_s5", 31 0;
v000001600cce4dd0_0 .net "halt_s4", 0 0, v000001600cce3240_0;  alias, 1 drivers
v000001600cce52d0_0 .var "halt_s5", 0 0;
v000001600cce5550_0 .net "link_rw_", 0 0, L_000001600ccec8c0;  alias, 1 drivers
v000001600cce4150_0 .var "link_rw_s5", 0 0;
v000001600cce55f0_0 .net "rst_", 0 0, v000001600cced7c0_0;  alias, 1 drivers
v000001600cce5870_0 .net "rw_s4", 0 0, v000001600cce3100_0;  alias, 1 drivers
v000001600cce3e30_0 .var "rw_s5", 0 0;
v000001600cce4330_0 .net "sel_mem_s4", 0 0, v000001600cce23e0_0;  alias, 1 drivers
v000001600cce4c90_0 .var "sel_mem_s5", 0 0;
v000001600cce3ed0_0 .net "waddr_s4", 4 0, v000001600cce2020_0;  alias, 1 drivers
v000001600cce5730_0 .var "waddr_s5", 4 0;
S_000001600cce6a00 .scope module, "regfile" "regfile" 8 225, 19 5 0, S_000001600b3300f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "r1_data";
    .port_info 1 /OUTPUT 32 "r2_data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 5 "waddr";
    .port_info 5 /INPUT 5 "r2_addr";
    .port_info 6 /INPUT 5 "r1_addr";
    .port_info 7 /INPUT 1 "rst_";
    .port_info 8 /INPUT 1 "rw_";
    .port_info 9 /INPUT 4 "byte_en";
P_000001600b253ad0 .param/l "ADDR_LEFT" 0 19 9, +C4<000000000000000000000000000000100>;
P_000001600b253b08 .param/l "BASE_ADDR" 0 19 12, C4<00000000000000000010000000000000>;
P_000001600b253b40 .param/l "BITS" 0 19 8, +C4<00000000000000000000000000100000>;
P_000001600b253b78 .param/l "WORDS" 0 19 7, +C4<00000000000000000000000000100000>;
L_000001600cc5f3f0 .functor BUFZ 32, L_000001600ccee9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001600cc5fd20 .functor BUFZ 32, L_000001600cceeb20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001600cce4d30_0 .net *"_ivl_0", 31 0, L_000001600ccee9e0;  1 drivers
v000001600cce4010_0 .net *"_ivl_10", 6 0, L_000001600ccedfe0;  1 drivers
L_000001600cceffc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001600cce40b0_0 .net *"_ivl_13", 1 0, L_000001600cceffc8;  1 drivers
v000001600cce59b0_0 .net *"_ivl_2", 6 0, L_000001600ccef160;  1 drivers
L_000001600cceff80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001600cce4e70_0 .net *"_ivl_5", 1 0, L_000001600cceff80;  1 drivers
v000001600cce5a50_0 .net *"_ivl_8", 31 0, L_000001600cceeb20;  1 drivers
v000001600cce5af0_0 .net "byte_en", 3 0, v000001600ccde780_0;  alias, 1 drivers
v000001600cce3d90_0 .net "clk", 0 0, v000001600cced9a0_0;  alias, 1 drivers
v000001600cce5b90 .array "mem", 31 0, 31 0;
v000001600cce4f10_0 .net "r1_addr", 4 0, L_000001600cc5eeb0;  alias, 1 drivers
v000001600cce41f0_0 .net "r1_data", 31 0, L_000001600cc5f3f0;  alias, 1 drivers
v000001600cce4290_0 .net "r2_addr", 4 0, L_000001600cced0e0;  alias, 1 drivers
v000001600cce4470_0 .net "r2_data", 31 0, L_000001600cc5fd20;  alias, 1 drivers
v000001600cce4fb0_0 .net "rst_", 0 0, v000001600cced7c0_0;  alias, 1 drivers
v000001600cce4510_0 .net "rw_", 0 0, v000001600cce0ab0_0;  alias, 1 drivers
v000001600cce45b0_0 .net "waddr", 4 0, L_000001600cced5e0;  alias, 1 drivers
v000001600cce7bb0_0 .net "wdata", 31 0, L_000001600ccee080;  alias, 1 drivers
L_000001600ccee9e0 .array/port v000001600cce5b90, L_000001600ccef160;
L_000001600ccef160 .concat [ 5 2 0 0], L_000001600cc5eeb0, L_000001600cceff80;
L_000001600cceeb20 .array/port v000001600cce5b90, L_000001600ccedfe0;
L_000001600ccedfe0 .concat [ 5 2 0 0], L_000001600cced0e0, L_000001600cceffc8;
S_000001600cce63c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 19 33, 19 33 0, S_000001600cce6a00;
 .timescale 0 0;
v000001600cce57d0_0 .var/2s "i", 31 0;
    .scope S_000001600b2c5e20;
T_0 ;
    %wait E_000001600cc2e4a0;
    %load/vec4 v000001600cce37e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001600cce1050_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001600cce1190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001600cce00b0_0;
    %assign/vec4 v000001600cce1050_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001600b30b690;
T_1 ;
    %wait E_000001600cc2daa0;
    %load/vec4 v000001600ccd32c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001600ccd4440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001600ccd3860_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000001600ccd4580_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001600ccd3360_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001600ccd3220, 0, 4;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v000001600ccd4580_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001600ccd3360_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001600ccd3220, 0, 4;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v000001600ccd4580_0;
    %load/vec4 v000001600ccd3360_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001600ccd3220, 0, 4;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.2 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001600b2d7b10;
T_2 ;
    %wait E_000001600cc2e4a0;
    %load/vec4 v000001600cce0f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v000001600ccde140_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001600cce0790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v000001600ccde140_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001600ccdedc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001600ccdf400_0;
    %assign/vec4 v000001600ccde140_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001600b2d7b10;
T_3 ;
    %wait E_000001600cc2e460;
    %vpi_call/w 13 101 "$display", "instruction reg is %h", v000001600ccde140_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001600b2d7b10;
T_4 ;
    %wait E_000001600cc2e420;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccdef00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001600ccde780_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce1370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccdee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccdea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccde320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccdec80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccddf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccdf220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccdeb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccded20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccde3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccddc40_0, 0, 1;
    %load/vec4 v000001600ccdf040_0;
    %load/vec4 v000001600ccdeaa0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 576, 0, 12;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 12;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 320, 0, 12;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 12;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 2304, 0, 12;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 2368, 0, 12;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 3072, 0, 12;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 3584, 0, 12;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 960, 0, 12;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 2560, 0, 12;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2624, 0, 12;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 704, 0, 12;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 4032, 0, 12;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde3c0_0, 0, 1;
    %jmp T_4.34;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %jmp T_4.34;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %jmp T_4.34;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %jmp T_4.34;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %jmp T_4.34;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %jmp T_4.34;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %jmp T_4.34;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccddf60_0, 0, 1;
    %load/vec4 v000001600ccdf360_0;
    %store/vec4 v000001600cce0790_0, 0, 1;
    %jmp T_4.34;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccdf220_0, 0, 1;
    %load/vec4 v000001600ccdefa0_0;
    %store/vec4 v000001600cce0790_0, 0, 1;
    %jmp T_4.34;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0470_0, 0, 1;
    %jmp T_4.34;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccdef00_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %jmp T_4.34;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %jmp T_4.34;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %jmp T_4.34;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %jmp T_4.34;
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %jmp T_4.34;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %jmp T_4.34;
T_4.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %jmp T_4.34;
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %jmp T_4.34;
T_4.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %jmp T_4.34;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccdec80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0790_0, 0, 1;
    %jmp T_4.34;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccdeb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccdec80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %jmp T_4.34;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0790_0, 0, 1;
    %jmp T_4.34;
T_4.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0470_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccde780_0, 0, 4;
    %jmp T_4.34;
T_4.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0470_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001600ccde780_0, 0, 4;
    %jmp T_4.34;
T_4.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccdee60_0, 0, 1;
    %jmp T_4.34;
T_4.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccdef00_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccdea00_0, 0, 1;
    %jmp T_4.34;
T_4.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce1370_0, 0, 1;
    %jmp T_4.34;
T_4.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccdef00_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccde780_0, 0, 4;
    %jmp T_4.34;
T_4.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccdef00_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001600ccde780_0, 0, 4;
    %jmp T_4.34;
T_4.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %jmp T_4.34;
T_4.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %jmp T_4.34;
T_4.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccde8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cce0bf0_0, 0, 1;
    %jmp T_4.34;
T_4.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cce0ab0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001600ccdf900_0, 0, 4;
    %jmp T_4.34;
T_4.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccddc40_0, 0, 1;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001600cce6a00;
T_5 ;
    %wait E_000001600cc2e4a0;
    %load/vec4 v000001600cce4fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_000001600cce63c0;
    %jmp t_0;
    .scope S_000001600cce63c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cce57d0_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001600cce57d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001600cce57d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001600cce5b90, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001600cce57d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001600cce57d0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_000001600cce6a00;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001600cce4510_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v000001600cce45b0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v000001600cce5af0_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %load/vec4 v000001600cce7bb0_0;
    %load/vec4 v000001600cce45b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001600cce5b90, 0, 4;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v000001600cce7bb0_0;
    %load/vec4 v000001600cce45b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001600cce5b90, 0, 4;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v000001600cce7bb0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001600cce45b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001600cce5b90, 0, 4;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v000001600cce7bb0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001600cce45b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001600cce5b90, 0, 4;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
T_5.6 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001600b3269d0;
T_6 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v000001600cc80750_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v000001600cc81650_0, 0, 33;
    %end;
    .thread T_6, $init;
    .scope S_000001600b3269d0;
T_7 ;
    %wait E_000001600cc2e3e0;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001600cc82230_0, 0, 1;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %load/vec4 v000001600cc81ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001600cc82230_0, 0, 1;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %jmp T_7.13;
T_7.0 ;
    %load/vec4 v000001600cc80a70_0;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %jmp T_7.13;
T_7.1 ;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %add;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %jmp T_7.13;
T_7.2 ;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %and;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %jmp T_7.13;
T_7.3 ;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %or;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %jmp T_7.13;
T_7.4 ;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %or;
    %inv;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %jmp T_7.13;
T_7.5 ;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %cmp/e;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cc82230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v000001600cc824b0_0;
    %inv;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001600cc81650_0, 4, 32;
    %load/vec4 v000001600cc80a70_0;
    %pad/u 33;
    %load/vec4 v000001600cc81650_0;
    %parti/s 32, 0, 2;
    %pad/u 33;
    %add;
    %store/vec4 v000001600cc80750_0, 0, 33;
    %load/vec4 v000001600cc80750_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cc82230_0, 0, 1;
T_7.15 ;
    %jmp T_7.13;
T_7.6 ;
    %load/vec4 v000001600cc80a70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001600cc824b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cc82230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %jmp T_7.21;
T_7.16 ;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %cmp/u;
    %jmp/0xz  T_7.22, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cc82230_0, 0, 1;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %cmp/e;
    %jmp/0xz  T_7.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cc82230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %jmp T_7.25;
T_7.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cc82230_0, 0, 1;
T_7.25 ;
T_7.23 ;
    %jmp T_7.21;
T_7.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cc82230_0, 0, 1;
    %jmp T_7.21;
T_7.18 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cc82230_0, 0, 1;
    %jmp T_7.21;
T_7.19 ;
    %load/vec4 v000001600cc824b0_0;
    %load/vec4 v000001600cc80a70_0;
    %cmp/u;
    %jmp/0xz  T_7.26, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cc82230_0, 0, 1;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %cmp/e;
    %jmp/0xz  T_7.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cc82230_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %jmp T_7.29;
T_7.28 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cc82230_0, 0, 1;
T_7.29 ;
T_7.27 ;
    %jmp T_7.21;
T_7.21 ;
    %pop/vec4 1;
    %jmp T_7.13;
T_7.7 ;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %cmp/u;
    %jmp/0xz  T_7.30, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cc81830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600cc82230_0, 0, 1;
    %jmp T_7.31;
T_7.30 ;
    %load/vec4 v000001600cc80a70_0;
    %load/vec4 v000001600cc824b0_0;
    %cmp/e;
    %jmp/0xz  T_7.32, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cc82230_0, 0, 1;
    %jmp T_7.33;
T_7.32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600cc81830_0, 0, 1;
T_7.33 ;
T_7.31 ;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v000001600cc824b0_0;
    %ix/getv 4, v000001600cc80890_0;
    %shiftl 4;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v000001600cc824b0_0;
    %ix/getv 4, v000001600cc80890_0;
    %shiftr 4;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v000001600cc824b0_0;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v000001600cc824b0_0;
    %store/vec4 v000001600cc81bf0_0, 0, 32;
    %load/vec4 v000001600cc824b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001600cc816f0_0, 0, 1;
    %load/vec4 v000001600cc81bf0_0;
    %store/vec4 v000001600cc80f70_0, 0, 32;
    %fork t_3, S_000001600b31ba20;
    %jmp t_2;
    .scope S_000001600b31ba20;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc82370_0, 0, 32;
T_7.34 ;
    %load/vec4 v000001600cc82370_0;
    %load/vec4 v000001600cc80890_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.35, 5;
    %load/vec4 v000001600cc816f0_0;
    %load/vec4 v000001600cc80f70_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001600cc80f70_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001600cc82370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001600cc82370_0, 0, 32;
    %jmp T_7.34;
T_7.35 ;
    %end;
    .scope S_000001600b3269d0;
t_2 %join;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001600b31bbb0;
T_8 ;
    %wait E_000001600cc2daa0;
    %load/vec4 v000001600cc82410_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000001600cc81290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001600cc81fb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v000001600cc81f10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001600cc81150_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001600cc81dd0, 0, 4;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v000001600cc81f10_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001600cc81150_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001600cc81dd0, 0, 4;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v000001600cc81f10_0;
    %load/vec4 v000001600cc81150_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001600cc81dd0, 0, 4;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.2 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001600b253740;
T_9 ;
    %wait E_000001600cc2daa0;
    %load/vec4 v000001600cce5050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001600cce5910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001600cce2980_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001600cce2660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce2480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce5410_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001600cce1d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001600cce20c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce3560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce2ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce27a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001600cce46f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce2ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce5410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce3560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001600cce2980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001600cce5910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001600cce4970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001600cce20c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001600cce43d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001600cce2b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce2480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001600cce5370_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001600cce4830_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001600cce2660_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001600cce1d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce27a0_0, 0;
    %load/vec4 v000001600cce34c0_0;
    %assign/vec4 v000001600cce34c0_0, 0;
    %load/vec4 v000001600cce2de0_0;
    %assign/vec4 v000001600cce2de0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001600cce3380_0;
    %assign/vec4 v000001600cce2ca0_0, 0;
    %load/vec4 v000001600cce4650_0;
    %assign/vec4 v000001600cce5410_0, 0;
    %load/vec4 v000001600cce1da0_0;
    %assign/vec4 v000001600cce3560_0, 0;
    %load/vec4 v000001600cce2840_0;
    %assign/vec4 v000001600cce2980_0, 0;
    %load/vec4 v000001600cce3cf0_0;
    %assign/vec4 v000001600cce5910_0, 0;
    %load/vec4 v000001600cce50f0_0;
    %assign/vec4 v000001600cce4970_0, 0;
    %load/vec4 v000001600cce1c60_0;
    %assign/vec4 v000001600cce20c0_0, 0;
    %load/vec4 v000001600cce22a0_0;
    %assign/vec4 v000001600cce43d0_0, 0;
    %load/vec4 v000001600cce2200_0;
    %assign/vec4 v000001600cce2b60_0, 0;
    %load/vec4 v000001600cce2ac0_0;
    %assign/vec4 v000001600cce2480_0, 0;
    %load/vec4 v000001600cce3f70_0;
    %assign/vec4 v000001600cce5370_0, 0;
    %load/vec4 v000001600cce4790_0;
    %assign/vec4 v000001600cce4830_0, 0;
    %load/vec4 v000001600cce3920_0;
    %assign/vec4 v000001600cce2660_0, 0;
    %load/vec4 v000001600cce2700_0;
    %assign/vec4 v000001600cce1d00_0, 0;
    %load/vec4 v000001600cce3420_0;
    %assign/vec4 v000001600cce27a0_0, 0;
    %load/vec4 v000001600cce2160_0;
    %assign/vec4 v000001600cce34c0_0, 0;
    %load/vec4 v000001600cce2d40_0;
    %assign/vec4 v000001600cce2de0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001600b29f450;
T_10 ;
    %wait E_000001600cc2daa0;
    %load/vec4 v000001600cce1b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001600cce3100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001600cce2fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce23e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001600cce2e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001600cce32e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce36a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce2a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce3240_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001600cce28e0_0;
    %assign/vec4 v000001600cce2340_0, 0;
    %load/vec4 v000001600cce31a0_0;
    %assign/vec4 v000001600cce2a20_0, 0;
    %load/vec4 v000001600cce1e40_0;
    %assign/vec4 v000001600cce23e0_0, 0;
    %load/vec4 v000001600cce1a80_0;
    %assign/vec4 v000001600cce36a0_0, 0;
    %load/vec4 v000001600cce25c0_0;
    %assign/vec4 v000001600cce2fc0_0, 0;
    %load/vec4 v000001600cce3880_0;
    %assign/vec4 v000001600cce3100_0, 0;
    %load/vec4 v000001600cce1f80_0;
    %assign/vec4 v000001600cce2020_0, 0;
    %load/vec4 v000001600cce3740_0;
    %assign/vec4 v000001600cce32e0_0, 0;
    %load/vec4 v000001600cce2c00_0;
    %assign/vec4 v000001600cce3060_0, 0;
    %load/vec4 v000001600cce1ee0_0;
    %assign/vec4 v000001600cce2e80_0, 0;
    %load/vec4 v000001600cce2f20_0;
    %assign/vec4 v000001600cce3240_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001600cce6230;
T_11 ;
    %wait E_000001600cc2daa0;
    %load/vec4 v000001600cce55f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce4c90_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001600cce4ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce5190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cce52d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001600cce5230_0;
    %assign/vec4 v000001600cce5690_0, 0;
    %load/vec4 v000001600cce4a10_0;
    %assign/vec4 v000001600cce5190_0, 0;
    %load/vec4 v000001600cce4330_0;
    %assign/vec4 v000001600cce4c90_0, 0;
    %load/vec4 v000001600cce48d0_0;
    %assign/vec4 v000001600cce4bf0_0, 0;
    %load/vec4 v000001600cce5550_0;
    %assign/vec4 v000001600cce4150_0, 0;
    %load/vec4 v000001600cce5870_0;
    %assign/vec4 v000001600cce3e30_0, 0;
    %load/vec4 v000001600cce3ed0_0;
    %assign/vec4 v000001600cce5730_0, 0;
    %load/vec4 v000001600cce54b0_0;
    %assign/vec4 v000001600cce4ab0_0, 0;
    %load/vec4 v000001600cce4dd0_0;
    %assign/vec4 v000001600cce52d0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001600b311d40;
T_12 ;
Ewait_0 .event/or E_000001600cc2d760, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001600ccd41c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc45640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc46540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc45820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc25b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc45dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc25910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc813d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc80d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc80ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc807f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc82190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc80bb0_0, 0, 32;
    %load/vec4 v000001600ccd2aa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v000001600ccd3fe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001600cc44ce0_0;
    %load/vec4 v000001600ccd3fe0_0;
    %cmp/e;
    %jmp/0xz  T_12.3, 4;
    %load/vec4 v000001600cc80b10_0;
    %store/vec4 v000001600cc45640_0, 0, 32;
T_12.3 ;
    %load/vec4 v000001600cc45f00_0;
    %load/vec4 v000001600ccd3fe0_0;
    %cmp/e;
    %jmp/0xz  T_12.5, 4;
    %load/vec4 v000001600cc80b10_0;
    %store/vec4 v000001600cc46540_0, 0, 32;
T_12.5 ;
T_12.0 ;
    %load/vec4 v000001600ccd3a40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.9, 9;
    %load/vec4 v000001600ccd4080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v000001600cc44ce0_0;
    %load/vec4 v000001600ccd4080_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v000001600cc3a3b0_0;
    %store/vec4 v000001600cc45640_0, 0, 32;
T_12.10 ;
    %load/vec4 v000001600cc45f00_0;
    %load/vec4 v000001600ccd4080_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v000001600cc3a3b0_0;
    %store/vec4 v000001600cc46540_0, 0, 32;
T_12.12 ;
T_12.7 ;
    %load/vec4 v000001600cc810b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.17, 10;
    %load/vec4 v000001600ccd2aa0_0;
    %and;
T_12.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.16, 9;
    %load/vec4 v000001600ccd3fe0_0;
    %load/vec4 v000001600cc455a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v000001600cc80b10_0;
    %store/vec4 v000001600cc813d0_0, 0, 32;
T_12.14 ;
    %load/vec4 v000001600cc810b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.21, 10;
    %load/vec4 v000001600ccd3a40_0;
    %and;
T_12.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.20, 9;
    %load/vec4 v000001600ccd4080_0;
    %load/vec4 v000001600cc455a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %load/vec4 v000001600cc3a3b0_0;
    %store/vec4 v000001600cc80d90_0, 0, 32;
T_12.18 ;
    %load/vec4 v000001600cc810b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.25, 10;
    %load/vec4 v000001600ccd2fa0_0;
    %and;
T_12.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.24, 9;
    %load/vec4 v000001600ccd3d60_0;
    %load/vec4 v000001600cc455a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccd41c0_0, 0, 1;
T_12.22 ;
    %load/vec4 v000001600cc810b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.29, 10;
    %load/vec4 v000001600ccd4300_0;
    %and;
T_12.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.28, 9;
    %load/vec4 v000001600ccd3fe0_0;
    %load/vec4 v000001600cc455a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.26, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccd41c0_0, 0, 1;
T_12.26 ;
    %load/vec4 v000001600cc80c50_0;
    %flag_set/vec4 8;
    %jmp/1 T_12.32, 8;
    %load/vec4 v000001600cc81330_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.32;
    %jmp/0xz  T_12.30, 8;
    %load/vec4 v000001600ccd2aa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.35, 9;
    %load/vec4 v000001600ccd3fe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.33, 8;
    %load/vec4 v000001600cc455a0_0;
    %load/vec4 v000001600ccd3fe0_0;
    %cmp/e;
    %jmp/0xz  T_12.36, 4;
    %load/vec4 v000001600cc80b10_0;
    %store/vec4 v000001600cc80ed0_0, 0, 32;
T_12.36 ;
    %load/vec4 v000001600cc460e0_0;
    %load/vec4 v000001600ccd3fe0_0;
    %cmp/e;
    %jmp/0xz  T_12.38, 4;
    %load/vec4 v000001600cc80b10_0;
    %store/vec4 v000001600cc807f0_0, 0, 32;
T_12.38 ;
T_12.33 ;
    %load/vec4 v000001600ccd3a40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.42, 9;
    %load/vec4 v000001600ccd4080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.40, 8;
    %load/vec4 v000001600cc455a0_0;
    %load/vec4 v000001600ccd4080_0;
    %cmp/e;
    %jmp/0xz  T_12.43, 4;
    %load/vec4 v000001600cc3a3b0_0;
    %store/vec4 v000001600cc82190_0, 0, 32;
T_12.43 ;
    %load/vec4 v000001600cc460e0_0;
    %load/vec4 v000001600ccd4080_0;
    %cmp/e;
    %jmp/0xz  T_12.45, 4;
    %load/vec4 v000001600cc3a3b0_0;
    %store/vec4 v000001600cc80bb0_0, 0, 32;
T_12.45 ;
T_12.40 ;
    %load/vec4 v000001600ccd2fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.49, 9;
    %load/vec4 v000001600ccd3d60_0;
    %load/vec4 v000001600cc455a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_12.50, 4;
    %load/vec4 v000001600ccd3d60_0;
    %load/vec4 v000001600cc460e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_12.50;
    %and;
T_12.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.47, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccd41c0_0, 0, 1;
T_12.47 ;
    %load/vec4 v000001600ccd4300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.53, 9;
    %load/vec4 v000001600ccd3fe0_0;
    %load/vec4 v000001600cc455a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_12.54, 4;
    %load/vec4 v000001600ccd3fe0_0;
    %load/vec4 v000001600cc460e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_12.54;
    %and;
T_12.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.51, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001600ccd41c0_0, 0, 1;
T_12.51 ;
T_12.30 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001600b3300f0;
T_13 ;
    %wait E_000001600cc2e4a0;
    %load/vec4 v000001600cce9eb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001600ccea310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600ccea450_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001600cce9e10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001600cce8830_0;
    %assign/vec4 v000001600ccea310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001600ccea450_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001600cce7110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600ccea450_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v000001600ccea450_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_13.10, 11;
    %load/vec4 v000001600cceba60_0;
    %nor/r;
    %and;
T_13.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.9, 10;
    %load/vec4 v000001600cce9410_0;
    %and;
T_13.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.8, 9;
    %load/vec4 v000001600cce7110_0;
    %nor/r;
    %and;
T_13.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600ccea450_0, 0;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001600cc800f0;
T_14 ;
    %vpi_call/w 7 13 "$readmemh", "i_mem_vals.txt", v000001600ccd3220 {0 0 0};
    %vpi_call/w 7 14 "$readmemh", "d_mem_vals.txt", v000001600cc81dd0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001600cc800f0;
T_15 ;
    %vpi_call/w 7 19 "$dumpfile", "cpu_waves.vcd" {0 0 0};
    %vpi_call/w 7 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001600cc800f0 {0 0 0};
    %delay 5, 0;
    %end;
    .thread T_15;
    .scope S_000001600cc800f0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cced9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cced7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001600ccebd80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001600cced7c0_0, 0;
T_16.0 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001600cced9a0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001600cced9a0_0, 0;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_000001600cc800f0;
T_17 ;
    %wait E_000001600cc2dc20;
    %load/vec4 v000001600cced7c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.3, 10;
    %load/vec4 v000001600ccecfa0_0;
    %and;
T_17.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v000001600ccec960_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 7 37 "$display", "Illegal Instruction @ cycle %d", v000001600ccebd80_0 {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001600cc800f0;
T_18 ;
    %wait E_000001600cc2daa0;
    %load/vec4 v000001600ccec960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %delay 5, 0;
    %vpi_call/w 7 42 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001600cc800f0;
T_19 ;
    %wait E_000001600cc2d520;
    %load/vec4 v000001600cced7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000001600ccebd80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001600ccebd80_0, 0;
T_19.0 ;
    %load/vec4 v000001600ccec960_0;
    %flag_set/vec4 8;
    %jmp/1 T_19.4, 8;
    %load/vec4 v000001600ccecfa0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.4;
    %jmp/0xz  T_19.2, 8;
    %delay 5, 0;
    %vpi_call/w 7 50 "$finish" {0 0 0};
T_19.2 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001600cc800f0;
T_20 ;
    %fork t_5, S_000001600b32ff60;
    %jmp t_4;
    .scope S_000001600b32ff60;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001600cc81010_0, 0, 32;
T_20.0 ;
    %load/vec4 v000001600cc81010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.1, 5;
    %vpi_call/w 7 56 "$display", "regfile %d is %h", v000001600cc81010_0, &A<v000001600cce5b90, v000001600cc81010_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001600cc81010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001600cc81010_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .scope S_000001600cc800f0;
t_4 %join;
    %end;
    .thread T_20, $final;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "./common.vh";
    "./memory_params.vh";
    "./regfile_params.vh";
    "equality.sv";
    "top_cpu4.sv";
    "cpu4.sv";
    "./cpu_params.vh";
    "alu.sv";
    "memory.sv";
    "forward.sv";
    "instr_reg.sv";
    "./instr_reg_params.vh";
    "pc.sv";
    "pipe_ex_mem.sv";
    "pipe_id_ex.sv";
    "pipe_mem_wb.sv";
    "regfile.sv";
