// Seed: 2735772794
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd38,
    parameter id_10 = 32'd77,
    parameter id_2  = 32'd37,
    parameter id_6  = 32'd96
) (
    output supply1 id_0,
    output tri id_1,
    input supply1 _id_2,
    inout tri1 id_3,
    inout uwire id_4
);
  assign id_4 = 1;
  localparam id_6 = -1'h0;
  wire id_7;
  wire [1 : id_2  -  1] id_8;
  wire id_9;
  parameter id_10 = -1;
  assign id_0 = id_6;
  id_11 :
  assert property (@(posedge 1) id_8)
  else $signed(id_10);
  ;
  defparam id_10.id_6 = id_10;
  wire [id_2 : id_10  *  1] id_12;
  assign id_0 = id_11;
  module_0 modCall_1 ();
  always begin : LABEL_0
    {1'd0, id_4} <= 1;
  end
endmodule
