cd run
do run_tb_alu_top.do
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_top
# 
# Top level modules:
# 	alu_top
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_add
# -- Compiling module alu_div
# -- Compiling module alu_mul
# -- Compiling module alu_sub
# 
# Top level modules:
# 	alu_add
# 	alu_div
# 	alu_mul
# 	alu_sub
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module alu_and
# -- Compiling module alu_or
# -- Compiling module alu_xor
# 
# Top level modules:
# 	alu_and
# 	alu_or
# 	alu_xor
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module carry_lookahead_unit
# -- Compiling module cla_4bit
# -- Compiling module cla_8bit
# -- Compiling module gp_logic
# -- Compiling module regn
# -- Compiling module twos_complement
# 
# Top level modules:
# 	cla_8bit
# 	regn
# 	twos_complement
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module tb_alu_top
# 
# Top level modules:
# 	tb_alu_top
# vsim tb_alu_top 
# Loading work.tb_alu_top
# Loading work.alu_top
# Loading work.alu_control
# Loading work.regn
# Loading work.alu_add
# Loading work.cla_8bit
# Loading work.cla_4bit
# Loading work.gp_logic
# Loading work.carry_lookahead_unit
# Loading work.alu_sub
# Loading work.twos_complement
# Loading work.alu_mul
# Loading work.alu_div
# Loading work.alu_and
# Loading work.alu_or
# Loading work.alu_xor
# ==== STARTING ALU TESTBENCH ====
# T=90000 | ADD  | A=25, B=17 => Result=42 | Done=1
# T=160000 | SUB  | A=42, B=15 => Result=27 | Done=1
# T=350000 | MUL++ | A=10, B=5 => Result=50 | Done=1
# T=540000 | MUL++ | A=4, B=2 => Result=8 | Done=1
# T=730000 | MUL++ | A=1, B=65 => Result=65 | Done=1
# T=920000 | MUL++ | A=22, B=54 => Result=1188 | Done=1
# T=1110000 | MUL+- | A=10, B=-5 => Result=-50 | Done=1
# T=1300000 | MUL-+ | A=-10, B=5 => Result=-50 | Done=1
# T=1490000 | MUL-- | A=-10, B=-5 => Result=50 | Done=1
# T=1570000 | DIV  | A=100, B=4 => Result=25 | Done=1
# T=1650000 | DIV0 | A=10, B=0 => Result=255 | Done=1
# T=1720000 | AND  | A=-86, B=-52 => Result=136 | Done=1
# T=1790000 | OR   | A=-86, B=-52 => Result=238 | Done=1
# T=1860000 | XOR  | A=-86, B=-52 => Result=102 | Done=1
# ==== ALU TESTBENCH COMPLETE ====
# Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 63
# Simulation Breakpoint: Break in Module tb_alu_top at ../testbenches/tb_alu_top.v line 63
# MACRO ./run_tb_alu_top.do PAUSED at line 23
