ila_data.v,verilog,xil_defaultlib,../../../../pipeline_cpu_riscv.srcs/sources_1/ip/ila_data/sim/ila_data.v,incdir="../../../../pipeline_cpu_riscv.srcs/sources_1/ip/ila_data/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
