
------------------------------------------------------------------------
--- Cache Stats
--- Name: l3cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1918
     GetS:                                       1730
     GetX:                                       188
     GetSEx:                                     0
- Total misses:                                  1893
     GetS, miss on arrival:                      1705
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      188
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    25
     GetS, hit on arrival:                       25
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     1.303%
- Miss ratio:                                    98.697%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   1704
- GetS   M(present at another cache):            1
- GetX   I->M:                                   182
- GetX   S->M:                                   6
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 1276
- PutM received:                                 126
- PutS sent due to eviction:                     776
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     86
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    5212
- Requests handled by MSHR (MSHR hits):          0
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        342
- Latency GetS   I->S:                           341
- Latency GetS   M:                              1
- Latency GetX   I->M:                           342
- Latency GetX   S->M:                           342
------------ State and event stats ---------------------------
GetS, I:        1704
GetS, S:        25
GetS, M:        1
GetX, I:        182
GetX, S:        6
GetSResp, IS:        1700
GetXResp, IM:        182
GetXResp, SM:        6
PutS, S:        1275
PutS, M:        1
PutM, M:        126

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1961
     GetS:                                       1772
     GetX:                                       189
     GetSEx:                                     0
- Total misses:                                  1923
     GetS, miss on arrival:                      1735
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      188
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    38
     GetS, hit on arrival:                       37
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       1
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     1.938%
- Miss ratio:                                    98.062%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   1730
- GetS   M(present at another cache):            5
- GetX   I->M:                                   184
- GetX   S->M:                                   4
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 1711
- PutM received:                                 185
- PutS sent due to eviction:                     1276
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     126
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    5775
- Requests handled by MSHR (MSHR hits):          0
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        430
- Latency GetS   I->S:                           428
- Latency GetS   M:                              1
- Latency GetX   I->M:                           434
- Latency GetX   S->M:                           434
------------ State and event stats ---------------------------
GetS, I:        1730
GetS, S:        37
GetS, M:        5
GetX, I:        184
GetX, S:        4
GetX, M:        1
GetSResp, IS:        1726
GetXResp, IM:        184
GetXResp, SM:        4
PutS, S:        1706
PutS, M:        5
PutM, M:        185

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1965
     GetS:                                       1776
     GetX:                                       189
     GetSEx:                                     0
- Total misses:                                  1961
     GetS, miss on arrival:                      1772
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      189
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    4
     GetS, hit on arrival:                       4
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.204%
- Miss ratio:                                    99.796%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   1772
- GetX   I->M:                                   188
- GetX   S->M:                                   1
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PutS sent due to eviction:                     1711
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     185
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    3926
- Requests handled by MSHR (MSHR hits):          0
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        471
- Latency GetS   I->S:                           468
- Latency GetX   I->M:                           481
- Latency GetX   S->M:                           484
------------ State and event stats ---------------------------
GetS, I:        1772
GetS, S:        2
GetS, M:        2
GetX, I:        188
GetX, S:        1
GetSResp, IS:        1768
GetXResp, IM:        188
GetXResp, SM:        1
TrivialCPU cpu Finished after 1967 issued reads, 1963 returned (199999 clocks)
	2 Noncacheable Reads
	0 Noncacheable Writes
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  64453
  [2, 4]  93491
  [4, 6]  37052
  [6, 8]  4524
  [8, 10]  479
Simulation is complete, simulated time: 200 us
