# Assigment SW4
Gilles Regamey 296642
Matieu Schertenleib 313318

## modified files
- all files in module/DMA/verilog/
- helloDMA.c 
- project.files
- or1420SingleCore.v 

## Comments
