<stg><name>edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4</name>


<trans_list>

<trans id="488" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="63" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:3 %mul_ln27_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln27

]]></Node>
<StgValue><ssdm name="mul_ln27_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %add_ln27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln27

]]></Node>
<StgValue><ssdm name="add_ln27_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i63 0, i63 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:6 %store_ln41 = store i31 1, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:7 %store_ln42 = store i31 1, i31 %c_1

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %VITIS_LOOP_44_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_44_5:0 %c = load i31 %c_1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
VITIS_LOOP_44_5:1 %indvar_flatten10_load = load i63 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="indvar_flatten10_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_44_5:2 %zext_ln42 = zext i31 %c

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_44_5:3 %icmp_ln42 = icmp_slt  i32 %zext_ln42, i32 %add_ln27_read

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_44_5:4 %icmp_ln41 = icmp_eq  i63 %indvar_flatten10_load, i63 %mul_ln27_read

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_44_5:5 %add_ln41 = add i63 %indvar_flatten10_load, i63 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_5:6 %br_ln41 = br i1 %icmp_ln41, void %for.inc95.loopexit, void %for.body109.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc95.loopexit:0 %r_load = load i31 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc95.loopexit:2 %select_ln41 = select i1 %icmp_ln42, i31 %c, i31 1

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:3 %add_ln41_1 = add i31 %r_load, i31 2

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:4 %add_ln41_2 = add i31 %r_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc95.loopexit:6 %select_ln41_2 = select i1 %icmp_ln42, i31 %r_load, i31 %add_ln41_2

]]></Node>
<StgValue><ssdm name="select_ln41_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="31">
<![CDATA[
for.inc95.loopexit:7 %trunc_ln51 = trunc i31 %select_ln41_2

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="31">
<![CDATA[
for.inc95.loopexit:8 %trunc_ln51_1 = trunc i31 %select_ln41_2

]]></Node>
<StgValue><ssdm name="trunc_ln51_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
for.inc95.loopexit:9 %tmp_24 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %trunc_ln51_1, i10 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="19" op_1_bw="13" op_2_bw="6">
<![CDATA[
for.inc95.loopexit:10 %tmp_25 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i6, i13 %trunc_ln51, i6 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc95.loopexit:11 %sub_ln51 = sub i19 %tmp_24, i19 %tmp_25

]]></Node>
<StgValue><ssdm name="sub_ln51"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="35" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="19" op_0_bw="31">
<![CDATA[
for.inc95.loopexit:21 %trunc_ln51_2 = trunc i31 %select_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln51_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc95.loopexit:22 %add_ln51_1 = add i19 %sub_ln51, i19 %trunc_ln51_2

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:26 %add_ln42 = add i31 %select_ln41, i31 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="35" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="63" op_1_bw="63" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc95.loopexit:286 %store_ln41 = store i63 %add_ln41, i63 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc95.loopexit:287 %store_ln41 = store i31 %select_ln41_2, i31 %r

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc95.loopexit:288 %store_ln42 = store i31 %add_ln42, i31 %c_1

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc95.loopexit:5 %select_ln41_1 = select i1 %icmp_ln42, i31 %add_ln41_2, i31 %add_ln41_1

]]></Node>
<StgValue><ssdm name="select_ln41_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="34" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="34" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="63" op_0_bw="31">
<![CDATA[
for.inc95.loopexit:171 %zext_ln43 = zext i31 %select_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc95.loopexit:172 %mul_ln43 = mul i63 %zext_ln43, i63 2863311531

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc95.loopexit:173 %tmp_38_cast6 = partselect i10 @_ssdm_op_PartSelect.i10.i63.i32.i32, i63 %mul_ln43, i32 33, i32 42

]]></Node>
<StgValue><ssdm name="tmp_38_cast6"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc95.loopexit:174 %tmp_38_cast = partselect i8 @_ssdm_op_PartSelect.i8.i63.i32.i32, i63 %mul_ln43, i32 33, i32 40

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="82" st_id="4" stage="33" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="33" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc95.loopexit:175 %tmp_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_38_cast, i8 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
for.inc95.loopexit:176 %tmp_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_38_cast6, i6 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc95.loopexit:177 %add_ln46_8 = add i16 %tmp_30, i16 %tmp_31

]]></Node>
<StgValue><ssdm name="add_ln46_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="32" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="32" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="31" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="31" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="30" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="30" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="29" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="29" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="28" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="28" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="27" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="27" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="99" st_id="11" stage="26" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="26" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="101" st_id="12" stage="25" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="25" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="103" st_id="13" stage="24" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="24" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="105" st_id="14" stage="23" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="23" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="107" st_id="15" stage="22" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="22" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="109" st_id="16" stage="21" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="21" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="111" st_id="17" stage="20" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="20" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="113" st_id="18" stage="19" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="19" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="115" st_id="19" stage="18" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="18" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="117" st_id="20" stage="17" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="118" st_id="20" stage="17" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="119" st_id="21" stage="16" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="16" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="121" st_id="22" stage="15" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="122" st_id="22" stage="15" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="123" st_id="23" stage="14" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="124" st_id="23" stage="14" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="125" st_id="24" stage="13" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="126" st_id="24" stage="13" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="127" st_id="25" stage="12" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="128" st_id="25" stage="12" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="129" st_id="26" stage="11" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="130" st_id="26" stage="11" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="131" st_id="27" stage="10" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="132" st_id="27" stage="10" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="133" st_id="28" stage="9" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="134" st_id="28" stage="9" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="135" st_id="29" stage="8" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="136" st_id="29" stage="8" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="137" st_id="30" stage="7" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="138" st_id="30" stage="7" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="139" st_id="31" stage="6" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="140" st_id="31" stage="6" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="141" st_id="32" stage="5" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="142" st_id="32" stage="5" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="143" st_id="33" stage="4" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="144" st_id="33" stage="4" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="145" st_id="34" stage="3" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="146" st_id="34" stage="3" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="147" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="63" op_0_bw="31">
<![CDATA[
for.inc95.loopexit:12 %zext_ln41 = zext i31 %select_ln41_2

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="148" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc95.loopexit:13 %mul_ln41 = mul i63 %zext_ln41, i63 2863311531

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="149" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc95.loopexit:14 %tmp_30_cast3 = partselect i10 @_ssdm_op_PartSelect.i10.i63.i32.i32, i63 %mul_ln41, i32 33, i32 42

]]></Node>
<StgValue><ssdm name="tmp_30_cast3"/></StgValue>
</operation>

<operation id="150" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc95.loopexit:15 %tmp_30_cast = partselect i8 @_ssdm_op_PartSelect.i8.i63.i32.i32, i63 %mul_ln41, i32 33, i32 40

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="151" st_id="35" stage="2" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="152" st_id="35" stage="2" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="153" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:32 %empty = add i31 %select_ln41_2, i31 2147483647

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="154" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:51 %add_ln46 = add i31 %select_ln41, i31 2147483647

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="155" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc95.loopexit:16 %tmp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_30_cast, i8 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="156" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
for.inc95.loopexit:17 %tmp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_30_cast3, i6 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="157" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc95.loopexit:18 %add_ln46_1 = add i16 %tmp_26, i16 %tmp_27

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="158" st_id="36" stage="1" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:19 %urem_ln41 = urem i31 %select_ln41_2, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="159" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2">
<![CDATA[
for.inc95.loopexit:20 %trunc_ln41 = trunc i2 %urem_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="160" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="63" op_0_bw="31">
<![CDATA[
for.inc95.loopexit:27 %zext_ln42_1 = zext i31 %select_ln41

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="161" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc95.loopexit:28 %mul_ln42 = mul i63 %zext_ln42_1, i63 2863311531

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="162" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc95.loopexit:29 %udiv_ln1_cast = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %mul_ln42, i32 33, i32 48

]]></Node>
<StgValue><ssdm name="udiv_ln1_cast"/></StgValue>
</operation>

<operation id="163" st_id="36" stage="1" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc95.loopexit:30 %urem_ln42 = urem i31 %select_ln41, i31 3

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="164" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2">
<![CDATA[
for.inc95.loopexit:31 %trunc_ln42 = trunc i2 %urem_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="165" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="63" op_0_bw="31">
<![CDATA[
for.inc95.loopexit:33 %zext_ln46 = zext i31 %empty

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="166" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc95.loopexit:34 %mul_ln46 = mul i63 %zext_ln46, i63 2863311531

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="167" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc95.loopexit:35 %tmp_34_cast5 = partselect i10 @_ssdm_op_PartSelect.i10.i63.i32.i32, i63 %mul_ln46, i32 33, i32 42

]]></Node>
<StgValue><ssdm name="tmp_34_cast5"/></StgValue>
</operation>

<operation id="168" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc95.loopexit:36 %tmp_34_cast = partselect i8 @_ssdm_op_PartSelect.i8.i63.i32.i32, i63 %mul_ln46, i32 33, i32 40

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="169" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="63" op_0_bw="31">
<![CDATA[
for.inc95.loopexit:52 %zext_ln46_3 = zext i31 %add_ln46

]]></Node>
<StgValue><ssdm name="zext_ln46_3"/></StgValue>
</operation>

<operation id="170" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc95.loopexit:53 %mul_ln46_1 = mul i63 %zext_ln46_3, i63 2863311531

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>

<operation id="171" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc95.loopexit:54 %udiv_ln46_1_cast = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %mul_ln46_1, i32 33, i32 48

]]></Node>
<StgValue><ssdm name="udiv_ln46_1_cast"/></StgValue>
</operation>

<operation id="172" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="63" op_0_bw="31">
<![CDATA[
for.inc95.loopexit:104 %zext_ln46_6 = zext i31 %add_ln42

]]></Node>
<StgValue><ssdm name="zext_ln46_6"/></StgValue>
</operation>

<operation id="173" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc95.loopexit:105 %mul_ln46_2 = mul i63 %zext_ln46_6, i63 2863311531

]]></Node>
<StgValue><ssdm name="mul_ln46_2"/></StgValue>
</operation>

<operation id="174" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc95.loopexit:106 %udiv_ln46_2_cast = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %mul_ln46_2, i32 33, i32 48

]]></Node>
<StgValue><ssdm name="udiv_ln46_2_cast"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="175" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc95.loopexit:37 %tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_34_cast, i8 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="176" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
for.inc95.loopexit:38 %tmp_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_34_cast5, i6 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="177" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc95.loopexit:39 %add_ln46_2 = add i16 %tmp_28, i16 %tmp_29

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="178" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc95.loopexit:40 %add_ln46_3 = add i16 %add_ln46_2, i16 %udiv_ln1_cast

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>

<operation id="179" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:41 %zext_ln46_1 = zext i16 %add_ln46_3

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="180" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:42 %blur_addr = getelementptr i8 %blur, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="blur_addr"/></StgValue>
</operation>

<operation id="181" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:43 %blur_1_addr = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="blur_1_addr"/></StgValue>
</operation>

<operation id="182" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:44 %blur_2_addr = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="blur_2_addr"/></StgValue>
</operation>

<operation id="183" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:45 %blur_3_addr = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="blur_3_addr"/></StgValue>
</operation>

<operation id="184" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:46 %blur_4_addr = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="blur_4_addr"/></StgValue>
</operation>

<operation id="185" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:47 %blur_5_addr = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="blur_5_addr"/></StgValue>
</operation>

<operation id="186" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:48 %blur_6_addr = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="blur_6_addr"/></StgValue>
</operation>

<operation id="187" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:49 %blur_7_addr = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="blur_7_addr"/></StgValue>
</operation>

<operation id="188" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:50 %blur_8_addr = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="blur_8_addr"/></StgValue>
</operation>

<operation id="189" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc95.loopexit:55 %add_ln46_4 = add i16 %add_ln46_2, i16 %udiv_ln46_1_cast

]]></Node>
<StgValue><ssdm name="add_ln46_4"/></StgValue>
</operation>

<operation id="190" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:56 %zext_ln46_4 = zext i16 %add_ln46_4

]]></Node>
<StgValue><ssdm name="zext_ln46_4"/></StgValue>
</operation>

<operation id="191" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:57 %blur_addr_1 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_4

]]></Node>
<StgValue><ssdm name="blur_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc95.loopexit:58 %add_ln46_5 = add i16 %add_ln46_1, i16 %udiv_ln46_1_cast

]]></Node>
<StgValue><ssdm name="add_ln46_5"/></StgValue>
</operation>

<operation id="193" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:59 %zext_ln46_5 = zext i16 %add_ln46_5

]]></Node>
<StgValue><ssdm name="zext_ln46_5"/></StgValue>
</operation>

<operation id="194" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:60 %blur_addr_2 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_5

]]></Node>
<StgValue><ssdm name="blur_addr_2"/></StgValue>
</operation>

<operation id="195" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:61 %blur_1_addr_1 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_4

]]></Node>
<StgValue><ssdm name="blur_1_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:62 %blur_1_addr_2 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_5

]]></Node>
<StgValue><ssdm name="blur_1_addr_2"/></StgValue>
</operation>

<operation id="197" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:63 %blur_2_addr_1 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_4

]]></Node>
<StgValue><ssdm name="blur_2_addr_1"/></StgValue>
</operation>

<operation id="198" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:64 %blur_2_addr_2 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_5

]]></Node>
<StgValue><ssdm name="blur_2_addr_2"/></StgValue>
</operation>

<operation id="199" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:65 %blur_3_addr_1 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_4

]]></Node>
<StgValue><ssdm name="blur_3_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:66 %blur_3_addr_2 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_5

]]></Node>
<StgValue><ssdm name="blur_3_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:67 %blur_4_addr_1 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_4

]]></Node>
<StgValue><ssdm name="blur_4_addr_1"/></StgValue>
</operation>

<operation id="202" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:68 %blur_4_addr_2 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_5

]]></Node>
<StgValue><ssdm name="blur_4_addr_2"/></StgValue>
</operation>

<operation id="203" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:69 %blur_5_addr_1 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_4

]]></Node>
<StgValue><ssdm name="blur_5_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:70 %blur_5_addr_2 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_5

]]></Node>
<StgValue><ssdm name="blur_5_addr_2"/></StgValue>
</operation>

<operation id="205" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:71 %blur_6_addr_1 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_4

]]></Node>
<StgValue><ssdm name="blur_6_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:72 %blur_6_addr_2 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_5

]]></Node>
<StgValue><ssdm name="blur_6_addr_2"/></StgValue>
</operation>

<operation id="207" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:73 %blur_7_addr_1 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_4

]]></Node>
<StgValue><ssdm name="blur_7_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:74 %blur_7_addr_2 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_5

]]></Node>
<StgValue><ssdm name="blur_7_addr_2"/></StgValue>
</operation>

<operation id="209" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:75 %blur_8_addr_1 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_4

]]></Node>
<StgValue><ssdm name="blur_8_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:76 %blur_8_addr_2 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_5

]]></Node>
<StgValue><ssdm name="blur_8_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:77 %blur_load = load i16 %blur_addr_1

]]></Node>
<StgValue><ssdm name="blur_load"/></StgValue>
</operation>

<operation id="212" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:78 %blur_1_load = load i16 %blur_1_addr_1

]]></Node>
<StgValue><ssdm name="blur_1_load"/></StgValue>
</operation>

<operation id="213" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:79 %blur_2_load = load i16 %blur_2_addr_1

]]></Node>
<StgValue><ssdm name="blur_2_load"/></StgValue>
</operation>

<operation id="214" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:81 %blur_3_load = load i16 %blur_3_addr_1

]]></Node>
<StgValue><ssdm name="blur_3_load"/></StgValue>
</operation>

<operation id="215" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:82 %blur_4_load = load i16 %blur_4_addr_1

]]></Node>
<StgValue><ssdm name="blur_4_load"/></StgValue>
</operation>

<operation id="216" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:83 %blur_5_load = load i16 %blur_5_addr_1

]]></Node>
<StgValue><ssdm name="blur_5_load"/></StgValue>
</operation>

<operation id="217" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:85 %blur_6_load = load i16 %blur_6_addr_1

]]></Node>
<StgValue><ssdm name="blur_6_load"/></StgValue>
</operation>

<operation id="218" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:86 %blur_7_load = load i16 %blur_7_addr_1

]]></Node>
<StgValue><ssdm name="blur_7_load"/></StgValue>
</operation>

<operation id="219" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:87 %blur_8_load = load i16 %blur_8_addr_1

]]></Node>
<StgValue><ssdm name="blur_8_load"/></StgValue>
</operation>

<operation id="220" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:91 %blur_load_1 = load i16 %blur_addr

]]></Node>
<StgValue><ssdm name="blur_load_1"/></StgValue>
</operation>

<operation id="221" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:92 %blur_1_load_1 = load i16 %blur_1_addr

]]></Node>
<StgValue><ssdm name="blur_1_load_1"/></StgValue>
</operation>

<operation id="222" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:93 %blur_2_load_1 = load i16 %blur_2_addr

]]></Node>
<StgValue><ssdm name="blur_2_load_1"/></StgValue>
</operation>

<operation id="223" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:95 %blur_3_load_1 = load i16 %blur_3_addr

]]></Node>
<StgValue><ssdm name="blur_3_load_1"/></StgValue>
</operation>

<operation id="224" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:96 %blur_4_load_1 = load i16 %blur_4_addr

]]></Node>
<StgValue><ssdm name="blur_4_load_1"/></StgValue>
</operation>

<operation id="225" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:97 %blur_5_load_1 = load i16 %blur_5_addr

]]></Node>
<StgValue><ssdm name="blur_5_load_1"/></StgValue>
</operation>

<operation id="226" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:99 %blur_6_load_1 = load i16 %blur_6_addr

]]></Node>
<StgValue><ssdm name="blur_6_load_1"/></StgValue>
</operation>

<operation id="227" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:100 %blur_7_load_1 = load i16 %blur_7_addr

]]></Node>
<StgValue><ssdm name="blur_7_load_1"/></StgValue>
</operation>

<operation id="228" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:101 %blur_8_load_1 = load i16 %blur_8_addr

]]></Node>
<StgValue><ssdm name="blur_8_load_1"/></StgValue>
</operation>

<operation id="229" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc95.loopexit:107 %add_ln46_6 = add i16 %add_ln46_2, i16 %udiv_ln46_2_cast

]]></Node>
<StgValue><ssdm name="add_ln46_6"/></StgValue>
</operation>

<operation id="230" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:108 %zext_ln46_9 = zext i16 %add_ln46_6

]]></Node>
<StgValue><ssdm name="zext_ln46_9"/></StgValue>
</operation>

<operation id="231" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:109 %blur_addr_3 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_9

]]></Node>
<StgValue><ssdm name="blur_addr_3"/></StgValue>
</operation>

<operation id="232" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc95.loopexit:110 %add_ln46_7 = add i16 %add_ln46_1, i16 %udiv_ln46_2_cast

]]></Node>
<StgValue><ssdm name="add_ln46_7"/></StgValue>
</operation>

<operation id="233" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:111 %zext_ln46_10 = zext i16 %add_ln46_7

]]></Node>
<StgValue><ssdm name="zext_ln46_10"/></StgValue>
</operation>

<operation id="234" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:112 %blur_addr_4 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_10

]]></Node>
<StgValue><ssdm name="blur_addr_4"/></StgValue>
</operation>

<operation id="235" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:113 %blur_1_addr_3 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_9

]]></Node>
<StgValue><ssdm name="blur_1_addr_3"/></StgValue>
</operation>

<operation id="236" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:114 %blur_1_addr_4 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_10

]]></Node>
<StgValue><ssdm name="blur_1_addr_4"/></StgValue>
</operation>

<operation id="237" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:115 %blur_2_addr_3 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_9

]]></Node>
<StgValue><ssdm name="blur_2_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:116 %blur_2_addr_4 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_10

]]></Node>
<StgValue><ssdm name="blur_2_addr_4"/></StgValue>
</operation>

<operation id="239" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:117 %blur_3_addr_3 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_9

]]></Node>
<StgValue><ssdm name="blur_3_addr_3"/></StgValue>
</operation>

<operation id="240" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:118 %blur_3_addr_4 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_10

]]></Node>
<StgValue><ssdm name="blur_3_addr_4"/></StgValue>
</operation>

<operation id="241" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:119 %blur_4_addr_3 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_9

]]></Node>
<StgValue><ssdm name="blur_4_addr_3"/></StgValue>
</operation>

<operation id="242" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:120 %blur_4_addr_4 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_10

]]></Node>
<StgValue><ssdm name="blur_4_addr_4"/></StgValue>
</operation>

<operation id="243" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:121 %blur_5_addr_3 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_9

]]></Node>
<StgValue><ssdm name="blur_5_addr_3"/></StgValue>
</operation>

<operation id="244" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:122 %blur_5_addr_4 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_10

]]></Node>
<StgValue><ssdm name="blur_5_addr_4"/></StgValue>
</operation>

<operation id="245" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:123 %blur_6_addr_3 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_9

]]></Node>
<StgValue><ssdm name="blur_6_addr_3"/></StgValue>
</operation>

<operation id="246" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:124 %blur_6_addr_4 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_10

]]></Node>
<StgValue><ssdm name="blur_6_addr_4"/></StgValue>
</operation>

<operation id="247" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:125 %blur_7_addr_3 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_9

]]></Node>
<StgValue><ssdm name="blur_7_addr_3"/></StgValue>
</operation>

<operation id="248" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:126 %blur_7_addr_4 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_10

]]></Node>
<StgValue><ssdm name="blur_7_addr_4"/></StgValue>
</operation>

<operation id="249" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:127 %blur_8_addr_3 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_9

]]></Node>
<StgValue><ssdm name="blur_8_addr_3"/></StgValue>
</operation>

<operation id="250" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:128 %blur_8_addr_4 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_10

]]></Node>
<StgValue><ssdm name="blur_8_addr_4"/></StgValue>
</operation>

<operation id="251" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:129 %blur_load_2 = load i16 %blur_addr_3

]]></Node>
<StgValue><ssdm name="blur_load_2"/></StgValue>
</operation>

<operation id="252" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:130 %blur_1_load_2 = load i16 %blur_1_addr_3

]]></Node>
<StgValue><ssdm name="blur_1_load_2"/></StgValue>
</operation>

<operation id="253" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:131 %blur_2_load_2 = load i16 %blur_2_addr_3

]]></Node>
<StgValue><ssdm name="blur_2_load_2"/></StgValue>
</operation>

<operation id="254" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:133 %blur_3_load_2 = load i16 %blur_3_addr_3

]]></Node>
<StgValue><ssdm name="blur_3_load_2"/></StgValue>
</operation>

<operation id="255" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:134 %blur_4_load_2 = load i16 %blur_4_addr_3

]]></Node>
<StgValue><ssdm name="blur_4_load_2"/></StgValue>
</operation>

<operation id="256" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:135 %blur_5_load_2 = load i16 %blur_5_addr_3

]]></Node>
<StgValue><ssdm name="blur_5_load_2"/></StgValue>
</operation>

<operation id="257" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:137 %blur_6_load_2 = load i16 %blur_6_addr_3

]]></Node>
<StgValue><ssdm name="blur_6_load_2"/></StgValue>
</operation>

<operation id="258" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:138 %blur_7_load_2 = load i16 %blur_7_addr_3

]]></Node>
<StgValue><ssdm name="blur_7_load_2"/></StgValue>
</operation>

<operation id="259" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:139 %blur_8_load_2 = load i16 %blur_8_addr_3

]]></Node>
<StgValue><ssdm name="blur_8_load_2"/></StgValue>
</operation>

<operation id="260" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:143 %blur_load_3 = load i16 %blur_addr_2

]]></Node>
<StgValue><ssdm name="blur_load_3"/></StgValue>
</operation>

<operation id="261" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:144 %blur_1_load_3 = load i16 %blur_1_addr_2

]]></Node>
<StgValue><ssdm name="blur_1_load_3"/></StgValue>
</operation>

<operation id="262" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:145 %blur_2_load_3 = load i16 %blur_2_addr_2

]]></Node>
<StgValue><ssdm name="blur_2_load_3"/></StgValue>
</operation>

<operation id="263" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:147 %blur_3_load_3 = load i16 %blur_3_addr_2

]]></Node>
<StgValue><ssdm name="blur_3_load_3"/></StgValue>
</operation>

<operation id="264" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:148 %blur_4_load_3 = load i16 %blur_4_addr_2

]]></Node>
<StgValue><ssdm name="blur_4_load_3"/></StgValue>
</operation>

<operation id="265" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:149 %blur_5_load_3 = load i16 %blur_5_addr_2

]]></Node>
<StgValue><ssdm name="blur_5_load_3"/></StgValue>
</operation>

<operation id="266" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:151 %blur_6_load_3 = load i16 %blur_6_addr_2

]]></Node>
<StgValue><ssdm name="blur_6_load_3"/></StgValue>
</operation>

<operation id="267" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:152 %blur_7_load_3 = load i16 %blur_7_addr_2

]]></Node>
<StgValue><ssdm name="blur_7_load_3"/></StgValue>
</operation>

<operation id="268" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:153 %blur_8_load_3 = load i16 %blur_8_addr_2

]]></Node>
<StgValue><ssdm name="blur_8_load_3"/></StgValue>
</operation>

<operation id="269" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:157 %blur_load_4 = load i16 %blur_addr_4

]]></Node>
<StgValue><ssdm name="blur_load_4"/></StgValue>
</operation>

<operation id="270" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:158 %blur_1_load_4 = load i16 %blur_1_addr_4

]]></Node>
<StgValue><ssdm name="blur_1_load_4"/></StgValue>
</operation>

<operation id="271" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:159 %blur_2_load_4 = load i16 %blur_2_addr_4

]]></Node>
<StgValue><ssdm name="blur_2_load_4"/></StgValue>
</operation>

<operation id="272" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:161 %blur_3_load_4 = load i16 %blur_3_addr_4

]]></Node>
<StgValue><ssdm name="blur_3_load_4"/></StgValue>
</operation>

<operation id="273" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:162 %blur_4_load_4 = load i16 %blur_4_addr_4

]]></Node>
<StgValue><ssdm name="blur_4_load_4"/></StgValue>
</operation>

<operation id="274" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:163 %blur_5_load_4 = load i16 %blur_5_addr_4

]]></Node>
<StgValue><ssdm name="blur_5_load_4"/></StgValue>
</operation>

<operation id="275" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:165 %blur_6_load_4 = load i16 %blur_6_addr_4

]]></Node>
<StgValue><ssdm name="blur_6_load_4"/></StgValue>
</operation>

<operation id="276" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:166 %blur_7_load_4 = load i16 %blur_7_addr_4

]]></Node>
<StgValue><ssdm name="blur_7_load_4"/></StgValue>
</operation>

<operation id="277" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:167 %blur_8_load_4 = load i16 %blur_8_addr_4

]]></Node>
<StgValue><ssdm name="blur_8_load_4"/></StgValue>
</operation>

<operation id="278" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc95.loopexit:178 %add_ln46_9 = add i16 %add_ln46_8, i16 %udiv_ln46_1_cast

]]></Node>
<StgValue><ssdm name="add_ln46_9"/></StgValue>
</operation>

<operation id="279" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:179 %zext_ln46_14 = zext i16 %add_ln46_9

]]></Node>
<StgValue><ssdm name="zext_ln46_14"/></StgValue>
</operation>

<operation id="280" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:180 %blur_addr_5 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_14

]]></Node>
<StgValue><ssdm name="blur_addr_5"/></StgValue>
</operation>

<operation id="281" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc95.loopexit:181 %add_ln46_10 = add i16 %add_ln46_8, i16 %udiv_ln1_cast

]]></Node>
<StgValue><ssdm name="add_ln46_10"/></StgValue>
</operation>

<operation id="282" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:182 %zext_ln46_15 = zext i16 %add_ln46_10

]]></Node>
<StgValue><ssdm name="zext_ln46_15"/></StgValue>
</operation>

<operation id="283" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:183 %blur_addr_6 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_15

]]></Node>
<StgValue><ssdm name="blur_addr_6"/></StgValue>
</operation>

<operation id="284" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc95.loopexit:184 %add_ln46_11 = add i16 %add_ln46_8, i16 %udiv_ln46_2_cast

]]></Node>
<StgValue><ssdm name="add_ln46_11"/></StgValue>
</operation>

<operation id="285" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:185 %zext_ln46_16 = zext i16 %add_ln46_11

]]></Node>
<StgValue><ssdm name="zext_ln46_16"/></StgValue>
</operation>

<operation id="286" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:186 %blur_addr_7 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_16

]]></Node>
<StgValue><ssdm name="blur_addr_7"/></StgValue>
</operation>

<operation id="287" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:187 %blur_1_addr_5 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_14

]]></Node>
<StgValue><ssdm name="blur_1_addr_5"/></StgValue>
</operation>

<operation id="288" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:188 %blur_1_addr_6 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_15

]]></Node>
<StgValue><ssdm name="blur_1_addr_6"/></StgValue>
</operation>

<operation id="289" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:189 %blur_1_addr_7 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_16

]]></Node>
<StgValue><ssdm name="blur_1_addr_7"/></StgValue>
</operation>

<operation id="290" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:190 %blur_2_addr_5 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_14

]]></Node>
<StgValue><ssdm name="blur_2_addr_5"/></StgValue>
</operation>

<operation id="291" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:191 %blur_2_addr_6 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_15

]]></Node>
<StgValue><ssdm name="blur_2_addr_6"/></StgValue>
</operation>

<operation id="292" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:192 %blur_2_addr_7 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_16

]]></Node>
<StgValue><ssdm name="blur_2_addr_7"/></StgValue>
</operation>

<operation id="293" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:193 %blur_3_addr_5 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_14

]]></Node>
<StgValue><ssdm name="blur_3_addr_5"/></StgValue>
</operation>

<operation id="294" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:194 %blur_3_addr_6 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_15

]]></Node>
<StgValue><ssdm name="blur_3_addr_6"/></StgValue>
</operation>

<operation id="295" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:195 %blur_3_addr_7 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_16

]]></Node>
<StgValue><ssdm name="blur_3_addr_7"/></StgValue>
</operation>

<operation id="296" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:196 %blur_4_addr_5 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_14

]]></Node>
<StgValue><ssdm name="blur_4_addr_5"/></StgValue>
</operation>

<operation id="297" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:197 %blur_4_addr_6 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_15

]]></Node>
<StgValue><ssdm name="blur_4_addr_6"/></StgValue>
</operation>

<operation id="298" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:198 %blur_4_addr_7 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_16

]]></Node>
<StgValue><ssdm name="blur_4_addr_7"/></StgValue>
</operation>

<operation id="299" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:199 %blur_5_addr_5 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_14

]]></Node>
<StgValue><ssdm name="blur_5_addr_5"/></StgValue>
</operation>

<operation id="300" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:200 %blur_5_addr_6 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_15

]]></Node>
<StgValue><ssdm name="blur_5_addr_6"/></StgValue>
</operation>

<operation id="301" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:201 %blur_5_addr_7 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_16

]]></Node>
<StgValue><ssdm name="blur_5_addr_7"/></StgValue>
</operation>

<operation id="302" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:202 %blur_6_addr_5 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_14

]]></Node>
<StgValue><ssdm name="blur_6_addr_5"/></StgValue>
</operation>

<operation id="303" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:203 %blur_6_addr_6 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_15

]]></Node>
<StgValue><ssdm name="blur_6_addr_6"/></StgValue>
</operation>

<operation id="304" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:204 %blur_6_addr_7 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_16

]]></Node>
<StgValue><ssdm name="blur_6_addr_7"/></StgValue>
</operation>

<operation id="305" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:205 %blur_7_addr_5 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_14

]]></Node>
<StgValue><ssdm name="blur_7_addr_5"/></StgValue>
</operation>

<operation id="306" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:206 %blur_7_addr_6 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_15

]]></Node>
<StgValue><ssdm name="blur_7_addr_6"/></StgValue>
</operation>

<operation id="307" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:207 %blur_7_addr_7 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_16

]]></Node>
<StgValue><ssdm name="blur_7_addr_7"/></StgValue>
</operation>

<operation id="308" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:208 %blur_8_addr_5 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_14

]]></Node>
<StgValue><ssdm name="blur_8_addr_5"/></StgValue>
</operation>

<operation id="309" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:209 %blur_8_addr_6 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_15

]]></Node>
<StgValue><ssdm name="blur_8_addr_6"/></StgValue>
</operation>

<operation id="310" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:210 %blur_8_addr_7 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_16

]]></Node>
<StgValue><ssdm name="blur_8_addr_7"/></StgValue>
</operation>

<operation id="311" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:211 %blur_load_5 = load i16 %blur_addr_5

]]></Node>
<StgValue><ssdm name="blur_load_5"/></StgValue>
</operation>

<operation id="312" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:212 %blur_1_load_5 = load i16 %blur_1_addr_5

]]></Node>
<StgValue><ssdm name="blur_1_load_5"/></StgValue>
</operation>

<operation id="313" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:213 %blur_2_load_5 = load i16 %blur_2_addr_5

]]></Node>
<StgValue><ssdm name="blur_2_load_5"/></StgValue>
</operation>

<operation id="314" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:215 %blur_3_load_5 = load i16 %blur_3_addr_5

]]></Node>
<StgValue><ssdm name="blur_3_load_5"/></StgValue>
</operation>

<operation id="315" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:216 %blur_4_load_5 = load i16 %blur_4_addr_5

]]></Node>
<StgValue><ssdm name="blur_4_load_5"/></StgValue>
</operation>

<operation id="316" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:217 %blur_5_load_5 = load i16 %blur_5_addr_5

]]></Node>
<StgValue><ssdm name="blur_5_load_5"/></StgValue>
</operation>

<operation id="317" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:219 %blur_6_load_5 = load i16 %blur_6_addr_5

]]></Node>
<StgValue><ssdm name="blur_6_load_5"/></StgValue>
</operation>

<operation id="318" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:220 %blur_7_load_5 = load i16 %blur_7_addr_5

]]></Node>
<StgValue><ssdm name="blur_7_load_5"/></StgValue>
</operation>

<operation id="319" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:221 %blur_8_load_5 = load i16 %blur_8_addr_5

]]></Node>
<StgValue><ssdm name="blur_8_load_5"/></StgValue>
</operation>

<operation id="320" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:226 %blur_load_6 = load i16 %blur_addr_6

]]></Node>
<StgValue><ssdm name="blur_load_6"/></StgValue>
</operation>

<operation id="321" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:227 %blur_1_load_6 = load i16 %blur_1_addr_6

]]></Node>
<StgValue><ssdm name="blur_1_load_6"/></StgValue>
</operation>

<operation id="322" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:228 %blur_2_load_6 = load i16 %blur_2_addr_6

]]></Node>
<StgValue><ssdm name="blur_2_load_6"/></StgValue>
</operation>

<operation id="323" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:230 %blur_3_load_6 = load i16 %blur_3_addr_6

]]></Node>
<StgValue><ssdm name="blur_3_load_6"/></StgValue>
</operation>

<operation id="324" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:231 %blur_4_load_6 = load i16 %blur_4_addr_6

]]></Node>
<StgValue><ssdm name="blur_4_load_6"/></StgValue>
</operation>

<operation id="325" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:232 %blur_5_load_6 = load i16 %blur_5_addr_6

]]></Node>
<StgValue><ssdm name="blur_5_load_6"/></StgValue>
</operation>

<operation id="326" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:234 %blur_6_load_6 = load i16 %blur_6_addr_6

]]></Node>
<StgValue><ssdm name="blur_6_load_6"/></StgValue>
</operation>

<operation id="327" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:235 %blur_7_load_6 = load i16 %blur_7_addr_6

]]></Node>
<StgValue><ssdm name="blur_7_load_6"/></StgValue>
</operation>

<operation id="328" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:236 %blur_8_load_6 = load i16 %blur_8_addr_6

]]></Node>
<StgValue><ssdm name="blur_8_load_6"/></StgValue>
</operation>

<operation id="329" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:239 %blur_load_7 = load i16 %blur_addr_7

]]></Node>
<StgValue><ssdm name="blur_load_7"/></StgValue>
</operation>

<operation id="330" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:240 %blur_1_load_7 = load i16 %blur_1_addr_7

]]></Node>
<StgValue><ssdm name="blur_1_load_7"/></StgValue>
</operation>

<operation id="331" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:241 %blur_2_load_7 = load i16 %blur_2_addr_7

]]></Node>
<StgValue><ssdm name="blur_2_load_7"/></StgValue>
</operation>

<operation id="332" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:243 %blur_3_load_7 = load i16 %blur_3_addr_7

]]></Node>
<StgValue><ssdm name="blur_3_load_7"/></StgValue>
</operation>

<operation id="333" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:244 %blur_4_load_7 = load i16 %blur_4_addr_7

]]></Node>
<StgValue><ssdm name="blur_4_load_7"/></StgValue>
</operation>

<operation id="334" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:245 %blur_5_load_7 = load i16 %blur_5_addr_7

]]></Node>
<StgValue><ssdm name="blur_5_load_7"/></StgValue>
</operation>

<operation id="335" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:247 %blur_6_load_7 = load i16 %blur_6_addr_7

]]></Node>
<StgValue><ssdm name="blur_6_load_7"/></StgValue>
</operation>

<operation id="336" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:248 %blur_7_load_7 = load i16 %blur_7_addr_7

]]></Node>
<StgValue><ssdm name="blur_7_load_7"/></StgValue>
</operation>

<operation id="337" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:249 %blur_8_load_7 = load i16 %blur_8_addr_7

]]></Node>
<StgValue><ssdm name="blur_8_load_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="338" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:77 %blur_load = load i16 %blur_addr_1

]]></Node>
<StgValue><ssdm name="blur_load"/></StgValue>
</operation>

<operation id="339" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:78 %blur_1_load = load i16 %blur_1_addr_1

]]></Node>
<StgValue><ssdm name="blur_1_load"/></StgValue>
</operation>

<operation id="340" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:79 %blur_2_load = load i16 %blur_2_addr_1

]]></Node>
<StgValue><ssdm name="blur_2_load"/></StgValue>
</operation>

<operation id="341" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:80 %tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_load, i2 2, i8 %blur_1_load, i2 0, i8 %blur_2_load, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="342" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:81 %blur_3_load = load i16 %blur_3_addr_1

]]></Node>
<StgValue><ssdm name="blur_3_load"/></StgValue>
</operation>

<operation id="343" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:82 %blur_4_load = load i16 %blur_4_addr_1

]]></Node>
<StgValue><ssdm name="blur_4_load"/></StgValue>
</operation>

<operation id="344" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:83 %blur_5_load = load i16 %blur_5_addr_1

]]></Node>
<StgValue><ssdm name="blur_5_load"/></StgValue>
</operation>

<operation id="345" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:84 %tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_3_load, i2 2, i8 %blur_4_load, i2 0, i8 %blur_5_load, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="346" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:85 %blur_6_load = load i16 %blur_6_addr_1

]]></Node>
<StgValue><ssdm name="blur_6_load"/></StgValue>
</operation>

<operation id="347" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:86 %blur_7_load = load i16 %blur_7_addr_1

]]></Node>
<StgValue><ssdm name="blur_7_load"/></StgValue>
</operation>

<operation id="348" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:87 %blur_8_load = load i16 %blur_8_addr_1

]]></Node>
<StgValue><ssdm name="blur_8_load"/></StgValue>
</operation>

<operation id="349" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:88 %tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_6_load, i2 2, i8 %blur_7_load, i2 0, i8 %blur_8_load, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="350" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:89 %v = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %tmp_1, i2 2, i8 %tmp_2, i2 0, i8 %tmp_3, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="351" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="8">
<![CDATA[
for.inc95.loopexit:90 %zext_ln46_2 = zext i8 %v

]]></Node>
<StgValue><ssdm name="zext_ln46_2"/></StgValue>
</operation>

<operation id="352" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:91 %blur_load_1 = load i16 %blur_addr

]]></Node>
<StgValue><ssdm name="blur_load_1"/></StgValue>
</operation>

<operation id="353" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:92 %blur_1_load_1 = load i16 %blur_1_addr

]]></Node>
<StgValue><ssdm name="blur_1_load_1"/></StgValue>
</operation>

<operation id="354" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:93 %blur_2_load_1 = load i16 %blur_2_addr

]]></Node>
<StgValue><ssdm name="blur_2_load_1"/></StgValue>
</operation>

<operation id="355" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:94 %tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %blur_load_1, i2 1, i8 %blur_1_load_1, i2 2, i8 %blur_2_load_1, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="356" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:95 %blur_3_load_1 = load i16 %blur_3_addr

]]></Node>
<StgValue><ssdm name="blur_3_load_1"/></StgValue>
</operation>

<operation id="357" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:96 %blur_4_load_1 = load i16 %blur_4_addr

]]></Node>
<StgValue><ssdm name="blur_4_load_1"/></StgValue>
</operation>

<operation id="358" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:97 %blur_5_load_1 = load i16 %blur_5_addr

]]></Node>
<StgValue><ssdm name="blur_5_load_1"/></StgValue>
</operation>

<operation id="359" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:98 %tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %blur_3_load_1, i2 1, i8 %blur_4_load_1, i2 2, i8 %blur_5_load_1, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="360" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:99 %blur_6_load_1 = load i16 %blur_6_addr

]]></Node>
<StgValue><ssdm name="blur_6_load_1"/></StgValue>
</operation>

<operation id="361" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:100 %blur_7_load_1 = load i16 %blur_7_addr

]]></Node>
<StgValue><ssdm name="blur_7_load_1"/></StgValue>
</operation>

<operation id="362" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:101 %blur_8_load_1 = load i16 %blur_8_addr

]]></Node>
<StgValue><ssdm name="blur_8_load_1"/></StgValue>
</operation>

<operation id="363" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:102 %tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %blur_6_load_1, i2 1, i8 %blur_7_load_1, i2 2, i8 %blur_8_load_1, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="364" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:103 %v_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %tmp_5, i2 2, i8 %tmp_6, i2 0, i8 %tmp_7, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="365" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:129 %blur_load_2 = load i16 %blur_addr_3

]]></Node>
<StgValue><ssdm name="blur_load_2"/></StgValue>
</operation>

<operation id="366" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:130 %blur_1_load_2 = load i16 %blur_1_addr_3

]]></Node>
<StgValue><ssdm name="blur_1_load_2"/></StgValue>
</operation>

<operation id="367" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:131 %blur_2_load_2 = load i16 %blur_2_addr_3

]]></Node>
<StgValue><ssdm name="blur_2_load_2"/></StgValue>
</operation>

<operation id="368" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:132 %tmp_9 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_load_2, i2 0, i8 %blur_1_load_2, i2 1, i8 %blur_2_load_2, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="369" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:133 %blur_3_load_2 = load i16 %blur_3_addr_3

]]></Node>
<StgValue><ssdm name="blur_3_load_2"/></StgValue>
</operation>

<operation id="370" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:134 %blur_4_load_2 = load i16 %blur_4_addr_3

]]></Node>
<StgValue><ssdm name="blur_4_load_2"/></StgValue>
</operation>

<operation id="371" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:135 %blur_5_load_2 = load i16 %blur_5_addr_3

]]></Node>
<StgValue><ssdm name="blur_5_load_2"/></StgValue>
</operation>

<operation id="372" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:136 %tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_3_load_2, i2 0, i8 %blur_4_load_2, i2 1, i8 %blur_5_load_2, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="373" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:137 %blur_6_load_2 = load i16 %blur_6_addr_3

]]></Node>
<StgValue><ssdm name="blur_6_load_2"/></StgValue>
</operation>

<operation id="374" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:138 %blur_7_load_2 = load i16 %blur_7_addr_3

]]></Node>
<StgValue><ssdm name="blur_7_load_2"/></StgValue>
</operation>

<operation id="375" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:139 %blur_8_load_2 = load i16 %blur_8_addr_3

]]></Node>
<StgValue><ssdm name="blur_8_load_2"/></StgValue>
</operation>

<operation id="376" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:140 %tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_6_load_2, i2 0, i8 %blur_7_load_2, i2 1, i8 %blur_8_load_2, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="377" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:141 %v_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %tmp_9, i2 2, i8 %tmp_s, i2 0, i8 %tmp_4, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="378" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="8">
<![CDATA[
for.inc95.loopexit:142 %zext_ln46_12 = zext i8 %v_2

]]></Node>
<StgValue><ssdm name="zext_ln46_12"/></StgValue>
</operation>

<operation id="379" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:143 %blur_load_3 = load i16 %blur_addr_2

]]></Node>
<StgValue><ssdm name="blur_load_3"/></StgValue>
</operation>

<operation id="380" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:144 %blur_1_load_3 = load i16 %blur_1_addr_2

]]></Node>
<StgValue><ssdm name="blur_1_load_3"/></StgValue>
</operation>

<operation id="381" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:145 %blur_2_load_3 = load i16 %blur_2_addr_2

]]></Node>
<StgValue><ssdm name="blur_2_load_3"/></StgValue>
</operation>

<operation id="382" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:146 %tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_load_3, i2 2, i8 %blur_1_load_3, i2 0, i8 %blur_2_load_3, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="383" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:147 %blur_3_load_3 = load i16 %blur_3_addr_2

]]></Node>
<StgValue><ssdm name="blur_3_load_3"/></StgValue>
</operation>

<operation id="384" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:148 %blur_4_load_3 = load i16 %blur_4_addr_2

]]></Node>
<StgValue><ssdm name="blur_4_load_3"/></StgValue>
</operation>

<operation id="385" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:149 %blur_5_load_3 = load i16 %blur_5_addr_2

]]></Node>
<StgValue><ssdm name="blur_5_load_3"/></StgValue>
</operation>

<operation id="386" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:150 %tmp_10 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_3_load_3, i2 2, i8 %blur_4_load_3, i2 0, i8 %blur_5_load_3, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="387" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:151 %blur_6_load_3 = load i16 %blur_6_addr_2

]]></Node>
<StgValue><ssdm name="blur_6_load_3"/></StgValue>
</operation>

<operation id="388" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:152 %blur_7_load_3 = load i16 %blur_7_addr_2

]]></Node>
<StgValue><ssdm name="blur_7_load_3"/></StgValue>
</operation>

<operation id="389" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:153 %blur_8_load_3 = load i16 %blur_8_addr_2

]]></Node>
<StgValue><ssdm name="blur_8_load_3"/></StgValue>
</operation>

<operation id="390" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:154 %tmp_11 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_6_load_3, i2 2, i8 %blur_7_load_3, i2 0, i8 %blur_8_load_3, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="391" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:155 %v_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_8, i2 1, i8 %tmp_10, i2 2, i8 %tmp_11, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="v_3"/></StgValue>
</operation>

<operation id="392" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="8">
<![CDATA[
for.inc95.loopexit:156 %zext_ln46_7 = zext i8 %v_3

]]></Node>
<StgValue><ssdm name="zext_ln46_7"/></StgValue>
</operation>

<operation id="393" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:157 %blur_load_4 = load i16 %blur_addr_4

]]></Node>
<StgValue><ssdm name="blur_load_4"/></StgValue>
</operation>

<operation id="394" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:158 %blur_1_load_4 = load i16 %blur_1_addr_4

]]></Node>
<StgValue><ssdm name="blur_1_load_4"/></StgValue>
</operation>

<operation id="395" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:159 %blur_2_load_4 = load i16 %blur_2_addr_4

]]></Node>
<StgValue><ssdm name="blur_2_load_4"/></StgValue>
</operation>

<operation id="396" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:160 %tmp_12 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_load_4, i2 0, i8 %blur_1_load_4, i2 1, i8 %blur_2_load_4, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="397" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:161 %blur_3_load_4 = load i16 %blur_3_addr_4

]]></Node>
<StgValue><ssdm name="blur_3_load_4"/></StgValue>
</operation>

<operation id="398" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:162 %blur_4_load_4 = load i16 %blur_4_addr_4

]]></Node>
<StgValue><ssdm name="blur_4_load_4"/></StgValue>
</operation>

<operation id="399" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:163 %blur_5_load_4 = load i16 %blur_5_addr_4

]]></Node>
<StgValue><ssdm name="blur_5_load_4"/></StgValue>
</operation>

<operation id="400" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:164 %tmp_13 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_3_load_4, i2 0, i8 %blur_4_load_4, i2 1, i8 %blur_5_load_4, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="401" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:165 %blur_6_load_4 = load i16 %blur_6_addr_4

]]></Node>
<StgValue><ssdm name="blur_6_load_4"/></StgValue>
</operation>

<operation id="402" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:166 %blur_7_load_4 = load i16 %blur_7_addr_4

]]></Node>
<StgValue><ssdm name="blur_7_load_4"/></StgValue>
</operation>

<operation id="403" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:167 %blur_8_load_4 = load i16 %blur_8_addr_4

]]></Node>
<StgValue><ssdm name="blur_8_load_4"/></StgValue>
</operation>

<operation id="404" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:168 %tmp_14 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_6_load_4, i2 0, i8 %blur_7_load_4, i2 1, i8 %blur_8_load_4, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="405" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:169 %v_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_12, i2 1, i8 %tmp_13, i2 2, i8 %tmp_14, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>

<operation id="406" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="8">
<![CDATA[
for.inc95.loopexit:170 %zext_ln46_8 = zext i8 %v_4

]]></Node>
<StgValue><ssdm name="zext_ln46_8"/></StgValue>
</operation>

<operation id="407" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:211 %blur_load_5 = load i16 %blur_addr_5

]]></Node>
<StgValue><ssdm name="blur_load_5"/></StgValue>
</operation>

<operation id="408" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:212 %blur_1_load_5 = load i16 %blur_1_addr_5

]]></Node>
<StgValue><ssdm name="blur_1_load_5"/></StgValue>
</operation>

<operation id="409" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:213 %blur_2_load_5 = load i16 %blur_2_addr_5

]]></Node>
<StgValue><ssdm name="blur_2_load_5"/></StgValue>
</operation>

<operation id="410" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:214 %tmp_15 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_load_5, i2 2, i8 %blur_1_load_5, i2 0, i8 %blur_2_load_5, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="411" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:215 %blur_3_load_5 = load i16 %blur_3_addr_5

]]></Node>
<StgValue><ssdm name="blur_3_load_5"/></StgValue>
</operation>

<operation id="412" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:216 %blur_4_load_5 = load i16 %blur_4_addr_5

]]></Node>
<StgValue><ssdm name="blur_4_load_5"/></StgValue>
</operation>

<operation id="413" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:217 %blur_5_load_5 = load i16 %blur_5_addr_5

]]></Node>
<StgValue><ssdm name="blur_5_load_5"/></StgValue>
</operation>

<operation id="414" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:218 %tmp_16 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_3_load_5, i2 2, i8 %blur_4_load_5, i2 0, i8 %blur_5_load_5, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="415" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:219 %blur_6_load_5 = load i16 %blur_6_addr_5

]]></Node>
<StgValue><ssdm name="blur_6_load_5"/></StgValue>
</operation>

<operation id="416" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:220 %blur_7_load_5 = load i16 %blur_7_addr_5

]]></Node>
<StgValue><ssdm name="blur_7_load_5"/></StgValue>
</operation>

<operation id="417" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:221 %blur_8_load_5 = load i16 %blur_8_addr_5

]]></Node>
<StgValue><ssdm name="blur_8_load_5"/></StgValue>
</operation>

<operation id="418" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:222 %tmp_17 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_6_load_5, i2 2, i8 %blur_7_load_5, i2 0, i8 %blur_8_load_5, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="419" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:223 %v_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tmp_15, i2 0, i8 %tmp_16, i2 1, i8 %tmp_17, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>

<operation id="420" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="8">
<![CDATA[
for.inc95.loopexit:225 %zext_ln46_11 = zext i8 %v_5

]]></Node>
<StgValue><ssdm name="zext_ln46_11"/></StgValue>
</operation>

<operation id="421" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:226 %blur_load_6 = load i16 %blur_addr_6

]]></Node>
<StgValue><ssdm name="blur_load_6"/></StgValue>
</operation>

<operation id="422" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:227 %blur_1_load_6 = load i16 %blur_1_addr_6

]]></Node>
<StgValue><ssdm name="blur_1_load_6"/></StgValue>
</operation>

<operation id="423" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:228 %blur_2_load_6 = load i16 %blur_2_addr_6

]]></Node>
<StgValue><ssdm name="blur_2_load_6"/></StgValue>
</operation>

<operation id="424" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:229 %tmp_18 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %blur_load_6, i2 1, i8 %blur_1_load_6, i2 2, i8 %blur_2_load_6, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="425" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:230 %blur_3_load_6 = load i16 %blur_3_addr_6

]]></Node>
<StgValue><ssdm name="blur_3_load_6"/></StgValue>
</operation>

<operation id="426" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:231 %blur_4_load_6 = load i16 %blur_4_addr_6

]]></Node>
<StgValue><ssdm name="blur_4_load_6"/></StgValue>
</operation>

<operation id="427" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:232 %blur_5_load_6 = load i16 %blur_5_addr_6

]]></Node>
<StgValue><ssdm name="blur_5_load_6"/></StgValue>
</operation>

<operation id="428" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:233 %tmp_19 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %blur_3_load_6, i2 1, i8 %blur_4_load_6, i2 2, i8 %blur_5_load_6, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="429" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:234 %blur_6_load_6 = load i16 %blur_6_addr_6

]]></Node>
<StgValue><ssdm name="blur_6_load_6"/></StgValue>
</operation>

<operation id="430" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:235 %blur_7_load_6 = load i16 %blur_7_addr_6

]]></Node>
<StgValue><ssdm name="blur_7_load_6"/></StgValue>
</operation>

<operation id="431" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:236 %blur_8_load_6 = load i16 %blur_8_addr_6

]]></Node>
<StgValue><ssdm name="blur_8_load_6"/></StgValue>
</operation>

<operation id="432" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:237 %tmp_20 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %blur_6_load_6, i2 1, i8 %blur_7_load_6, i2 2, i8 %blur_8_load_6, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="433" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:238 %v_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tmp_18, i2 0, i8 %tmp_19, i2 1, i8 %tmp_20, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="v_6"/></StgValue>
</operation>

<operation id="434" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:239 %blur_load_7 = load i16 %blur_addr_7

]]></Node>
<StgValue><ssdm name="blur_load_7"/></StgValue>
</operation>

<operation id="435" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:240 %blur_1_load_7 = load i16 %blur_1_addr_7

]]></Node>
<StgValue><ssdm name="blur_1_load_7"/></StgValue>
</operation>

<operation id="436" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:241 %blur_2_load_7 = load i16 %blur_2_addr_7

]]></Node>
<StgValue><ssdm name="blur_2_load_7"/></StgValue>
</operation>

<operation id="437" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:242 %tmp_21 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_load_7, i2 0, i8 %blur_1_load_7, i2 1, i8 %blur_2_load_7, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="438" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="-2"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:243 %blur_3_load_7 = load i16 %blur_3_addr_7

]]></Node>
<StgValue><ssdm name="blur_3_load_7"/></StgValue>
</operation>

<operation id="439" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:244 %blur_4_load_7 = load i16 %blur_4_addr_7

]]></Node>
<StgValue><ssdm name="blur_4_load_7"/></StgValue>
</operation>

<operation id="440" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42" val="1"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:245 %blur_5_load_7 = load i16 %blur_5_addr_7

]]></Node>
<StgValue><ssdm name="blur_5_load_7"/></StgValue>
</operation>

<operation id="441" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:246 %tmp_22 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_3_load_7, i2 0, i8 %blur_4_load_7, i2 1, i8 %blur_5_load_7, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="442" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:247 %blur_6_load_7 = load i16 %blur_6_addr_7

]]></Node>
<StgValue><ssdm name="blur_6_load_7"/></StgValue>
</operation>

<operation id="443" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:248 %blur_7_load_7 = load i16 %blur_7_addr_7

]]></Node>
<StgValue><ssdm name="blur_7_load_7"/></StgValue>
</operation>

<operation id="444" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
<literal name="trunc_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="16">
<![CDATA[
for.inc95.loopexit:249 %blur_8_load_7 = load i16 %blur_8_addr_7

]]></Node>
<StgValue><ssdm name="blur_8_load_7"/></StgValue>
</operation>

<operation id="445" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:250 %tmp_23 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_6_load_7, i2 0, i8 %blur_7_load_7, i2 1, i8 %blur_8_load_7, i8 0, i2 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="446" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc95.loopexit:251 %v_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tmp_21, i2 0, i8 %tmp_22, i2 1, i8 %tmp_23, i8 0, i2 %trunc_ln41

]]></Node>
<StgValue><ssdm name="v_7"/></StgValue>
</operation>

<operation id="447" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="8">
<![CDATA[
for.inc95.loopexit:252 %zext_ln46_13 = zext i8 %v_7

]]></Node>
<StgValue><ssdm name="zext_ln46_13"/></StgValue>
</operation>

<operation id="448" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc95.loopexit:253 %sub_ln47 = sub i9 %zext_ln46_13, i9 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="sub_ln47"/></StgValue>
</operation>

<operation id="449" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc95.loopexit:255 %tmp65 = sub i9 %zext_ln46_8, i9 %zext_ln46_7

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="450" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
for.inc95.loopexit:256 %tmp_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp65, i1 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="451" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="10">
<![CDATA[
for.inc95.loopexit:257 %sext_ln47 = sext i10 %tmp_32

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="452" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc95.loopexit:258 %add_ln47 = add i11 %sext_ln47, i11 %zext_ln46_12

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="453" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc95.loopexit:262 %shl_ln48_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %v_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln48_1"/></StgValue>
</operation>

<operation id="454" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="9">
<![CDATA[
for.inc95.loopexit:263 %zext_ln48 = zext i9 %shl_ln48_1

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="455" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc95.loopexit:264 %sub_ln48 = sub i10 0, i10 %zext_ln48

]]></Node>
<StgValue><ssdm name="sub_ln48"/></StgValue>
</operation>

<operation id="456" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="10">
<![CDATA[
for.inc95.loopexit:265 %sext_ln48 = sext i10 %sub_ln48

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="457" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc95.loopexit:266 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %v_6, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="458" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="9">
<![CDATA[
for.inc95.loopexit:267 %zext_ln48_1 = zext i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="459" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc95.loopexit:268 %sub_ln48_1 = sub i11 %sext_ln48, i11 %zext_ln46_12

]]></Node>
<StgValue><ssdm name="sub_ln48_1"/></StgValue>
</operation>

<operation id="460" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc95.loopexit:269 %add_ln48 = add i10 %zext_ln46_11, i10 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="487" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0">
<![CDATA[
for.body109.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="461" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc95.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @sobel_loop_VITIS_LOOP_42_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="462" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="19">
<![CDATA[
for.inc95.loopexit:23 %zext_ln51 = zext i19 %add_ln51_1

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="463" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc95.loopexit:24 %grad_mag_addr = getelementptr i32 %grad_mag, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="grad_mag_addr"/></StgValue>
</operation>

<operation id="464" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc95.loopexit:25 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="465" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="8">
<![CDATA[
for.inc95.loopexit:224 %zext_ln46_17 = zext i8 %v_5

]]></Node>
<StgValue><ssdm name="zext_ln46_17"/></StgValue>
</operation>

<operation id="466" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="9">
<![CDATA[
for.inc95.loopexit:254 %sub_ln47_cast7 = sext i9 %sub_ln47

]]></Node>
<StgValue><ssdm name="sub_ln47_cast7"/></StgValue>
</operation>

<operation id="467" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc95.loopexit:259 %sub_ln47_1 = sub i11 %add_ln47, i11 %zext_ln46_17

]]></Node>
<StgValue><ssdm name="sub_ln47_1"/></StgValue>
</operation>

<operation id="468" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc95.loopexit:260 %gx = add i11 %sub_ln47_1, i11 %sub_ln47_cast7

]]></Node>
<StgValue><ssdm name="gx"/></StgValue>
</operation>

<operation id="469" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="11">
<![CDATA[
for.inc95.loopexit:261 %sext_ln48_1 = sext i11 %gx

]]></Node>
<StgValue><ssdm name="sext_ln48_1"/></StgValue>
</operation>

<operation id="470" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="10">
<![CDATA[
for.inc95.loopexit:270 %zext_ln48_2 = zext i10 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48_2"/></StgValue>
</operation>

<operation id="471" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc95.loopexit:271 %add_ln48_1 = add i11 %sub_ln48_1, i11 %sub_ln47_cast7

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="472" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc95.loopexit:272 %gy = add i11 %add_ln48_1, i11 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="gy"/></StgValue>
</operation>

<operation id="473" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="11">
<![CDATA[
for.inc95.loopexit:273 %sext_ln43 = sext i11 %gy

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="474" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc95.loopexit:274 %sub_ln161 = sub i11 0, i11 %gx

]]></Node>
<StgValue><ssdm name="sub_ln161"/></StgValue>
</operation>

<operation id="475" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="11">
<![CDATA[
for.inc95.loopexit:275 %sext_ln162_1 = sext i11 %sub_ln161

]]></Node>
<StgValue><ssdm name="sext_ln162_1"/></StgValue>
</operation>

<operation id="476" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc95.loopexit:276 %xs = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %sext_ln162_1, i32 31, i1 0

]]></Node>
<StgValue><ssdm name="xs"/></StgValue>
</operation>

<operation id="477" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc95.loopexit:277 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln48_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="478" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc95.loopexit:278 %select_ln163 = select i1 %tmp, i32 %xs, i32 %sext_ln48_1

]]></Node>
<StgValue><ssdm name="select_ln163"/></StgValue>
</operation>

<operation id="479" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc95.loopexit:279 %sub_ln161_1 = sub i11 0, i11 %gy

]]></Node>
<StgValue><ssdm name="sub_ln161_1"/></StgValue>
</operation>

<operation id="480" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="11">
<![CDATA[
for.inc95.loopexit:280 %sext_ln162 = sext i11 %sub_ln161_1

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="481" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc95.loopexit:281 %xs_1 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %sext_ln162, i32 31, i1 0

]]></Node>
<StgValue><ssdm name="xs_1"/></StgValue>
</operation>

<operation id="482" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc95.loopexit:282 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %gy, i32 10

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="483" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc95.loopexit:283 %select_ln163_1 = select i1 %tmp_34, i32 %xs_1, i32 %sext_ln43

]]></Node>
<StgValue><ssdm name="select_ln163_1"/></StgValue>
</operation>

<operation id="484" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc95.loopexit:284 %add_ln51 = add i32 %select_ln163, i32 %select_ln163_1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="485" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
for.inc95.loopexit:285 %store_ln51 = store i32 %add_ln51, i19 %grad_mag_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="486" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
for.inc95.loopexit:289 %br_ln42 = br void %VITIS_LOOP_44_5

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
