{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633636610760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633636610774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 15:56:50 2021 " "Processing started: Thu Oct 07 15:56:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633636610774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633636610774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_part3 -c lab2_part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_part3 -c lab2_part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633636610774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633636612453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633636612453 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux part3.v " "Entity \"Mux\" obtained from \"part3.v\" instead of from Quartus Prime megafunction library" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 91 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1633636628121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 4 4 " "Found 4 design units, including 4 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633636628122 ""} { "Info" "ISGN_ENTITY_NAME" "2 part2_a " "Found entity 2: part2_a" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633636628122 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633636628122 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux " "Found entity 4: Mux" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633636628122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633636628122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633636628184 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part3.v(10) " "Verilog HDL Case Statement warning at part3.v(10): incomplete case statement has no default case item" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1633636628185 "|part3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUout part3.v(10) " "Verilog HDL Always Construct warning at part3.v(10): inferring latch(es) for variable \"ALUout\", which holds its previous value in one or more paths through the always construct" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1633636628186 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUout\[0\] part3.v(10) " "Inferred latch for \"ALUout\[0\]\" at part3.v(10)" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633636628194 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUout\[1\] part3.v(10) " "Inferred latch for \"ALUout\[1\]\" at part3.v(10)" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633636628194 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUout\[2\] part3.v(10) " "Inferred latch for \"ALUout\[2\]\" at part3.v(10)" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633636628194 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUout\[3\] part3.v(10) " "Inferred latch for \"ALUout\[3\]\" at part3.v(10)" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633636628194 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUout\[4\] part3.v(10) " "Inferred latch for \"ALUout\[4\]\" at part3.v(10)" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633636628195 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUout\[5\] part3.v(10) " "Inferred latch for \"ALUout\[5\]\" at part3.v(10)" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633636628195 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUout\[6\] part3.v(10) " "Inferred latch for \"ALUout\[6\]\" at part3.v(10)" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633636628195 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUout\[7\] part3.v(10) " "Inferred latch for \"ALUout\[7\]\" at part3.v(10)" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633636628195 "|part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part2_a part2_a:u0 " "Elaborating entity \"part2_a\" for hierarchy \"part2_a:u0\"" {  } { { "part3.v" "u0" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633636628216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder part2_a:u0\|FullAdder:u0 " "Elaborating entity \"FullAdder\" for hierarchy \"part2_a:u0\|FullAdder:u0\"" {  } { { "part3.v" "u0" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633636628232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux part2_a:u0\|FullAdder:u0\|Mux:u0 " "Elaborating entity \"Mux\" for hierarchy \"part2_a:u0\|FullAdder:u0\|Mux:u0\"" {  } { { "part3.v" "u0" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633636628246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUout\[0\]\$latch " "Latch ALUout\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Function\[2\] " "Ports D and ENA on the latch are fed by the same signal Function\[2\]" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633636629042 ""}  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633636629042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUout\[1\]\$latch " "Latch ALUout\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Function\[2\] " "Ports D and ENA on the latch are fed by the same signal Function\[2\]" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633636629042 ""}  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633636629042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUout\[2\]\$latch " "Latch ALUout\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Function\[2\] " "Ports D and ENA on the latch are fed by the same signal Function\[2\]" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633636629042 ""}  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633636629042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUout\[3\]\$latch " "Latch ALUout\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Function\[2\] " "Ports D and ENA on the latch are fed by the same signal Function\[2\]" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633636629042 ""}  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633636629042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUout\[4\]\$latch " "Latch ALUout\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Function\[2\] " "Ports D and ENA on the latch are fed by the same signal Function\[2\]" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633636629042 ""}  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633636629042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUout\[5\]\$latch " "Latch ALUout\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Function\[2\] " "Ports D and ENA on the latch are fed by the same signal Function\[2\]" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633636629042 ""}  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633636629042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUout\[6\]\$latch " "Latch ALUout\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Function\[2\] " "Ports D and ENA on the latch are fed by the same signal Function\[2\]" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633636629042 ""}  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633636629042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUout\[7\]\$latch " "Latch ALUout\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Function\[2\] " "Ports D and ENA on the latch are fed by the same signal Function\[2\]" {  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633636629043 ""}  } { { "part3.v" "" { Text "C:/Users/crobe/Desktop/School/ECE253/lab3/part_3/part3.v" 10 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633636629043 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633636629182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633636629829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633636629829 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633636629932 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633636629932 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633636629932 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633636629932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633636629971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 15:57:09 2021 " "Processing ended: Thu Oct 07 15:57:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633636629971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633636629971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633636629971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633636629971 ""}
