ip:
  header: |
    #include "../../../common.h"
  desc: TRNG Register Map
  ver: 1
  registers:
    CTL:
      desc: TRNG Control Register and Status
      offset: 0x0
      reset_val: 0x0
      fields:
        TRNGEN:
          desc: "Random Number Generator Enable Bit\nThis bit can be set to 1 only after ACT (TRNG_ACT[7]) bit is set to 1 and READY (TRNG_CTL[7]) bit became 1.\nNote: TRNGEN is an enable bit of digital part. When TRNG is not required to generate random number, TRNGEN bit and ACT (TRNG_ACT[7]) bit should be set to 0 to reduce power consumption."
          bits: 0
          enum:
            '0':
              desc: TRNG Disabled
              val: 0
            '1':
              desc: TRNG Enabled
              val: 1
        DVIF:
          desc: "Data Valid (Read Only)\nNote: This bit is cleared to '0' by reading TRNG_DATA."
          bits: 1
          enum:
            '0':
              desc: Data is not valid. Reading from RNGD returns 0x00000000
              val: 0
            '1':
              desc: Data is valid. A valid random number can be read form DATA(TRNG_DATA[7:0])
              val: 1
        CLKPSC:
          desc: "Clock Prescaler\nThe CLKPSC is the peripheral clock frequency range for the selected value , the CLKPSC setting must be higher than or equal to the actual peripheral clock frequency (for correct random bit generation). To change the CLKPSC setting, set TRNGEN bit to 0, change CLKPSC, and set TRNGEN bit to 1 to re-enable the TRNG."
          bits: 5-2
          enum:
            '0':
              desc: 80 ~ 100 MHz
              val: 0
            '1':
              desc: 60 ~ 80 MHz
              val: 1
            '2':
              desc: 50 ~60 MHz
              val: 2
            '3':
              desc: 40 ~50 MHz
              val: 3
            '4':
              desc: 30 ~40 MHz
              val: 4
            '5':
              desc: 25 ~30 MHz
              val: 5
            '6':
              desc: 20 ~25 MHz
              val: 6
            '7':
              desc: 15 ~20 MHz
              val: 7
            '8':
              desc: 12 ~15 MHz
              val: 8
            '9':
              desc: 9 ~12 MHz
              val: 9
            '10':
              desc: 7 ~9 MHz
              val: 10
            '11':
              desc: 6 ~7 MHz
              val: 11
            '12':
              desc: 5 ~6 MHz
              val: 12
            '13':
              desc: 4 ~5 MHz
              val: 13
            '15':
              desc: Reserved.
              val: 15
        DVIEN:
          desc: "Data Valid Interrupt Enable Bit"
          bits: 6
          enum:
            '0':
              desc: Interrupt Disabled
              val: 0
            '1':
              desc: Interrupt Enabled
              val: 1
        READY:
          desc: "Random Number Generator Ready (Read Only)\nAfter ACT (TRNG_ACT[7]) bit is set, the READY bit become to 1 after a delay of 90us~120us."
          bits: 7
          enum:
            '0':
              desc: RNG is not ready or activated
              val: 0
            '1':
              desc: RNG is ready to be enabled
              val: 1
        Reversed:
          desc: "Reversed"
          bits: 31-8
    DATA:
      desc: TRNG Data Register
      offset: 0x4
      reset_val: 0x0
      fields:
        DATA:
          desc: "Random Number Generator Data (Read Only)\nThe DATA store the random number is generated by TRNG and can be read only once."
          bits: 7-0
    ACT:
      desc: TRNG Activation Register
      offset: 0xc
      reset_val: 0x2
      fields:
        ACT:
          desc: "Random Number Generator Activation\nAfter enable the ACT bit, it will active the TRNG module and wait the READY (TRNG_CTL[7]) bit to become 1.\nNote: ACT is an enable bit of analog part. When TRNG is not required to generate random number, TRNGEN (TRNG_CTL[0]) bit and ACT bit should be set to 0 to reduce power consumption."
          bits: 7
          enum:
            '0':
              desc: TRNG inactive
              val: 0
            '1':
              desc: TRNG active
              val: 1
