<stg><name>copy_output</name>


<trans_list>

<trans id="170" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:5 %p_read19 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read

]]></Node>
<StgValue><ssdm name="p_read19"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:8 %icmp_ln21 = icmp_eq  i18 %p_read19, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read19, i32 17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:10 %sub_ln21 = sub i18 0, i18 %p_read19

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:11 %select_ln21 = select i1 %tmp, i18 %sub_ln21, i18 %p_read19

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:4 %p_read120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1

]]></Node>
<StgValue><ssdm name="p_read120"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:12 %tmp_1 = ctlz i18 @llvm.ctlz.i18, i18 %select_ln21, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="18">
<![CDATA[
entry_ifconv:13 %trunc_ln21 = trunc i18 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:15 %add_ln21 = add i5 %trunc_ln21, i5 7

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:35 %icmp_ln21_1 = icmp_eq  i18 %p_read120, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:36 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read120, i32 17

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:37 %sub_ln21_2 = sub i18 0, i18 %p_read120

]]></Node>
<StgValue><ssdm name="sub_ln21_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:38 %select_ln21_2 = select i1 %tmp_6, i18 %sub_ln21_2, i18 %p_read120

]]></Node>
<StgValue><ssdm name="select_ln21_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:3 %p_read221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2

]]></Node>
<StgValue><ssdm name="p_read221"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:6 %n_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="43" op_0_bw="18">
<![CDATA[
entry_ifconv:14 %zext_ln21 = zext i18 %select_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="43" op_0_bw="5">
<![CDATA[
entry_ifconv:16 %zext_ln21_1 = zext i5 %add_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry_ifconv:17 %shl_ln21 = shl i43 %zext_ln21, i43 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="shl_ln21"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="28" op_0_bw="31">
<![CDATA[
entry_ifconv:29 %trunc_ln21_1 = trunc i31 %n_read

]]></Node>
<StgValue><ssdm name="trunc_ln21_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry_ifconv:30 %p_shl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln21_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="31">
<![CDATA[
entry_ifconv:31 %trunc_ln21_2 = trunc i31 %n_read

]]></Node>
<StgValue><ssdm name="trunc_ln21_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry_ifconv:32 %p_shl1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln21_2, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:33 %add_ln21_11 = add i32 %p_shl, i32 %p_shl1

]]></Node>
<StgValue><ssdm name="add_ln21_11"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:39 %tmp_8 = ctlz i18 @llvm.ctlz.i18, i18 %select_ln21_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="18">
<![CDATA[
entry_ifconv:40 %trunc_ln21_3 = trunc i18 %tmp_8

]]></Node>
<StgValue><ssdm name="trunc_ln21_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:42 %add_ln21_3 = add i5 %trunc_ln21_3, i5 7

]]></Node>
<StgValue><ssdm name="add_ln21_3"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:56 %icmp_ln21_2 = icmp_eq  i18 %p_read221, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:57 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read221, i32 17

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:58 %sub_ln21_4 = sub i18 0, i18 %p_read221

]]></Node>
<StgValue><ssdm name="sub_ln21_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:59 %select_ln21_4 = select i1 %tmp_9, i18 %sub_ln21_4, i18 %p_read221

]]></Node>
<StgValue><ssdm name="select_ln21_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:0 %score_out_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %score_out

]]></Node>
<StgValue><ssdm name="score_out_read"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:2 %p_read322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3

]]></Node>
<StgValue><ssdm name="p_read322"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry_ifconv:17 %shl_ln21 = shl i43 %zext_ln21, i43 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="shl_ln21"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="42" op_0_bw="42" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:18 %lshr_ln = partselect i42 @_ssdm_op_PartSelect.i42.i43.i32.i32, i43 %shl_ln21, i32 1, i32 42

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:22 %sub_ln21_1 = sub i5 8, i5 %trunc_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:34 %add_ln21_2 = add i32 %add_ln21_11, i32 %score_out_read

]]></Node>
<StgValue><ssdm name="add_ln21_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="43" op_0_bw="18">
<![CDATA[
entry_ifconv:41 %zext_ln21_3 = zext i18 %select_ln21_2

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="43" op_0_bw="5">
<![CDATA[
entry_ifconv:43 %zext_ln21_4 = zext i5 %add_ln21_3

]]></Node>
<StgValue><ssdm name="zext_ln21_4"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry_ifconv:44 %shl_ln21_1 = shl i43 %zext_ln21_3, i43 %zext_ln21_4

]]></Node>
<StgValue><ssdm name="shl_ln21_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:60 %tmp_5 = ctlz i18 @llvm.ctlz.i18, i18 %select_ln21_4, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="18">
<![CDATA[
entry_ifconv:61 %trunc_ln21_4 = trunc i18 %tmp_5

]]></Node>
<StgValue><ssdm name="trunc_ln21_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:63 %add_ln21_5 = add i5 %trunc_ln21_4, i5 7

]]></Node>
<StgValue><ssdm name="add_ln21_5"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:77 %icmp_ln21_3 = icmp_eq  i18 %p_read322, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_3"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:78 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read322, i32 17

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:79 %sub_ln21_6 = sub i18 0, i18 %p_read322

]]></Node>
<StgValue><ssdm name="sub_ln21_6"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:80 %select_ln21_6 = select i1 %tmp_13, i18 %sub_ln21_6, i18 %p_read322

]]></Node>
<StgValue><ssdm name="select_ln21_6"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:119 %trunc_ln21_5 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln21_2, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln21_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:1 %p_read423 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4

]]></Node>
<StgValue><ssdm name="p_read423"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="42">
<![CDATA[
entry_ifconv:19 %zext_ln21_2 = zext i42 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
entry_ifconv:20 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %shl_ln21, i32 25

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:21 %select_ln21_1 = select i1 %tmp_4, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln21_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="5">
<![CDATA[
entry_ifconv:23 %sext_ln21_1 = sext i5 %sub_ln21_1

]]></Node>
<StgValue><ssdm name="sext_ln21_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:24 %add_ln21_1 = add i8 %sext_ln21_1, i8 %select_ln21_1

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry_ifconv:25 %tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp, i8 %add_ln21_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:26 %pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_2, i9 %tmp_2, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:27 %LD = trunc i64 %pi_assign

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:28 %empty = select i1 %icmp_ln21, i32 0, i32 %LD

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry_ifconv:44 %shl_ln21_1 = shl i43 %zext_ln21_3, i43 %zext_ln21_4

]]></Node>
<StgValue><ssdm name="shl_ln21_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="42" op_0_bw="42" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:45 %lshr_ln21_1 = partselect i42 @_ssdm_op_PartSelect.i42.i43.i32.i32, i43 %shl_ln21_1, i32 1, i32 42

]]></Node>
<StgValue><ssdm name="lshr_ln21_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:49 %sub_ln21_3 = sub i5 8, i5 %trunc_ln21_3

]]></Node>
<StgValue><ssdm name="sub_ln21_3"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="43" op_0_bw="18">
<![CDATA[
entry_ifconv:62 %zext_ln21_6 = zext i18 %select_ln21_4

]]></Node>
<StgValue><ssdm name="zext_ln21_6"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="43" op_0_bw="5">
<![CDATA[
entry_ifconv:64 %zext_ln21_7 = zext i5 %add_ln21_5

]]></Node>
<StgValue><ssdm name="zext_ln21_7"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry_ifconv:65 %shl_ln21_2 = shl i43 %zext_ln21_6, i43 %zext_ln21_7

]]></Node>
<StgValue><ssdm name="shl_ln21_2"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:81 %tmp_10 = ctlz i18 @llvm.ctlz.i18, i18 %select_ln21_6, i1 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="18">
<![CDATA[
entry_ifconv:82 %trunc_ln21_6 = trunc i18 %tmp_10

]]></Node>
<StgValue><ssdm name="trunc_ln21_6"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:84 %add_ln21_7 = add i5 %trunc_ln21_6, i5 7

]]></Node>
<StgValue><ssdm name="add_ln21_7"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:98 %icmp_ln21_4 = icmp_eq  i18 %p_read423, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_4"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry_ifconv:99 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read423, i32 17

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:100 %sub_ln21_8 = sub i18 0, i18 %p_read423

]]></Node>
<StgValue><ssdm name="sub_ln21_8"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
entry_ifconv:101 %select_ln21_8 = select i1 %tmp_17, i18 %sub_ln21_8, i18 %p_read423

]]></Node>
<StgValue><ssdm name="select_ln21_8"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="30">
<![CDATA[
entry_ifconv:120 %sext_ln21 = sext i30 %trunc_ln21_5

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:121 %gmem0_addr = getelementptr i32 %gmem0, i32 %sext_ln21

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:122 %empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="42">
<![CDATA[
entry_ifconv:46 %zext_ln21_5 = zext i42 %lshr_ln21_1

]]></Node>
<StgValue><ssdm name="zext_ln21_5"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
entry_ifconv:47 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %shl_ln21_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:48 %select_ln21_3 = select i1 %tmp_7, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln21_3"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="5">
<![CDATA[
entry_ifconv:50 %sext_ln21_2 = sext i5 %sub_ln21_3

]]></Node>
<StgValue><ssdm name="sext_ln21_2"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:51 %add_ln21_4 = add i8 %sext_ln21_2, i8 %select_ln21_3

]]></Node>
<StgValue><ssdm name="add_ln21_4"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry_ifconv:52 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_6, i8 %add_ln21_4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:53 %pi_assign_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_5, i9 %tmp_3, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:54 %LD_1 = trunc i64 %pi_assign_1

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:55 %empty_30 = select i1 %icmp_ln21_1, i32 0, i32 %LD_1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry_ifconv:65 %shl_ln21_2 = shl i43 %zext_ln21_6, i43 %zext_ln21_7

]]></Node>
<StgValue><ssdm name="shl_ln21_2"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="42" op_0_bw="42" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:66 %lshr_ln21_2 = partselect i42 @_ssdm_op_PartSelect.i42.i43.i32.i32, i43 %shl_ln21_2, i32 1, i32 42

]]></Node>
<StgValue><ssdm name="lshr_ln21_2"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:70 %sub_ln21_5 = sub i5 8, i5 %trunc_ln21_4

]]></Node>
<StgValue><ssdm name="sub_ln21_5"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="43" op_0_bw="18">
<![CDATA[
entry_ifconv:83 %zext_ln21_9 = zext i18 %select_ln21_6

]]></Node>
<StgValue><ssdm name="zext_ln21_9"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="43" op_0_bw="5">
<![CDATA[
entry_ifconv:85 %zext_ln21_10 = zext i5 %add_ln21_7

]]></Node>
<StgValue><ssdm name="zext_ln21_10"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry_ifconv:86 %shl_ln21_3 = shl i43 %zext_ln21_9, i43 %zext_ln21_10

]]></Node>
<StgValue><ssdm name="shl_ln21_3"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>ctlz</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="1">
<![CDATA[
entry_ifconv:102 %tmp_14 = ctlz i18 @llvm.ctlz.i18, i18 %select_ln21_8, i1 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="18">
<![CDATA[
entry_ifconv:103 %trunc_ln21_7 = trunc i18 %tmp_14

]]></Node>
<StgValue><ssdm name="trunc_ln21_7"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:105 %add_ln21_9 = add i5 %trunc_ln21_7, i5 7

]]></Node>
<StgValue><ssdm name="add_ln21_9"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry_ifconv:123 %write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty, i4 15

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="42">
<![CDATA[
entry_ifconv:67 %zext_ln21_8 = zext i42 %lshr_ln21_2

]]></Node>
<StgValue><ssdm name="zext_ln21_8"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
entry_ifconv:68 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %shl_ln21_2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:69 %select_ln21_5 = select i1 %tmp_11, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln21_5"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="5">
<![CDATA[
entry_ifconv:71 %sext_ln21_3 = sext i5 %sub_ln21_5

]]></Node>
<StgValue><ssdm name="sext_ln21_3"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:72 %add_ln21_6 = add i8 %sext_ln21_3, i8 %select_ln21_5

]]></Node>
<StgValue><ssdm name="add_ln21_6"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry_ifconv:73 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_9, i8 %add_ln21_6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:74 %pi_assign_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_8, i9 %tmp_s, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_2"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:75 %LD_2 = trunc i64 %pi_assign_2

]]></Node>
<StgValue><ssdm name="LD_2"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:76 %empty_31 = select i1 %icmp_ln21_2, i32 0, i32 %LD_2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry_ifconv:86 %shl_ln21_3 = shl i43 %zext_ln21_9, i43 %zext_ln21_10

]]></Node>
<StgValue><ssdm name="shl_ln21_3"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="42" op_0_bw="42" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:87 %lshr_ln21_3 = partselect i42 @_ssdm_op_PartSelect.i42.i43.i32.i32, i43 %shl_ln21_3, i32 1, i32 42

]]></Node>
<StgValue><ssdm name="lshr_ln21_3"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:91 %sub_ln21_7 = sub i5 8, i5 %trunc_ln21_6

]]></Node>
<StgValue><ssdm name="sub_ln21_7"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="43" op_0_bw="18">
<![CDATA[
entry_ifconv:104 %zext_ln21_12 = zext i18 %select_ln21_8

]]></Node>
<StgValue><ssdm name="zext_ln21_12"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="43" op_0_bw="5">
<![CDATA[
entry_ifconv:106 %zext_ln21_13 = zext i5 %add_ln21_9

]]></Node>
<StgValue><ssdm name="zext_ln21_13"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="2" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry_ifconv:107 %shl_ln21_4 = shl i43 %zext_ln21_12, i43 %zext_ln21_13

]]></Node>
<StgValue><ssdm name="shl_ln21_4"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry_ifconv:124 %write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_30, i4 15

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="42">
<![CDATA[
entry_ifconv:88 %zext_ln21_11 = zext i42 %lshr_ln21_3

]]></Node>
<StgValue><ssdm name="zext_ln21_11"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
entry_ifconv:89 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %shl_ln21_3, i32 25

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:90 %select_ln21_7 = select i1 %tmp_15, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln21_7"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="5">
<![CDATA[
entry_ifconv:92 %sext_ln21_4 = sext i5 %sub_ln21_7

]]></Node>
<StgValue><ssdm name="sext_ln21_4"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:93 %add_ln21_8 = add i8 %sext_ln21_4, i8 %select_ln21_7

]]></Node>
<StgValue><ssdm name="add_ln21_8"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry_ifconv:94 %tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_13, i8 %add_ln21_8

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:95 %pi_assign_3 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_11, i9 %tmp_12, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_3"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:96 %LD_3 = trunc i64 %pi_assign_3

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:97 %empty_32 = select i1 %icmp_ln21_3, i32 0, i32 %LD_3

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="2">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry_ifconv:107 %shl_ln21_4 = shl i43 %zext_ln21_12, i43 %zext_ln21_13

]]></Node>
<StgValue><ssdm name="shl_ln21_4"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="42" op_0_bw="42" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:108 %lshr_ln21_4 = partselect i42 @_ssdm_op_PartSelect.i42.i43.i32.i32, i43 %shl_ln21_4, i32 1, i32 42

]]></Node>
<StgValue><ssdm name="lshr_ln21_4"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:112 %sub_ln21_9 = sub i5 8, i5 %trunc_ln21_7

]]></Node>
<StgValue><ssdm name="sub_ln21_9"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry_ifconv:125 %write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_31, i4 15

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="42">
<![CDATA[
entry_ifconv:109 %zext_ln21_14 = zext i42 %lshr_ln21_4

]]></Node>
<StgValue><ssdm name="zext_ln21_14"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
entry_ifconv:110 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %shl_ln21_4, i32 25

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:111 %select_ln21_9 = select i1 %tmp_19, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln21_9"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="5">
<![CDATA[
entry_ifconv:113 %sext_ln21_5 = sext i5 %sub_ln21_9

]]></Node>
<StgValue><ssdm name="sext_ln21_5"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:114 %add_ln21_10 = add i8 %sext_ln21_5, i8 %select_ln21_9

]]></Node>
<StgValue><ssdm name="add_ln21_10"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
entry_ifconv:115 %tmp_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_17, i8 %add_ln21_10

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:116 %pi_assign_4 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln21_14, i9 %tmp_16, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign_4"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
entry_ifconv:117 %LD_4 = trunc i64 %pi_assign_4

]]></Node>
<StgValue><ssdm name="LD_4"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:118 %empty_33 = select i1 %icmp_ln21_4, i32 0, i32 %LD_4

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry_ifconv:126 %write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_32, i4 15

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="147" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
entry_ifconv:127 %write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %empty_33, i4 15

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="148" st_id="11" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:128 %empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="149" st_id="12" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:128 %empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="150" st_id="13" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:128 %empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="151" st_id="14" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:128 %empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry_ifconv:128 %empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0">
<![CDATA[
entry_ifconv:129 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
