<annotationInfo>
<annotationInfo>
<item  id="13" filename="minst/source/test.cpp" linenumber="43" name="exitcond16" contextFuncName="Init" moduleName="Init" rtlName="exitcond16_fu_428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="15" filename="minst/source/test.cpp" linenumber="43" name="i_3" contextFuncName="Init" moduleName="Init" rtlName="i_3_fu_434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="18" filename="minst/source/test.cpp" linenumber="43" name="tmp" contextFuncName="Init" moduleName="Init" rtlName="tmp_fu_440_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="19" filename="minst/source/test.cpp" linenumber="43" name="p_shl_cast" contextFuncName="Init" moduleName="Init" rtlName="p_shl_cast_fu_448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="20" filename="minst/source/test.cpp" linenumber="43" name="tmp_s" contextFuncName="Init" moduleName="Init" rtlName="tmp_s_fu_452_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="21" filename="minst/source/test.cpp" linenumber="45" name="p_shl1_cast" contextFuncName="Init" moduleName="Init" rtlName="p_shl1_cast_fu_460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="22" filename="minst/source/test.cpp" linenumber="45" name="tmp_30" contextFuncName="Init" moduleName="Init" rtlName="tmp_30_fu_464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="26" filename="minst/source/test.cpp" linenumber="44" name="exitcond15" contextFuncName="Init" moduleName="Init" rtlName="exitcond15_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="28" filename="minst/source/test.cpp" linenumber="44" name="j_3" contextFuncName="Init" moduleName="Init" rtlName="j_3_fu_476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="31" filename="minst/source/test.cpp" linenumber="45" name="tmp_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_cast_fu_482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="32" filename="minst/source/test.cpp" linenumber="45" name="tmp_35" contextFuncName="Init" moduleName="Init" rtlName="tmp_35_fu_486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="33" filename="minst/source/test.cpp" linenumber="45" name="tmp_42_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_42_cast_fu_491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="45" filename="minst/source/test.cpp" linenumber="47" name="exitcond14" contextFuncName="Init" moduleName="Init" rtlName="exitcond14_fu_496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="47" filename="minst/source/test.cpp" linenumber="47" name="channels_3" contextFuncName="Init" moduleName="Init" rtlName="channels_3_fu_502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="50" filename="minst/source/test.cpp" linenumber="47" name="tmp_32" contextFuncName="Init" moduleName="Init" rtlName="tmp_32_fu_508_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="51" filename="minst/source/test.cpp" linenumber="47" name="p_shl2_cast" contextFuncName="Init" moduleName="Init" rtlName="p_shl2_cast_fu_516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="52" filename="minst/source/test.cpp" linenumber="47" name="tmp_33" contextFuncName="Init" moduleName="Init" rtlName="tmp_33_fu_520_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="53" filename="minst/source/test.cpp" linenumber="50" name="p_shl3_cast" contextFuncName="Init" moduleName="Init" rtlName="p_shl3_cast_fu_528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="54" filename="minst/source/test.cpp" linenumber="50" name="tmp_34" contextFuncName="Init" moduleName="Init" rtlName="tmp_34_fu_532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="55" filename="minst/source/test.cpp" linenumber="50" name="tmp_41_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_41_cast_fu_538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="59" filename="minst/source/test.cpp" linenumber="48" name="exitcond13" contextFuncName="Init" moduleName="Init" rtlName="exitcond13_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="61" filename="minst/source/test.cpp" linenumber="48" name="i_4" contextFuncName="Init" moduleName="Init" rtlName="i_4_fu_548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="64" filename="minst/source/test.cpp" linenumber="50" name="tmp_21_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_21_cast_fu_554_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="65" filename="minst/source/test.cpp" linenumber="50" name="tmp_39" contextFuncName="Init" moduleName="Init" rtlName="tmp_39_fu_558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="66" filename="minst/source/test.cpp" linenumber="50" name="tmp_11" contextFuncName="Init" moduleName="Init" rtlName="tmp_11_fu_563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="67" filename="minst/source/test.cpp" linenumber="50" name="p_shl4_cast" contextFuncName="Init" moduleName="Init" rtlName="p_shl4_cast_fu_567_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="68" filename="minst/source/test.cpp" linenumber="50" name="p_shl5_cast" contextFuncName="Init" moduleName="Init" rtlName="p_shl5_cast_fu_575_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="69" filename="minst/source/test.cpp" linenumber="50" name="tmp_40" contextFuncName="Init" moduleName="Init" rtlName="tmp_40_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="73" filename="minst/source/test.cpp" linenumber="49" name="exitcond12" contextFuncName="Init" moduleName="Init" rtlName="exitcond12_fu_589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="75" filename="minst/source/test.cpp" linenumber="49" name="j_4" contextFuncName="Init" moduleName="Init" rtlName="j_4_fu_595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="78" filename="minst/source/test.cpp" linenumber="50" name="tmp_23_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_23_cast_fu_601_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="79" filename="minst/source/test.cpp" linenumber="50" name="tmp_44" contextFuncName="Init" moduleName="Init" rtlName="tmp_44_fu_605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="80" filename="minst/source/test.cpp" linenumber="50" name="tmp_56_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_56_cast_fu_610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="92" filename="minst/source/test.cpp" linenumber="52" name="exitcond11" contextFuncName="Init" moduleName="Init" rtlName="exitcond11_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="94" filename="minst/source/test.cpp" linenumber="52" name="channels_4" contextFuncName="Init" moduleName="Init" rtlName="channels_4_fu_621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="97" filename="minst/source/test.cpp" linenumber="52" name="tmp_36" contextFuncName="Init" moduleName="Init" rtlName="tmp_36_fu_627_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="98" filename="minst/source/test.cpp" linenumber="52" name="p_shl6_cast" contextFuncName="Init" moduleName="Init" rtlName="p_shl6_cast_fu_635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="99" filename="minst/source/test.cpp" linenumber="52" name="tmp_37" contextFuncName="Init" moduleName="Init" rtlName="tmp_37_fu_639_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="100" filename="minst/source/test.cpp" linenumber="55" name="p_shl7_cast" contextFuncName="Init" moduleName="Init" rtlName="p_shl7_cast_fu_647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="101" filename="minst/source/test.cpp" linenumber="55" name="tmp_38" contextFuncName="Init" moduleName="Init" rtlName="tmp_38_fu_651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="102" filename="minst/source/test.cpp" linenumber="55" name="tmp_45_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_45_cast_fu_657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="106" filename="minst/source/test.cpp" linenumber="53" name="exitcond10" contextFuncName="Init" moduleName="Init" rtlName="exitcond10_fu_661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="108" filename="minst/source/test.cpp" linenumber="53" name="i_5" contextFuncName="Init" moduleName="Init" rtlName="i_5_fu_667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="111" filename="minst/source/test.cpp" linenumber="55" name="tmp_22_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_22_cast_fu_673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="112" filename="minst/source/test.cpp" linenumber="55" name="tmp_42" contextFuncName="Init" moduleName="Init" rtlName="tmp_42_fu_677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="113" filename="minst/source/test.cpp" linenumber="55" name="tmp_12" contextFuncName="Init" moduleName="Init" rtlName="tmp_12_fu_682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="114" filename="minst/source/test.cpp" linenumber="55" name="p_shl8_cast" contextFuncName="Init" moduleName="Init" rtlName="p_shl8_cast_fu_686_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="115" filename="minst/source/test.cpp" linenumber="55" name="p_shl9_cast" contextFuncName="Init" moduleName="Init" rtlName="p_shl9_cast_fu_694_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="116" filename="minst/source/test.cpp" linenumber="55" name="tmp_43" contextFuncName="Init" moduleName="Init" rtlName="tmp_43_fu_702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="120" filename="minst/source/test.cpp" linenumber="54" name="exitcond9" contextFuncName="Init" moduleName="Init" rtlName="exitcond9_fu_708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="122" filename="minst/source/test.cpp" linenumber="54" name="j_5" contextFuncName="Init" moduleName="Init" rtlName="j_5_fu_714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="125" filename="minst/source/test.cpp" linenumber="55" name="tmp_25_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_25_cast_fu_720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="126" filename="minst/source/test.cpp" linenumber="55" name="tmp_47" contextFuncName="Init" moduleName="Init" rtlName="tmp_47_fu_724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="127" filename="minst/source/test.cpp" linenumber="55" name="tmp_62_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_62_cast_fu_729_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="139" filename="minst/source/test.cpp" linenumber="57" name="exitcond8" contextFuncName="Init" moduleName="Init" rtlName="exitcond8_fu_734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="141" filename="minst/source/test.cpp" linenumber="57" name="channels_5" contextFuncName="Init" moduleName="Init" rtlName="channels_5_fu_740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="144" filename="minst/source/test.cpp" linenumber="57" name="tmp_41" contextFuncName="Init" moduleName="Init" rtlName="tmp_41_fu_746_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="145" filename="minst/source/test.cpp" linenumber="58" name="tmp_51_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_51_cast_fu_754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="149" filename="minst/source/test.cpp" linenumber="58" name="exitcond7" contextFuncName="Init" moduleName="Init" rtlName="exitcond7_fu_758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="151" filename="minst/source/test.cpp" linenumber="58" name="i_7" contextFuncName="Init" moduleName="Init" rtlName="i_7_fu_764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="154" filename="minst/source/test.cpp" linenumber="60" name="tmp_24_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_24_cast_fu_770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="155" filename="minst/source/test.cpp" linenumber="60" name="tmp_46" contextFuncName="Init" moduleName="Init" rtlName="tmp_46_fu_774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="156" filename="minst/source/test.cpp" linenumber="59" name="tmp_61_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_61_cast_fu_779_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="160" filename="minst/source/test.cpp" linenumber="59" name="exitcond6" contextFuncName="Init" moduleName="Init" rtlName="exitcond6_fu_787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="162" filename="minst/source/test.cpp" linenumber="59" name="j_6" contextFuncName="Init" moduleName="Init" rtlName="j_6_fu_793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="165" filename="minst/source/test.cpp" linenumber="60" name="tmp_28_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_28_cast_fu_799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="166" filename="minst/source/test.cpp" linenumber="60" name="tmp_49" contextFuncName="Init" moduleName="Init" rtlName="tmp_49_fu_803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="167" filename="minst/source/test.cpp" linenumber="60" name="tmp_66_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_66_cast_fu_808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="179" filename="minst/source/test.cpp" linenumber="62" name="exitcond5" contextFuncName="Init" moduleName="Init" rtlName="exitcond5_fu_813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="181" filename="minst/source/test.cpp" linenumber="62" name="channels_6" contextFuncName="Init" moduleName="Init" rtlName="channels_6_fu_819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="184" filename="minst/source/test.cpp" linenumber="62" name="tmp_45" contextFuncName="Init" moduleName="Init" rtlName="tmp_45_fu_825_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="185" filename="minst/source/test.cpp" linenumber="63" name="tmp_58_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_58_cast_fu_833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="189" filename="minst/source/test.cpp" linenumber="63" name="exitcond4" contextFuncName="Init" moduleName="Init" rtlName="exitcond4_fu_837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="191" filename="minst/source/test.cpp" linenumber="63" name="i_9" contextFuncName="Init" moduleName="Init" rtlName="i_9_fu_843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="194" filename="minst/source/test.cpp" linenumber="65" name="tmp_27_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_27_cast_fu_849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="195" filename="minst/source/test.cpp" linenumber="65" name="tmp_48" contextFuncName="Init" moduleName="Init" rtlName="tmp_48_fu_853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="196" filename="minst/source/test.cpp" linenumber="64" name="tmp_65_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_65_cast_fu_858_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="200" filename="minst/source/test.cpp" linenumber="64" name="exitcond3" contextFuncName="Init" moduleName="Init" rtlName="exitcond3_fu_866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="202" filename="minst/source/test.cpp" linenumber="64" name="j_7" contextFuncName="Init" moduleName="Init" rtlName="j_7_fu_872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="205" filename="minst/source/test.cpp" linenumber="65" name="tmp_30_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_30_cast_fu_878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="206" filename="minst/source/test.cpp" linenumber="65" name="tmp_50" contextFuncName="Init" moduleName="Init" rtlName="tmp_50_fu_882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="207" filename="minst/source/test.cpp" linenumber="65" name="tmp_67_cast" contextFuncName="Init" moduleName="Init" rtlName="tmp_67_cast_fu_887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="219" filename="minst/source/test.cpp" linenumber="67" name="exitcond2" contextFuncName="Init" moduleName="Init" rtlName="exitcond2_fu_892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="221" filename="minst/source/test.cpp" linenumber="67" name="i_6" contextFuncName="Init" moduleName="Init" rtlName="i_6_fu_898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="224" filename="minst/source/test.cpp" linenumber="68" name="tmp_26" contextFuncName="Init" moduleName="Init" rtlName="tmp_26_fu_904_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="232" filename="minst/source/test.cpp" linenumber="70" name="exitcond1" contextFuncName="Init" moduleName="Init" rtlName="exitcond1_fu_909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="234" filename="minst/source/test.cpp" linenumber="70" name="i_8" contextFuncName="Init" moduleName="Init" rtlName="i_8_fu_915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="237" filename="minst/source/test.cpp" linenumber="71" name="tmp_29" contextFuncName="Init" moduleName="Init" rtlName="tmp_29_fu_921_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="245" filename="minst/source/test.cpp" linenumber="73" name="exitcond" contextFuncName="Init" moduleName="Init" rtlName="exitcond_fu_926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="247" filename="minst/source/test.cpp" linenumber="73" name="i_11" contextFuncName="Init" moduleName="Init" rtlName="i_11_fu_932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="250" filename="minst/source/test.cpp" linenumber="74" name="tmp_31" contextFuncName="Init" moduleName="Init" rtlName="tmp_31_fu_938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="minst/source/test.cpp" linenumber="108" name="exitcond4" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="exitcond4_fu_600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="8" filename="minst/source/test.cpp" linenumber="108" name="channels_9" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="channels_9_fu_606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="13" filename="minst/source/test.cpp" linenumber="108" name="tmp" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_fu_612_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="14" filename="minst/source/test.cpp" linenumber="108" name="p_shl_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl_cast_fu_620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="15" filename="minst/source/test.cpp" linenumber="108" name="tmp_s" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_s_fu_624_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="16" filename="minst/source/test.cpp" linenumber="114" name="p_shl2_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl2_cast_fu_632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="17" filename="minst/source/test.cpp" linenumber="114" name="tmp_179" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_179_fu_636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="18" filename="minst/source/test.cpp" linenumber="114" name="tmp_211_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_211_cast_fu_642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="19" filename="minst/source/test.cpp" linenumber="115" name="tmp_40" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="25" filename="minst/source/test.cpp" linenumber="114" name="row_1_3" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="row_1_3_fu_658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="31" filename="minst/source/test.cpp" linenumber="110" name="exitcond" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="exitcond_fu_676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="32" filename="minst/source/test.cpp" linenumber="110" name="column_mid2" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="column_mid2_fu_682_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="33" filename="minst/source/test.cpp" linenumber="114" name="tmp_mid2" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_mid2_fu_690_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="34" filename="minst/source/test.cpp" linenumber="114" name="tmp_mid2_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_mid2_cast_fu_698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="35" filename="minst/source/test.cpp" linenumber="114" name="tmp_76" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_76_fu_702_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="36" filename="minst/source/test.cpp" linenumber="114" name="p_shl13_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl13_cast_fu_710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="37" filename="minst/source/test.cpp" linenumber="114" name="tmp_77" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_77_fu_714_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="38" filename="minst/source/test.cpp" linenumber="114" name="p_shl14_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl14_cast_fu_722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="39" filename="minst/source/test.cpp" linenumber="114" name="tmp_180" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_180_fu_726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="40" filename="minst/source/test.cpp" linenumber="114" name="tmp_181" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_181_fu_732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="41" filename="minst/source/test.cpp" linenumber="114" name="tmp_78" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_78_fu_737_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="42" filename="minst/source/test.cpp" linenumber="114" name="p_shl11_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl11_cast_fu_741_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="43" filename="minst/source/test.cpp" linenumber="114" name="p_shl12_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl12_cast_fu_749_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="44" filename="minst/source/test.cpp" linenumber="114" name="tmp_182" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_182_fu_757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="45" filename="minst/source/test.cpp" linenumber="114" name="row_4_mid1" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="row_4_mid1_fu_852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="46" filename="minst/source/test.cpp" linenumber="114" name="tmp_66_1_mid2" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_66_1_mid2_fu_858_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="47" filename="minst/source/test.cpp" linenumber="114" name="tmp_79" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_79_fu_864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="48" filename="minst/source/test.cpp" linenumber="114" name="p_shl9_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl9_cast_fu_872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="49" filename="minst/source/test.cpp" linenumber="114" name="tmp_80" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_80_fu_876_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="50" filename="minst/source/test.cpp" linenumber="114" name="p_shl10_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl10_cast_fu_884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="51" filename="minst/source/test.cpp" linenumber="114" name="tmp_183" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_183_fu_888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="52" filename="minst/source/test.cpp" linenumber="114" name="tmp_66_2_mid2_v_v_ca" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_66_2_mid2_v_v_ca_fu_994_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="53" filename="minst/source/test.cpp" linenumber="114" name="tmp_66_2_mid2_v" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_66_2_mid2_v_fu_1001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="54" filename="minst/source/test.cpp" linenumber="114" name="tmp_184" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_184_fu_1007_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="55" filename="minst/source/test.cpp" linenumber="114" name="p_shl7_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl7_cast_fu_1015_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="56" filename="minst/source/test.cpp" linenumber="114" name="tmp_185" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_185_fu_1019_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="57" filename="minst/source/test.cpp" linenumber="114" name="p_shl8_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl8_cast_fu_1027_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="58" filename="minst/source/test.cpp" linenumber="114" name="tmp_186" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_186_fu_1031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="59" filename="minst/source/test.cpp" linenumber="114" name="tmp_66_3_mid2_v_v_ca" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_66_3_mid2_v_v_ca_fu_1037_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="60" filename="minst/source/test.cpp" linenumber="114" name="tmp_66_3_mid2_v" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_66_3_mid2_v_fu_1044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="61" filename="minst/source/test.cpp" linenumber="114" name="tmp_187" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_187_fu_1153_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="62" filename="minst/source/test.cpp" linenumber="114" name="p_shl5_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl5_cast_fu_1160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="63" filename="minst/source/test.cpp" linenumber="114" name="tmp_188" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_188_fu_1164_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="64" filename="minst/source/test.cpp" linenumber="114" name="p_shl6_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl6_cast_fu_1171_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="65" filename="minst/source/test.cpp" linenumber="114" name="tmp_189" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_189_fu_1175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="66" filename="minst/source/test.cpp" linenumber="114" name="tmp_66_4_mid2_v_v_ca" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_66_4_mid2_v_v_ca_fu_1050_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="67" filename="minst/source/test.cpp" linenumber="114" name="tmp_66_4_mid2_v" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_66_4_mid2_v_fu_1057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="68" filename="minst/source/test.cpp" linenumber="114" name="tmp_190" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_190_fu_1227_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="69" filename="minst/source/test.cpp" linenumber="114" name="p_shl3_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl3_cast_fu_1234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="70" filename="minst/source/test.cpp" linenumber="114" name="tmp_191" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_191_fu_1238_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="71" filename="minst/source/test.cpp" linenumber="114" name="p_shl4_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="p_shl4_cast_fu_1245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="72" filename="minst/source/test.cpp" linenumber="114" name="tmp_192" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_192_fu_1249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="76" filename="minst/source/test.cpp" linenumber="114" name="tmp_41_cast1" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_41_cast1_fu_763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="77" filename="minst/source/test.cpp" linenumber="114" name="tmp_41_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_41_cast_fu_767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="78" filename="minst/source/test.cpp" linenumber="114" name="tmp_193" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_193_fu_771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="79" filename="minst/source/test.cpp" linenumber="114" name="tmp_231_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_231_cast_fu_777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="81" filename="minst/source/test.cpp" linenumber="114" name="tmp_194" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_194_fu_1255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="82" filename="minst/source/test.cpp" linenumber="114" name="tmp_232_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_232_cast_fu_1442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="84" filename="minst/source/test.cpp" linenumber="114" name="tmp_195" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_195_fu_1063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="85" filename="minst/source/test.cpp" linenumber="114" name="tmp_233_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_233_cast_fu_1068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="87" filename="minst/source/test.cpp" linenumber="114" name="tmp_196" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_196_fu_1181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="88" filename="minst/source/test.cpp" linenumber="114" name="tmp_234_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_234_cast_fu_1186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="90" filename="minst/source/test.cpp" linenumber="114" name="tmp_197" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_197_fu_1259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="91" filename="minst/source/test.cpp" linenumber="114" name="tmp_235_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_235_cast_fu_1340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="93" filename="minst/source/test.cpp" linenumber="114" name="tmp_198" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_198_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="94" filename="minst/source/test.cpp" linenumber="114" name="tmp_236_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_236_cast_fu_788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="96" filename="minst/source/test.cpp" linenumber="114" name="tmp_42" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U15" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="98" filename="minst/source/test.cpp" linenumber="114" name="tmp_43" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="100" filename="minst/source/test.cpp" linenumber="114" name="tmp_44" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U16" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="101" filename="minst/source/test.cpp" linenumber="114" name="column_1_3" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="column_1_3_fu_793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="102" filename="minst/source/test.cpp" linenumber="114" name="tmp_69_0_1_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_69_0_1_cast_fu_799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="103" filename="minst/source/test.cpp" linenumber="114" name="tmp_199" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_199_fu_803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="104" filename="minst/source/test.cpp" linenumber="114" name="tmp_237_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_237_cast_fu_809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="106" filename="minst/source/test.cpp" linenumber="114" name="tmp_200" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_200_fu_920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="107" filename="minst/source/test.cpp" linenumber="114" name="tmp_238_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_238_cast_fu_925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="109" filename="minst/source/test.cpp" linenumber="114" name="tmp_201" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_201_fu_1073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="110" filename="minst/source/test.cpp" linenumber="114" name="tmp_239_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_239_cast_fu_1078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="112" filename="minst/source/test.cpp" linenumber="114" name="tmp_202" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_202_fu_1191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="113" filename="minst/source/test.cpp" linenumber="114" name="tmp_240_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_240_cast_fu_1196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="115" filename="minst/source/test.cpp" linenumber="114" name="tmp_203" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_203_fu_1264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="116" filename="minst/source/test.cpp" linenumber="114" name="tmp_241_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_241_cast_fu_1344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="119" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_0_1" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="120" filename="minst/source/test.cpp" linenumber="114" name="tmp_46" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="121" filename="minst/source/test.cpp" linenumber="114" name="tmp_68_0_2" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_68_0_2_fu_930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="122" filename="minst/source/test.cpp" linenumber="114" name="tmp_69_0_2_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_69_0_2_cast_fu_935_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="123" filename="minst/source/test.cpp" linenumber="114" name="tmp_204" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_204_fu_1269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="124" filename="minst/source/test.cpp" linenumber="114" name="tmp_242_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_242_cast_fu_1408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="126" filename="minst/source/test.cpp" linenumber="114" name="tmp_205" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_205_fu_939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="127" filename="minst/source/test.cpp" linenumber="114" name="tmp_243_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_243_cast_fu_945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="129" filename="minst/source/test.cpp" linenumber="114" name="tmp_206" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_206_fu_1273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="130" filename="minst/source/test.cpp" linenumber="114" name="tmp_244_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_244_cast_fu_1446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="132" filename="minst/source/test.cpp" linenumber="114" name="tmp_207" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_207_fu_1277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="133" filename="minst/source/test.cpp" linenumber="114" name="tmp_245_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_245_cast_fu_1281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="135" filename="minst/source/test.cpp" linenumber="114" name="tmp_208" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_208_fu_1286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="136" filename="minst/source/test.cpp" linenumber="114" name="tmp_246_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_246_cast_fu_1374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="139" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_0_2" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="140" filename="minst/source/test.cpp" linenumber="114" name="tmp_47" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="141" filename="minst/source/test.cpp" linenumber="114" name="tmp_68_0_3" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_68_0_3_fu_814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="142" filename="minst/source/test.cpp" linenumber="114" name="tmp_69_0_3_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_69_0_3_cast_fu_819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="143" filename="minst/source/test.cpp" linenumber="114" name="tmp_209" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_209_fu_823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="144" filename="minst/source/test.cpp" linenumber="114" name="tmp_247_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_247_cast_fu_828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="146" filename="minst/source/test.cpp" linenumber="114" name="tmp_210" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_210_fu_963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="147" filename="minst/source/test.cpp" linenumber="114" name="tmp_248_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_248_cast_fu_967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="149" filename="minst/source/test.cpp" linenumber="114" name="tmp_211" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_211_fu_1109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="150" filename="minst/source/test.cpp" linenumber="114" name="tmp_249_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_249_cast_fu_1113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="152" filename="minst/source/test.cpp" linenumber="114" name="tmp_212" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_212_fu_1291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="153" filename="minst/source/test.cpp" linenumber="114" name="tmp_250_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_250_cast_fu_1295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="155" filename="minst/source/test.cpp" linenumber="114" name="tmp_213" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_213_fu_1300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="156" filename="minst/source/test.cpp" linenumber="114" name="tmp_251_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_251_cast_fu_1378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="159" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_0_3" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="160" filename="minst/source/test.cpp" linenumber="114" name="tmp_48" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U18" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="161" filename="minst/source/test.cpp" linenumber="114" name="tmp_68_0_4" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_68_0_4_fu_833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="162" filename="minst/source/test.cpp" linenumber="114" name="tmp_69_0_4_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_69_0_4_cast_fu_838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="163" filename="minst/source/test.cpp" linenumber="114" name="tmp_214" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_214_fu_842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="164" filename="minst/source/test.cpp" linenumber="114" name="tmp_252_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_252_cast_fu_847_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="166" filename="minst/source/test.cpp" linenumber="114" name="tmp_215" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_215_fu_985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="167" filename="minst/source/test.cpp" linenumber="114" name="tmp_253_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_253_cast_fu_989_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="169" filename="minst/source/test.cpp" linenumber="114" name="tmp_216" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_216_fu_1118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="170" filename="minst/source/test.cpp" linenumber="114" name="tmp_254_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_254_cast_fu_1122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="172" filename="minst/source/test.cpp" linenumber="114" name="tmp_217" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_217_fu_1305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="173" filename="minst/source/test.cpp" linenumber="114" name="tmp_255_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_255_cast_fu_1489_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="175" filename="minst/source/test.cpp" linenumber="114" name="tmp_218" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_218_fu_1309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="176" filename="minst/source/test.cpp" linenumber="114" name="tmp_256_cast" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="tmp_256_cast_fu_1412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="179" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_0_4" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="180" filename="minst/source/test.cpp" linenumber="114" name="tmp_49" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U37" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="182" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_1" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="183" filename="minst/source/test.cpp" linenumber="114" name="tmp_50" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="185" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_1_1" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="186" filename="minst/source/test.cpp" linenumber="114" name="tmp_51" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="188" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_1_2" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="189" filename="minst/source/test.cpp" linenumber="114" name="tmp_52" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U21" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="191" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_1_3" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="192" filename="minst/source/test.cpp" linenumber="114" name="tmp_53" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U22" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="194" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_1_4" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="195" filename="minst/source/test.cpp" linenumber="114" name="tmp_54" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="197" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_2" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="198" filename="minst/source/test.cpp" linenumber="114" name="tmp_55" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U24" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="200" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_2_1" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="201" filename="minst/source/test.cpp" linenumber="114" name="tmp_56" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="203" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_2_2" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="204" filename="minst/source/test.cpp" linenumber="114" name="tmp_57" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="206" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_2_3" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="207" filename="minst/source/test.cpp" linenumber="114" name="tmp_58" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="209" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_2_4" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="210" filename="minst/source/test.cpp" linenumber="114" name="tmp_59" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="212" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_3" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="213" filename="minst/source/test.cpp" linenumber="114" name="tmp_60" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U28" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="215" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_3_1" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="216" filename="minst/source/test.cpp" linenumber="114" name="tmp_61" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U29" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="218" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_3_2" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="219" filename="minst/source/test.cpp" linenumber="114" name="tmp_62" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U30" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="221" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_3_3" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="222" filename="minst/source/test.cpp" linenumber="114" name="tmp_63" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="224" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_3_4" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="225" filename="minst/source/test.cpp" linenumber="114" name="tmp_64" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="227" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_4" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="228" filename="minst/source/test.cpp" linenumber="114" name="tmp_65" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="230" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_4_1" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="231" filename="minst/source/test.cpp" linenumber="114" name="tmp_66" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="233" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_4_2" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="234" filename="minst/source/test.cpp" linenumber="114" name="tmp_67" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="236" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_4_3" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="237" filename="minst/source/test.cpp" linenumber="114" name="tmp_68" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_mux_32_32_1_1_U36" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="239" filename="minst/source/test.cpp" linenumber="114" name="tmp_70_4_4" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fmul_32ns_32ncud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="240" filename="minst/source/test.cpp" linenumber="115" name="tmp4" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="241" filename="minst/source/test.cpp" linenumber="115" name="tmp3" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="242" filename="minst/source/test.cpp" linenumber="115" name="tmp6" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="243" filename="minst/source/test.cpp" linenumber="115" name="tmp5" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="244" filename="minst/source/test.cpp" linenumber="115" name="tmp2" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="245" filename="minst/source/test.cpp" linenumber="115" name="tmp9" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="246" filename="minst/source/test.cpp" linenumber="115" name="tmp8" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="247" filename="minst/source/test.cpp" linenumber="115" name="tmp11" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="248" filename="minst/source/test.cpp" linenumber="115" name="tmp12" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="249" filename="minst/source/test.cpp" linenumber="115" name="tmp10" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="250" filename="minst/source/test.cpp" linenumber="115" name="tmp7" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="251" filename="minst/source/test.cpp" linenumber="115" name="tmp1" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="252" filename="minst/source/test.cpp" linenumber="115" name="tmp16" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="253" filename="minst/source/test.cpp" linenumber="115" name="tmp15" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="254" filename="minst/source/test.cpp" linenumber="115" name="tmp18" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="255" filename="minst/source/test.cpp" linenumber="115" name="tmp19" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="256" filename="minst/source/test.cpp" linenumber="115" name="tmp17" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="257" filename="minst/source/test.cpp" linenumber="115" name="tmp14" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="258" filename="minst/source/test.cpp" linenumber="115" name="tmp22" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="259" filename="minst/source/test.cpp" linenumber="115" name="tmp21" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="260" filename="minst/source/test.cpp" linenumber="115" name="tmp24" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U10" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="261" filename="minst/source/test.cpp" linenumber="115" name="tmp25" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="262" filename="minst/source/test.cpp" linenumber="115" name="tmp23" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="263" filename="minst/source/test.cpp" linenumber="115" name="tmp20" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="264" filename="minst/source/test.cpp" linenumber="115" name="tmp13" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="265" filename="minst/source/test.cpp" linenumber="115" name="tmp_45" contextFuncName="Conv1_layer" moduleName="Conv1_layer" rtlName="run_fadd_32ns_32nbkb_U11" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="minst/source/test.cpp" linenumber="136" name="exitcond4" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="exitcond4_fu_178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="8" filename="minst/source/test.cpp" linenumber="136" name="channels_2" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="channels_2_fu_184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="11" filename="minst/source/test.cpp" linenumber="136" name="tmp" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_fu_190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="12" filename="minst/source/test.cpp" linenumber="136" name="p_shl2_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="p_shl2_cast_fu_198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="13" filename="minst/source/test.cpp" linenumber="136" name="tmp_14" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_14_fu_202_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="14" filename="minst/source/test.cpp" linenumber="144" name="p_shl3_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="p_shl3_cast_fu_210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="15" filename="minst/source/test.cpp" linenumber="144" name="tmp_16" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_16_fu_214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="16" filename="minst/source/test.cpp" linenumber="144" name="tmp_23_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_23_cast_fu_220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="17" filename="minst/source/test.cpp" linenumber="136" name="tmp_19" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_19_fu_224_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="18" filename="minst/source/test.cpp" linenumber="136" name="p_shl_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="p_shl_cast_fu_232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="19" filename="minst/source/test.cpp" linenumber="136" name="tmp_21" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_21_fu_236_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="20" filename="minst/source/test.cpp" linenumber="147" name="p_shl1_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="p_shl1_cast_fu_244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="21" filename="minst/source/test.cpp" linenumber="147" name="tmp_22" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_22_fu_248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="22" filename="minst/source/test.cpp" linenumber="147" name="tmp_26_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_26_cast_fu_254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="26" filename="minst/source/test.cpp" linenumber="137" name="exitcond3" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="exitcond3_fu_258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="28" filename="minst/source/test.cpp" linenumber="137" name="row_1_1" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="row_1_1_fu_264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="31" filename="minst/source/test.cpp" linenumber="144" name="tmp_s" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_s_fu_270_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="32" filename="minst/source/test.cpp" linenumber="147" name="tmp_10_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_10_cast_fu_278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="33" filename="minst/source/test.cpp" linenumber="147" name="tmp_23" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_23_fu_282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="34" filename="minst/source/test.cpp" linenumber="147" name="tmp_9" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_9_fu_287_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="35" filename="minst/source/test.cpp" linenumber="147" name="p_shl4_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="p_shl4_cast_fu_291_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="36" filename="minst/source/test.cpp" linenumber="147" name="p_shl5_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="p_shl5_cast_fu_299_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="37" filename="minst/source/test.cpp" linenumber="147" name="tmp_24" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_24_fu_307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="41" filename="minst/source/test.cpp" linenumber="138" name="exitcond2" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="exitcond2_fu_313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="43" filename="minst/source/test.cpp" linenumber="138" name="column_1_1" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="column_1_1_fu_319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="46" filename="minst/source/test.cpp" linenumber="144" name="tmp_11" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_11_fu_325_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="51" filename="minst/source/test.cpp" linenumber="141" name="i_cast2" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="i_cast2_fu_333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="52" filename="minst/source/test.cpp" linenumber="141" name="exitcond1" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="exitcond1_fu_337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="54" filename="minst/source/test.cpp" linenumber="141" name="i_2" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="i_2_fu_343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="57" filename="minst/source/test.cpp" linenumber="144" name="tmp_15" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_15_fu_349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="58" filename="minst/source/test.cpp" linenumber="144" name="tmp_16_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_16_cast_fu_354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="59" filename="minst/source/test.cpp" linenumber="144" name="tmp_26" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_26_fu_358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="60" filename="minst/source/test.cpp" linenumber="144" name="tmp_10" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_10_fu_363_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="61" filename="minst/source/test.cpp" linenumber="144" name="p_shl6_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="p_shl6_cast_fu_367_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="62" filename="minst/source/test.cpp" linenumber="144" name="p_shl7_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="p_shl7_cast_fu_375_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="63" filename="minst/source/test.cpp" linenumber="144" name="tmp_27" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_27_fu_383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="68" filename="minst/source/test.cpp" linenumber="142" name="j_cast1" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="j_cast1_fu_412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="69" filename="minst/source/test.cpp" linenumber="142" name="exitcond" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="exitcond_fu_416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="71" filename="minst/source/test.cpp" linenumber="142" name="j_2" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="j_2_fu_422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="76" filename="minst/source/test.cpp" linenumber="144" name="tmp_18" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_18_fu_428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="77" filename="minst/source/test.cpp" linenumber="144" name="tmp_19_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_19_cast_fu_433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="78" filename="minst/source/test.cpp" linenumber="144" name="tmp_28" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_28_fu_437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="79" filename="minst/source/test.cpp" linenumber="144" name="tmp_36_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_36_cast_fu_442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="82" filename="minst/source/test.cpp" linenumber="144" name="tmp_20" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="run_fcmp_32ns_32ndEe_U45" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="83" filename="minst/source/test.cpp" linenumber="144" name="maxn_2" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="maxn_2_fu_447_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="89" filename="minst/source/test.cpp" linenumber="147" name="tmp_12" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="run_fcmp_32ns_32ndEe_U45" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="90" filename="minst/source/test.cpp" linenumber="147" name="tmp_13" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="pool1_output_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="91" filename="minst/source/test.cpp" linenumber="147" name="tmp_14_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_14_cast_fu_398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="92" filename="minst/source/test.cpp" linenumber="147" name="tmp_25" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_25_fu_402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="93" filename="minst/source/test.cpp" linenumber="147" name="tmp_31_cast" contextFuncName="MaxPooling1_layer" moduleName="MaxPooling1_layer" rtlName="tmp_31_cast_fu_407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="86" filename="minst/source/test.cpp" linenumber="173" name="row_1_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="row_1_2_fu_2110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="87" filename="minst/source/test.cpp" linenumber="173" name="tmp_54_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_54_2_fu_2116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="88" filename="minst/source/test.cpp" linenumber="173" name="tmp_54_3" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_54_3_fu_2122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="89" filename="minst/source/test.cpp" linenumber="173" name="tmp_54_4" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_54_4_fu_2128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="94" filename="minst/source/test.cpp" linenumber="166" name="channels_8" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="channels_8_fu_2146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="97" filename="minst/source/test.cpp" linenumber="173" name="row_mid" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="row_mid_fu_2158_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="98" filename="minst/source/test.cpp" linenumber="173" name="p_v" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="p_v_fu_2166_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="99" filename="minst/source/test.cpp" linenumber="173" name="tmp" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_fu_2174_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="100" filename="minst/source/test.cpp" linenumber="173" name="tmp_s" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_s_fu_2182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="101" filename="minst/source/test.cpp" linenumber="174" name="conv2_bias_load_mid2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="conv2_bias_load_mid2_fu_2186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="254" filename="minst/source/test.cpp" linenumber="173" name="tmp_55_1_mid" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_55_1_mid_fu_2266_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="255" filename="minst/source/test.cpp" linenumber="173" name="tmp_55_2_mid" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_55_2_mid_fu_2274_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="256" filename="minst/source/test.cpp" linenumber="173" name="tmp_55_3_mid" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_55_3_mid_fu_2282_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="257" filename="minst/source/test.cpp" linenumber="173" name="tmp_55_4_mid" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_55_4_mid_fu_2290_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="258" filename="minst/source/test.cpp" linenumber="168" name="not_exitcond_flatten" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="not_exitcond_flatten_fu_2298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="259" filename="minst/source/test.cpp" linenumber="168" name="exitcond" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="exitcond_fu_2304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="260" filename="minst/source/test.cpp" linenumber="168" name="exitcond3_mid" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="exitcond3_mid_fu_2310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="261" filename="minst/source/test.cpp" linenumber="173" name="row_3_dup" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="row_3_dup_fu_2316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="263" filename="minst/source/test.cpp" linenumber="168" name="tmp_86" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_86_fu_2322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="264" filename="minst/source/test.cpp" linenumber="168" name="column_mid2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="column_mid2_fu_2328_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="265" filename="minst/source/test.cpp" linenumber="173" name="tmp_mid2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_mid2_fu_2336_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="266" filename="minst/source/test.cpp" linenumber="173" name="tmp_mid2_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_mid2_cast_fu_2344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="267" filename="minst/source/test.cpp" linenumber="173" name="tmp_87" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_87_fu_2348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="268" filename="minst/source/test.cpp" linenumber="173" name="tmp_108_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_108_cast_fu_2354_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="269" filename="minst/source/test.cpp" linenumber="173" name="tmp_13" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_13_fu_2362_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="270" filename="minst/source/test.cpp" linenumber="173" name="p_shl1_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="p_shl1_cast_fu_2370_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="271" filename="minst/source/test.cpp" linenumber="173" name="tmp_14" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_14_fu_2374_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="272" filename="minst/source/test.cpp" linenumber="173" name="p_shl2_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="p_shl2_cast_fu_2382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="273" filename="minst/source/test.cpp" linenumber="173" name="tmp_88" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_88_fu_2386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="274" filename="minst/source/test.cpp" linenumber="173" name="tmp_89" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_89_fu_2525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="275" filename="minst/source/test.cpp" linenumber="173" name="tmp_90" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_90_fu_2392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="276" filename="minst/source/test.cpp" linenumber="173" name="row_3_mid1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="row_3_mid1_fu_2398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="277" filename="minst/source/test.cpp" linenumber="173" name="tmp_55_1_mid2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_55_1_mid2_fu_2404_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="278" filename="minst/source/test.cpp" linenumber="173" name="tmp_15" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_15_fu_2560_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="279" filename="minst/source/test.cpp" linenumber="173" name="p_shl3_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="p_shl3_cast_fu_2567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="280" filename="minst/source/test.cpp" linenumber="173" name="tmp_16" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_16_fu_2571_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="281" filename="minst/source/test.cpp" linenumber="173" name="p_shl4_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="p_shl4_cast_fu_2578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="282" filename="minst/source/test.cpp" linenumber="173" name="tmp_91" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_91_fu_2582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="283" filename="minst/source/test.cpp" linenumber="173" name="tmp_92" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_92_fu_2588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="284" filename="minst/source/test.cpp" linenumber="173" name="tmp_93" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_93_fu_2632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="285" filename="minst/source/test.cpp" linenumber="173" name="tmp_54_2_mid1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_54_2_mid1_fu_2412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="286" filename="minst/source/test.cpp" linenumber="173" name="tmp_55_2_mid2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_55_2_mid2_fu_2418_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="287" filename="minst/source/test.cpp" linenumber="173" name="tmp_17" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_17_fu_2637_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="288" filename="minst/source/test.cpp" linenumber="173" name="p_shl5_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="p_shl5_cast_fu_2644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="289" filename="minst/source/test.cpp" linenumber="173" name="tmp_18" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_18_fu_2648_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="290" filename="minst/source/test.cpp" linenumber="173" name="p_shl6_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="p_shl6_cast_fu_2655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="291" filename="minst/source/test.cpp" linenumber="173" name="tmp_94" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_94_fu_2659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="292" filename="minst/source/test.cpp" linenumber="173" name="tmp_95" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_95_fu_2695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="293" filename="minst/source/test.cpp" linenumber="173" name="tmp_96" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_96_fu_2700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="294" filename="minst/source/test.cpp" linenumber="173" name="tmp_54_3_mid1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_54_3_mid1_fu_2426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="295" filename="minst/source/test.cpp" linenumber="173" name="tmp_55_3_mid2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_55_3_mid2_fu_2432_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="296" filename="minst/source/test.cpp" linenumber="173" name="tmp_19" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_19_fu_2743_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="297" filename="minst/source/test.cpp" linenumber="173" name="p_shl7_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="p_shl7_cast_fu_2750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="298" filename="minst/source/test.cpp" linenumber="173" name="tmp_20" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_20_fu_2754_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="299" filename="minst/source/test.cpp" linenumber="173" name="p_shl8_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="p_shl8_cast_fu_2761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="300" filename="minst/source/test.cpp" linenumber="173" name="tmp_97" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_97_fu_2765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="301" filename="minst/source/test.cpp" linenumber="173" name="tmp_98" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_98_fu_2771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="302" filename="minst/source/test.cpp" linenumber="173" name="tmp_99" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_99_fu_2797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="303" filename="minst/source/test.cpp" linenumber="173" name="tmp_54_4_mid1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_54_4_mid1_fu_2440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="304" filename="minst/source/test.cpp" linenumber="173" name="tmp_55_4_mid2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_55_4_mid2_fu_2446_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="305" filename="minst/source/test.cpp" linenumber="173" name="tmp_21" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_21_fu_2839_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="306" filename="minst/source/test.cpp" linenumber="173" name="p_shl_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="p_shl_cast_fu_2846_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="307" filename="minst/source/test.cpp" linenumber="173" name="tmp_22" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_22_fu_2850_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="308" filename="minst/source/test.cpp" linenumber="173" name="p_shl9_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="p_shl9_cast_fu_2857_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="309" filename="minst/source/test.cpp" linenumber="173" name="tmp_100" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_100_fu_2861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="310" filename="minst/source/test.cpp" linenumber="173" name="tmp_101" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_101_fu_2867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="311" filename="minst/source/test.cpp" linenumber="173" name="tmp_102" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_102_fu_2893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="315" filename="minst/source/test.cpp" linenumber="173" name="tmp_37_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_37_cast_fu_2454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="316" filename="minst/source/test.cpp" linenumber="173" name="tmp_103" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_103_fu_2458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="317" filename="minst/source/test.cpp" linenumber="173" name="tmp_134_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_134_cast_fu_2464_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="319" filename="minst/source/test.cpp" linenumber="173" name="tmp_104" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_104_fu_2935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="320" filename="minst/source/test.cpp" linenumber="173" name="tmp_135_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_135_cast_fu_2939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="322" filename="minst/source/test.cpp" linenumber="173" name="tmp_105" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_105_fu_2944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="323" filename="minst/source/test.cpp" linenumber="173" name="tmp_136_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_136_cast_fu_2948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="325" filename="minst/source/test.cpp" linenumber="173" name="tmp_106" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_106_fu_2953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="326" filename="minst/source/test.cpp" linenumber="173" name="tmp_137_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_137_cast_fu_2957_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="328" filename="minst/source/test.cpp" linenumber="173" name="tmp_107" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_107_fu_2594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="329" filename="minst/source/test.cpp" linenumber="173" name="tmp_138_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_138_cast_fu_2599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="331" filename="minst/source/test.cpp" linenumber="173" name="tmp_108" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_108_fu_2604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="332" filename="minst/source/test.cpp" linenumber="173" name="tmp_139_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_139_cast_fu_2609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="334" filename="minst/source/test.cpp" linenumber="173" name="tmp_109" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_109_fu_3025_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="335" filename="minst/source/test.cpp" linenumber="173" name="tmp_140_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_140_cast_fu_3029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="337" filename="minst/source/test.cpp" linenumber="173" name="tmp_110" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_110_fu_2665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="338" filename="minst/source/test.cpp" linenumber="173" name="tmp_141_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_141_cast_fu_2670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="340" filename="minst/source/test.cpp" linenumber="173" name="tmp_111" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_111_fu_3115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="341" filename="minst/source/test.cpp" linenumber="173" name="tmp_142_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_142_cast_fu_3119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="343" filename="minst/source/test.cpp" linenumber="173" name="tmp_112" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_112_fu_3133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="344" filename="minst/source/test.cpp" linenumber="173" name="tmp_143_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_143_cast_fu_3137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="346" filename="minst/source/test.cpp" linenumber="173" name="tmp_113" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_113_fu_3205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="347" filename="minst/source/test.cpp" linenumber="173" name="tmp_144_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_144_cast_fu_3209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="349" filename="minst/source/test.cpp" linenumber="173" name="tmp_114" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_114_fu_3223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="350" filename="minst/source/test.cpp" linenumber="173" name="tmp_145_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_145_cast_fu_3227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="352" filename="minst/source/test.cpp" linenumber="173" name="tmp_115" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_115_fu_3232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="353" filename="minst/source/test.cpp" linenumber="173" name="tmp_146_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_146_cast_fu_3236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="355" filename="minst/source/test.cpp" linenumber="173" name="tmp_116" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_116_fu_3295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="356" filename="minst/source/test.cpp" linenumber="173" name="tmp_147_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_147_cast_fu_3299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="358" filename="minst/source/test.cpp" linenumber="173" name="tmp_117" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_117_fu_3304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="359" filename="minst/source/test.cpp" linenumber="173" name="tmp_148_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_148_cast_fu_3308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="361" filename="minst/source/test.cpp" linenumber="173" name="tmp_118" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_118_fu_3313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="362" filename="minst/source/test.cpp" linenumber="173" name="tmp_149_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_149_cast_fu_3341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="365" filename="minst/source/test.cpp" linenumber="173" name="tmp_38" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="368" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_0_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="370" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_0_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="371" filename="minst/source/test.cpp" linenumber="173" name="column_1_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="column_1_2_fu_2469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="372" filename="minst/source/test.cpp" linenumber="173" name="tmp_58_0_1_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_58_0_1_cast_fu_2475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="373" filename="minst/source/test.cpp" linenumber="173" name="tmp_119" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_119_fu_2962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="374" filename="minst/source/test.cpp" linenumber="173" name="tmp_150_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_150_cast_fu_2966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="376" filename="minst/source/test.cpp" linenumber="173" name="tmp_120" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_120_fu_2971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="377" filename="minst/source/test.cpp" linenumber="173" name="tmp_151_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_151_cast_fu_2975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="379" filename="minst/source/test.cpp" linenumber="173" name="tmp_121" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_121_fu_2479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="380" filename="minst/source/test.cpp" linenumber="173" name="tmp_152_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_152_cast_fu_2485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="382" filename="minst/source/test.cpp" linenumber="173" name="tmp_122" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_122_fu_3043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="383" filename="minst/source/test.cpp" linenumber="173" name="tmp_153_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_153_cast_fu_3047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="385" filename="minst/source/test.cpp" linenumber="173" name="tmp_123" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_123_fu_3052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="386" filename="minst/source/test.cpp" linenumber="173" name="tmp_154_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_154_cast_fu_3056_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="388" filename="minst/source/test.cpp" linenumber="173" name="tmp_124" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_124_fu_3061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="389" filename="minst/source/test.cpp" linenumber="173" name="tmp_155_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_155_cast_fu_3065_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="391" filename="minst/source/test.cpp" linenumber="173" name="tmp_125" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_125_fu_3142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="392" filename="minst/source/test.cpp" linenumber="173" name="tmp_156_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_156_cast_fu_3146_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="394" filename="minst/source/test.cpp" linenumber="173" name="tmp_126" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_126_fu_2705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="395" filename="minst/source/test.cpp" linenumber="173" name="tmp_157_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_157_cast_fu_2710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="397" filename="minst/source/test.cpp" linenumber="173" name="tmp_127" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_127_fu_2715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="398" filename="minst/source/test.cpp" linenumber="173" name="tmp_158_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_158_cast_fu_2720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="400" filename="minst/source/test.cpp" linenumber="173" name="tmp_128" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_128_fu_2777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="401" filename="minst/source/test.cpp" linenumber="173" name="tmp_159_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_159_cast_fu_2782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="403" filename="minst/source/test.cpp" linenumber="173" name="tmp_129" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_129_fu_2787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="404" filename="minst/source/test.cpp" linenumber="173" name="tmp_160_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_160_cast_fu_2792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="406" filename="minst/source/test.cpp" linenumber="173" name="tmp_130" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_130_fu_3241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="407" filename="minst/source/test.cpp" linenumber="173" name="tmp_161_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_161_cast_fu_3245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="409" filename="minst/source/test.cpp" linenumber="173" name="tmp_131" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_131_fu_2873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="410" filename="minst/source/test.cpp" linenumber="173" name="tmp_162_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_162_cast_fu_2878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="412" filename="minst/source/test.cpp" linenumber="173" name="tmp_132" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_132_fu_2883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="413" filename="minst/source/test.cpp" linenumber="173" name="tmp_163_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_163_cast_fu_2888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="415" filename="minst/source/test.cpp" linenumber="173" name="tmp_133" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_133_fu_3317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="416" filename="minst/source/test.cpp" linenumber="173" name="tmp_164_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_164_cast_fu_3345_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="419" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="421" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_1_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="423" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_1_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="424" filename="minst/source/test.cpp" linenumber="173" name="tmp_57_0_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_57_0_2_fu_2490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="425" filename="minst/source/test.cpp" linenumber="173" name="tmp_58_0_2_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_58_0_2_cast_fu_2496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="426" filename="minst/source/test.cpp" linenumber="173" name="tmp_134" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_134_fu_2500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="427" filename="minst/source/test.cpp" linenumber="173" name="tmp_165_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_165_cast_fu_2506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="429" filename="minst/source/test.cpp" linenumber="173" name="tmp_135" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_135_fu_2980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="430" filename="minst/source/test.cpp" linenumber="173" name="tmp_166_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_166_cast_fu_2984_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="432" filename="minst/source/test.cpp" linenumber="173" name="tmp_136" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_136_fu_2989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="433" filename="minst/source/test.cpp" linenumber="173" name="tmp_167_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_167_cast_fu_2993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="435" filename="minst/source/test.cpp" linenumber="173" name="tmp_137" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_137_fu_3070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="436" filename="minst/source/test.cpp" linenumber="173" name="tmp_168_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_168_cast_fu_3074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="438" filename="minst/source/test.cpp" linenumber="173" name="tmp_138" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_138_fu_3079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="439" filename="minst/source/test.cpp" linenumber="173" name="tmp_169_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_169_cast_fu_3083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="441" filename="minst/source/test.cpp" linenumber="173" name="tmp_139" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_139_fu_3088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="442" filename="minst/source/test.cpp" linenumber="173" name="tmp_170_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_170_cast_fu_3092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="444" filename="minst/source/test.cpp" linenumber="173" name="tmp_140" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_140_fu_3151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="445" filename="minst/source/test.cpp" linenumber="173" name="tmp_171_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_171_cast_fu_3155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="447" filename="minst/source/test.cpp" linenumber="173" name="tmp_141" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_141_fu_3160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="448" filename="minst/source/test.cpp" linenumber="173" name="tmp_172_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_172_cast_fu_3164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="450" filename="minst/source/test.cpp" linenumber="173" name="tmp_142" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_142_fu_3169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="451" filename="minst/source/test.cpp" linenumber="173" name="tmp_173_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_173_cast_fu_3173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="453" filename="minst/source/test.cpp" linenumber="173" name="tmp_143" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_143_fu_3250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="454" filename="minst/source/test.cpp" linenumber="173" name="tmp_174_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_174_cast_fu_3254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="456" filename="minst/source/test.cpp" linenumber="173" name="tmp_144" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_144_fu_3259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="457" filename="minst/source/test.cpp" linenumber="173" name="tmp_175_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_175_cast_fu_3263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="459" filename="minst/source/test.cpp" linenumber="173" name="tmp_145" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_145_fu_2802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="460" filename="minst/source/test.cpp" linenumber="173" name="tmp_176_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_176_cast_fu_2807_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="462" filename="minst/source/test.cpp" linenumber="173" name="tmp_146" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_146_fu_3321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="463" filename="minst/source/test.cpp" linenumber="173" name="tmp_177_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_177_cast_fu_3349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="465" filename="minst/source/test.cpp" linenumber="173" name="tmp_147" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_147_fu_3325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="466" filename="minst/source/test.cpp" linenumber="173" name="tmp_178_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_178_cast_fu_3353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="468" filename="minst/source/test.cpp" linenumber="173" name="tmp_148" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_148_fu_2898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="469" filename="minst/source/test.cpp" linenumber="173" name="tmp_179_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_179_cast_fu_2903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="472" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="474" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_2_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="476" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_2_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="477" filename="minst/source/test.cpp" linenumber="173" name="tmp_57_0_3" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_57_0_3_fu_2530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="478" filename="minst/source/test.cpp" linenumber="173" name="tmp_58_0_3_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_58_0_3_cast_fu_2535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="479" filename="minst/source/test.cpp" linenumber="173" name="tmp_149" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_149_fu_2998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="480" filename="minst/source/test.cpp" linenumber="173" name="tmp_180_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_180_cast_fu_3002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="482" filename="minst/source/test.cpp" linenumber="173" name="tmp_150" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_150_fu_2539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="483" filename="minst/source/test.cpp" linenumber="173" name="tmp_181_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_181_cast_fu_2545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="485" filename="minst/source/test.cpp" linenumber="173" name="tmp_151" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_151_fu_2550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="486" filename="minst/source/test.cpp" linenumber="173" name="tmp_182_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_182_cast_fu_2555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="488" filename="minst/source/test.cpp" linenumber="173" name="tmp_152" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_152_fu_2614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="489" filename="minst/source/test.cpp" linenumber="173" name="tmp_183_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_183_cast_fu_2618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="491" filename="minst/source/test.cpp" linenumber="173" name="tmp_153" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_153_fu_2623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="492" filename="minst/source/test.cpp" linenumber="173" name="tmp_184_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_184_cast_fu_2627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="494" filename="minst/source/test.cpp" linenumber="173" name="tmp_154" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_154_fu_3097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="495" filename="minst/source/test.cpp" linenumber="173" name="tmp_185_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_185_cast_fu_3101_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="497" filename="minst/source/test.cpp" linenumber="173" name="tmp_155" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_155_fu_3178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="498" filename="minst/source/test.cpp" linenumber="173" name="tmp_186_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_186_cast_fu_3182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="500" filename="minst/source/test.cpp" linenumber="173" name="tmp_156" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_156_fu_3187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="501" filename="minst/source/test.cpp" linenumber="173" name="tmp_187_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_187_cast_fu_3191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="503" filename="minst/source/test.cpp" linenumber="173" name="tmp_157" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_157_fu_3196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="504" filename="minst/source/test.cpp" linenumber="173" name="tmp_188_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_188_cast_fu_3200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="506" filename="minst/source/test.cpp" linenumber="173" name="tmp_158" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_158_fu_2812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="507" filename="minst/source/test.cpp" linenumber="173" name="tmp_189_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_189_cast_fu_2816_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="509" filename="minst/source/test.cpp" linenumber="173" name="tmp_159" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_159_fu_3268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="510" filename="minst/source/test.cpp" linenumber="173" name="tmp_190_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_190_cast_fu_3272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="512" filename="minst/source/test.cpp" linenumber="173" name="tmp_160" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_160_fu_3277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="513" filename="minst/source/test.cpp" linenumber="173" name="tmp_191_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_191_cast_fu_3281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="515" filename="minst/source/test.cpp" linenumber="173" name="tmp_161" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_161_fu_2908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="516" filename="minst/source/test.cpp" linenumber="173" name="tmp_192_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_192_cast_fu_2912_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="518" filename="minst/source/test.cpp" linenumber="173" name="tmp_162" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_162_fu_3329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="519" filename="minst/source/test.cpp" linenumber="173" name="tmp_193_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_193_cast_fu_3357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="521" filename="minst/source/test.cpp" linenumber="173" name="tmp_163" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_163_fu_3333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="522" filename="minst/source/test.cpp" linenumber="173" name="tmp_194_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_194_cast_fu_3361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="525" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_3" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="527" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_3_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="529" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_3_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="530" filename="minst/source/test.cpp" linenumber="173" name="tmp_57_0_4" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_57_0_4_fu_2675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="531" filename="minst/source/test.cpp" linenumber="173" name="tmp_58_0_4_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_58_0_4_cast_fu_2680_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="532" filename="minst/source/test.cpp" linenumber="173" name="tmp_164" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_164_fu_3007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="533" filename="minst/source/test.cpp" linenumber="173" name="tmp_195_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_195_cast_fu_3011_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="535" filename="minst/source/test.cpp" linenumber="173" name="tmp_165" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_165_fu_3016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="536" filename="minst/source/test.cpp" linenumber="173" name="tmp_196_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_196_cast_fu_3020_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="538" filename="minst/source/test.cpp" linenumber="173" name="tmp_166" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_166_fu_3034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="539" filename="minst/source/test.cpp" linenumber="173" name="tmp_197_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_197_cast_fu_3038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="541" filename="minst/source/test.cpp" linenumber="173" name="tmp_167" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_167_fu_3106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="542" filename="minst/source/test.cpp" linenumber="173" name="tmp_198_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_198_cast_fu_3110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="544" filename="minst/source/test.cpp" linenumber="173" name="tmp_168" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_168_fu_3124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="545" filename="minst/source/test.cpp" linenumber="173" name="tmp_199_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_199_cast_fu_3128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="547" filename="minst/source/test.cpp" linenumber="173" name="tmp_169" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_169_fu_2684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="548" filename="minst/source/test.cpp" linenumber="173" name="tmp_200_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_200_cast_fu_2690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="550" filename="minst/source/test.cpp" linenumber="173" name="tmp_170" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_170_fu_3214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="551" filename="minst/source/test.cpp" linenumber="173" name="tmp_201_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_201_cast_fu_3218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="553" filename="minst/source/test.cpp" linenumber="173" name="tmp_171" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_171_fu_2725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="554" filename="minst/source/test.cpp" linenumber="173" name="tmp_202_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_202_cast_fu_2729_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="556" filename="minst/source/test.cpp" linenumber="173" name="tmp_172" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_172_fu_2734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="557" filename="minst/source/test.cpp" linenumber="173" name="tmp_203_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_203_cast_fu_2738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="559" filename="minst/source/test.cpp" linenumber="173" name="tmp_173" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_173_fu_3286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="560" filename="minst/source/test.cpp" linenumber="173" name="tmp_204_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_204_cast_fu_3290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="562" filename="minst/source/test.cpp" linenumber="173" name="tmp_174" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_174_fu_2821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="563" filename="minst/source/test.cpp" linenumber="173" name="tmp_205_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_205_cast_fu_2825_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="565" filename="minst/source/test.cpp" linenumber="173" name="tmp_175" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_175_fu_2830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="566" filename="minst/source/test.cpp" linenumber="173" name="tmp_206_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_206_cast_fu_2834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="568" filename="minst/source/test.cpp" linenumber="173" name="tmp_176" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_176_fu_3337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="569" filename="minst/source/test.cpp" linenumber="173" name="tmp_207_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_207_cast_fu_3365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="571" filename="minst/source/test.cpp" linenumber="173" name="tmp_177" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_177_fu_2917_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="572" filename="minst/source/test.cpp" linenumber="173" name="tmp_208_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_208_cast_fu_2921_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="574" filename="minst/source/test.cpp" linenumber="173" name="tmp_178" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_178_fu_2926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="575" filename="minst/source/test.cpp" linenumber="173" name="tmp_209_cast" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="tmp_209_cast_fu_2930_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="578" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_4" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="580" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_4_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="582" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_0_4_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="584" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="586" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_0_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="588" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_0_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="590" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="592" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_1_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="594" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_1_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="596" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="598" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_2_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="600" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_2_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="602" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_3" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="604" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_3_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="606" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_3_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="608" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_4" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="610" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_4_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="612" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_1_4_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="614" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="616" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_0_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="618" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_0_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="620" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="622" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_1_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="624" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_1_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="626" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="628" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_2_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="630" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_2_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="632" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_3" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="634" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_3_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="636" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_3_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="638" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_4" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="640" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_4_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="642" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_2_4_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="644" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="646" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_0_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="648" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_0_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="650" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="652" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_1_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="654" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_1_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="656" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="658" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_2_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="660" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_2_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="662" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_3" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="664" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_3_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="666" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_3_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="668" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_4" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="670" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_4_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="672" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_3_4_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="674" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="676" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_0_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="678" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_0_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="680" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="682" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_1_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="684" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_1_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="686" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="688" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_2_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="690" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_2_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="692" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_3" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="694" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_3_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="696" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_3_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="698" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_4" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="700" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_4_1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="702" filename="minst/source/test.cpp" linenumber="173" name="tmp_60_4_4_2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fmul_32ns_32ncud_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="703" filename="minst/source/test.cpp" linenumber="174" name="tmp5" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="704" filename="minst/source/test.cpp" linenumber="174" name="tmp6" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="705" filename="minst/source/test.cpp" linenumber="174" name="tmp4" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="706" filename="minst/source/test.cpp" linenumber="174" name="tmp8" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="707" filename="minst/source/test.cpp" linenumber="174" name="tmp10" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="708" filename="minst/source/test.cpp" linenumber="174" name="tmp9" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="709" filename="minst/source/test.cpp" linenumber="174" name="tmp7" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="710" filename="minst/source/test.cpp" linenumber="174" name="tmp3" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="711" filename="minst/source/test.cpp" linenumber="174" name="tmp13" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="712" filename="minst/source/test.cpp" linenumber="174" name="tmp15" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="713" filename="minst/source/test.cpp" linenumber="174" name="tmp14" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="714" filename="minst/source/test.cpp" linenumber="174" name="tmp12" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="715" filename="minst/source/test.cpp" linenumber="174" name="tmp17" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="716" filename="minst/source/test.cpp" linenumber="174" name="tmp19" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="717" filename="minst/source/test.cpp" linenumber="174" name="tmp18" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="718" filename="minst/source/test.cpp" linenumber="174" name="tmp16" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="719" filename="minst/source/test.cpp" linenumber="174" name="tmp11" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="720" filename="minst/source/test.cpp" linenumber="174" name="tmp2" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="721" filename="minst/source/test.cpp" linenumber="174" name="tmp23" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="722" filename="minst/source/test.cpp" linenumber="174" name="tmp24" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="723" filename="minst/source/test.cpp" linenumber="174" name="tmp22" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="724" filename="minst/source/test.cpp" linenumber="174" name="tmp26" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="725" filename="minst/source/test.cpp" linenumber="174" name="tmp28" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="726" filename="minst/source/test.cpp" linenumber="174" name="tmp27" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="727" filename="minst/source/test.cpp" linenumber="174" name="tmp25" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="728" filename="minst/source/test.cpp" linenumber="174" name="tmp21" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="729" filename="minst/source/test.cpp" linenumber="174" name="tmp31" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="730" filename="minst/source/test.cpp" linenumber="174" name="tmp33" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="731" filename="minst/source/test.cpp" linenumber="174" name="tmp32" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="732" filename="minst/source/test.cpp" linenumber="174" name="tmp30" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="733" filename="minst/source/test.cpp" linenumber="174" name="tmp35" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="734" filename="minst/source/test.cpp" linenumber="174" name="tmp37" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="735" filename="minst/source/test.cpp" linenumber="174" name="tmp36" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="736" filename="minst/source/test.cpp" linenumber="174" name="tmp34" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="737" filename="minst/source/test.cpp" linenumber="174" name="tmp29" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="738" filename="minst/source/test.cpp" linenumber="174" name="tmp20" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="739" filename="minst/source/test.cpp" linenumber="174" name="tmp1" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="740" filename="minst/source/test.cpp" linenumber="174" name="tmp42" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="741" filename="minst/source/test.cpp" linenumber="174" name="tmp43" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="742" filename="minst/source/test.cpp" linenumber="174" name="tmp41" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="743" filename="minst/source/test.cpp" linenumber="174" name="tmp45" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="744" filename="minst/source/test.cpp" linenumber="174" name="tmp47" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="745" filename="minst/source/test.cpp" linenumber="174" name="tmp46" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="746" filename="minst/source/test.cpp" linenumber="174" name="tmp44" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="747" filename="minst/source/test.cpp" linenumber="174" name="tmp40" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="748" filename="minst/source/test.cpp" linenumber="174" name="tmp50" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="749" filename="minst/source/test.cpp" linenumber="174" name="tmp52" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="750" filename="minst/source/test.cpp" linenumber="174" name="tmp51" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="751" filename="minst/source/test.cpp" linenumber="174" name="tmp49" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="752" filename="minst/source/test.cpp" linenumber="174" name="tmp54" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="753" filename="minst/source/test.cpp" linenumber="174" name="tmp56" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="754" filename="minst/source/test.cpp" linenumber="174" name="tmp55" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="755" filename="minst/source/test.cpp" linenumber="174" name="tmp53" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="756" filename="minst/source/test.cpp" linenumber="174" name="tmp48" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="757" filename="minst/source/test.cpp" linenumber="174" name="tmp39" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="758" filename="minst/source/test.cpp" linenumber="174" name="tmp60" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="759" filename="minst/source/test.cpp" linenumber="174" name="tmp62" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="760" filename="minst/source/test.cpp" linenumber="174" name="tmp61" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="761" filename="minst/source/test.cpp" linenumber="174" name="tmp59" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="762" filename="minst/source/test.cpp" linenumber="174" name="tmp64" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="763" filename="minst/source/test.cpp" linenumber="174" name="tmp66" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="764" filename="minst/source/test.cpp" linenumber="174" name="tmp65" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="765" filename="minst/source/test.cpp" linenumber="174" name="tmp63" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="766" filename="minst/source/test.cpp" linenumber="174" name="tmp58" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="767" filename="minst/source/test.cpp" linenumber="174" name="tmp69" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="768" filename="minst/source/test.cpp" linenumber="174" name="tmp71" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="769" filename="minst/source/test.cpp" linenumber="174" name="tmp70" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="770" filename="minst/source/test.cpp" linenumber="174" name="tmp68" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="771" filename="minst/source/test.cpp" linenumber="174" name="tmp73" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="772" filename="minst/source/test.cpp" linenumber="174" name="tmp75" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="773" filename="minst/source/test.cpp" linenumber="174" name="tmp74" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="774" filename="minst/source/test.cpp" linenumber="174" name="tmp72" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="775" filename="minst/source/test.cpp" linenumber="174" name="tmp67" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="776" filename="minst/source/test.cpp" linenumber="174" name="tmp57" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="777" filename="minst/source/test.cpp" linenumber="174" name="tmp38" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="778" filename="minst/source/test.cpp" linenumber="174" name="tmp_39" contextFuncName="Conv2_layer" moduleName="Conv2_layer" rtlName="run_fadd_32ns_32nbkb_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="minst/source/test.cpp" linenumber="194" name="exitcond4" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="exitcond4_fu_161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="8" filename="minst/source/test.cpp" linenumber="194" name="channels_1" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="channels_1_fu_167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="11" filename="minst/source/test.cpp" linenumber="194" name="tmp" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_fu_173_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="12" filename="minst/source/test.cpp" linenumber="195" name="tmp_12_cast" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_12_cast_fu_181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="16" filename="minst/source/test.cpp" linenumber="195" name="exitcond3" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="exitcond3_fu_185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="18" filename="minst/source/test.cpp" linenumber="195" name="row_1" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="row_1_fu_191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="21" filename="minst/source/test.cpp" linenumber="201" name="tmp_7" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_7_fu_197_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="22" filename="minst/source/test.cpp" linenumber="203" name="tmp_8_cast" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_8_cast_fu_203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="23" filename="minst/source/test.cpp" linenumber="203" name="tmp_s" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_s_fu_207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="24" filename="minst/source/test.cpp" linenumber="196" name="tmp_16_cast" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_16_cast_fu_212_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="28" filename="minst/source/test.cpp" linenumber="196" name="exitcond2" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="exitcond2_fu_220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="30" filename="minst/source/test.cpp" linenumber="196" name="column_1" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="column_1_fu_226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="33" filename="minst/source/test.cpp" linenumber="201" name="tmp_8" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_8_fu_232_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="38" filename="minst/source/test.cpp" linenumber="199" name="i_cast" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="i_cast_fu_238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="39" filename="minst/source/test.cpp" linenumber="199" name="exitcond1" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="exitcond1_fu_242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="41" filename="minst/source/test.cpp" linenumber="199" name="i_1" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="i_1_fu_248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="44" filename="minst/source/test.cpp" linenumber="201" name="tmp_4" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_4_fu_254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="49" filename="minst/source/test.cpp" linenumber="200" name="j_cast" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="j_cast_fu_282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="50" filename="minst/source/test.cpp" linenumber="200" name="exitcond" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="exitcond_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="52" filename="minst/source/test.cpp" linenumber="200" name="j_1" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="j_1_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="57" filename="minst/source/test.cpp" linenumber="201" name="tmp_6" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_6_fu_298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="58" filename="minst/source/test.cpp" linenumber="194" name="tmp_10" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_10_fu_303_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="59" filename="minst/source/test.cpp" linenumber="201" name="tmp_11" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_11_fu_312_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="62" filename="minst/source/test.cpp" linenumber="201" name="tmp_9" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="run_fcmp_32ns_32ndEe_U131" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="63" filename="minst/source/test.cpp" linenumber="201" name="maxn_2" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="maxn_2_fu_317_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="69" filename="minst/source/test.cpp" linenumber="203" name="tmp_1" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="run_fcmp_32ns_32ndEe_U131" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="70" filename="minst/source/test.cpp" linenumber="203" name="tmp_2" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="pool2_output_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="71" filename="minst/source/test.cpp" linenumber="203" name="tmp_3_cast" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_3_cast_fu_268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="72" filename="minst/source/test.cpp" linenumber="203" name="tmp_3" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_3_fu_272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="73" filename="minst/source/test.cpp" linenumber="203" name="tmp_18_cast" contextFuncName="MaxPooling2_layer" moduleName="MaxPooling2_layer" rtlName="tmp_18_cast_fu_277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="minst/source/test.cpp" linenumber="223" name="exitcond2" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="exitcond2_fu_385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="9" filename="minst/source/test.cpp" linenumber="223" name="channels_7" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="channels_7_fu_391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="15" filename="minst/source/test.cpp" linenumber="226" name="cnt_1" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="cnt_1_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="16" filename="minst/source/test.cpp" linenumber="223" name="tmp" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_fu_397_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="17" filename="minst/source/test.cpp" linenumber="226" name="tmp_51" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_51_fu_405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="19" filename="minst/source/test.cpp" linenumber="223" name="tmp_52" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_52_fu_410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="20" filename="minst/source/test.cpp" linenumber="226" name="tmp_53" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_53_fu_416_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="22" filename="minst/source/test.cpp" linenumber="223" name="tmp_54" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_54_fu_425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="23" filename="minst/source/test.cpp" linenumber="226" name="tmp_55" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_55_fu_430_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="25" filename="minst/source/test.cpp" linenumber="223" name="tmp_56" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_56_fu_439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="26" filename="minst/source/test.cpp" linenumber="226" name="tmp_57" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_57_fu_444_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="28" filename="minst/source/test.cpp" linenumber="223" name="tmp_58" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_58_fu_469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="29" filename="minst/source/test.cpp" linenumber="226" name="tmp_59" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_59_fu_474_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="31" filename="minst/source/test.cpp" linenumber="223" name="tmp_60" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_60_fu_483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="32" filename="minst/source/test.cpp" linenumber="226" name="tmp_61" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_61_fu_488_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="34" filename="minst/source/test.cpp" linenumber="223" name="tmp_62" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_62_fu_522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="35" filename="minst/source/test.cpp" linenumber="226" name="tmp_63" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_63_fu_527_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="37" filename="minst/source/test.cpp" linenumber="223" name="tmp_64" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_64_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="38" filename="minst/source/test.cpp" linenumber="226" name="tmp_65" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_65_fu_541_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="40" filename="minst/source/test.cpp" linenumber="223" name="tmp_66" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_66_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="41" filename="minst/source/test.cpp" linenumber="226" name="tmp_67" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_67_fu_577_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="43" filename="minst/source/test.cpp" linenumber="223" name="tmp_68" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_68_fu_586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="44" filename="minst/source/test.cpp" linenumber="226" name="tmp_69" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_69_fu_591_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="46" filename="minst/source/test.cpp" linenumber="223" name="tmp_70" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_70_fu_625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="47" filename="minst/source/test.cpp" linenumber="226" name="tmp_71" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_71_fu_630_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="49" filename="minst/source/test.cpp" linenumber="223" name="tmp_72" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_72_fu_639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="50" filename="minst/source/test.cpp" linenumber="226" name="tmp_73" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_73_fu_644_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="52" filename="minst/source/test.cpp" linenumber="223" name="tmp_74" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_74_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="53" filename="minst/source/test.cpp" linenumber="226" name="tmp_75" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_75_fu_683_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="55" filename="minst/source/test.cpp" linenumber="223" name="tmp_76" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_76_fu_692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="56" filename="minst/source/test.cpp" linenumber="226" name="tmp_77" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_77_fu_697_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="58" filename="minst/source/test.cpp" linenumber="223" name="tmp_78" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_78_fu_726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="59" filename="minst/source/test.cpp" linenumber="226" name="tmp_79" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_79_fu_731_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="61" filename="minst/source/test.cpp" linenumber="223" name="tmp_80" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_80_fu_740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="62" filename="minst/source/test.cpp" linenumber="226" name="tmp_81" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_81_fu_745_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="64" filename="minst/source/test.cpp" linenumber="226" name="tmp_s" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_s_fu_550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="65" filename="minst/source/test.cpp" linenumber="226" name="tmp_cast4" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_cast4_fu_653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="67" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_0_s" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_0_s_fu_453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="68" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_0_cast3" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_0_cast3_fu_497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="69" filename="minst/source/test.cpp" linenumber="226" name="tmp_s_107" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_s_107_fu_459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="73" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_0_1" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_0_1_fu_500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="74" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_0_1" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_0_1_fu_464_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="78" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_0_2" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_0_2_fu_506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="79" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_0_2" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_0_2_fu_512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="83" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_0_3" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_0_3_fu_517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="86" filename="minst/source/test.cpp" linenumber="226" name="tmp_1" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_1_fu_656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="88" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_1_s" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_1_s_fu_556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="89" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_1_cast2" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_1_cast2_fu_600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="90" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_1" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_1_fu_562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="94" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_1_1" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_1_1_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="95" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_1_1" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_1_1_fu_567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="99" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_1_2" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_1_2_fu_609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="100" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_1_2" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_1_2_fu_615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="104" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_1_3" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_1_3_fu_620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="107" filename="minst/source/test.cpp" linenumber="226" name="tmp_2" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_2_fu_754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="109" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_2" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_2_fu_662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="110" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_2" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_2_fu_668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="114" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_2_1" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_2_1_fu_706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="115" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_2_1" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_2_1_fu_673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="119" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_2_2" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_2_2_fu_711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="120" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_2_2" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_2_2_fu_716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="124" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_2_3" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_2_3_fu_721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="128" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_3_s" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_3_s_fu_760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="129" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_3_cast1" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_3_cast1_fu_788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="130" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_3" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_3_fu_766_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="134" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_3_1" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_3_1_fu_791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="135" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_3_1" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_3_1_fu_771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="139" filename="minst/source/test.cpp" linenumber="226" name="tmp_38_3_2" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_38_3_2_fu_776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="140" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_3_2" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_3_2_fu_797_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="144" filename="minst/source/test.cpp" linenumber="226" name="tmp_39_3_3" contextFuncName="Flatten_layer" moduleName="Flatten_layer" rtlName="tmp_39_3_3_fu_802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="8" filename="minst/source/test.cpp" linenumber="258" name="exitcond3" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="exitcond3_fu_188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="10" filename="minst/source/test.cpp" linenumber="258" name="i_12" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="i_12_fu_194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="15" filename="minst/source/test.cpp" linenumber="261" name="tmp" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="tmp_fu_200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="16" filename="minst/source/test.cpp" linenumber="261" name="tmp_cast" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="tmp_cast_fu_205_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="21" filename="minst/source/test.cpp" linenumber="260" name="exitcond2" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="exitcond2_fu_209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="23" filename="minst/source/test.cpp" linenumber="260" name="k_1" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="k_1_fu_215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="27" filename="minst/source/test.cpp" linenumber="261" name="tmp_34" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="tmp_34_fu_221_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="28" filename="minst/source/test.cpp" linenumber="260" name="tmp_82" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="tmp_82_fu_226_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="29" filename="minst/source/test.cpp" linenumber="260" name="p_shl_cast" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="p_shl_cast_fu_234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="30" filename="minst/source/test.cpp" linenumber="260" name="tmp_83" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="tmp_83_fu_238_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="31" filename="minst/source/test.cpp" linenumber="261" name="p_shl1_cast" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="p_shl1_cast_fu_246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="32" filename="minst/source/test.cpp" linenumber="261" name="tmp_84" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="tmp_84_fu_250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="33" filename="minst/source/test.cpp" linenumber="261" name="tmp_85" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="tmp_85_fu_256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="34" filename="minst/source/test.cpp" linenumber="261" name="tmp_102_cast" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="tmp_102_cast_fu_261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="39" filename="minst/source/test.cpp" linenumber="261" name="tmp_35" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="run_fmul_32ns_32ncud_U137" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="41" filename="minst/source/test.cpp" linenumber="261" name="tmp_36" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="run_fadd_32ns_32nbkb_U136" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="48" filename="minst/source/test.cpp" linenumber="262" name="tmp_s" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="run_fadd_32ns_32nbkb_U136" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="58" filename="minst/source/test.cpp" linenumber="271" name="index_cast1" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="index_cast1_fu_266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="59" filename="minst/source/test.cpp" linenumber="271" name="exitcond" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="exitcond_fu_270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="61" filename="minst/source/test.cpp" linenumber="271" name="i_1" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="i_1_fu_276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="64" filename="minst/source/test.cpp" linenumber="272" name="tmp_32" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="tmp_32_fu_282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="67" filename="minst/source/test.cpp" linenumber="272" name="tmp_33" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="run_fcmp_32ns_32ndEe_U138" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="68" filename="minst/source/test.cpp" linenumber="272" name="index_1" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="index_1_fu_287_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
<item  id="69" filename="minst/source/test.cpp" linenumber="272" name="maxn_1" contextFuncName="FC2_layer" moduleName="FC2_layer" rtlName="maxn_1_fu_294_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="98" filename="minst/source/test.cpp" linenumber="287" name="tmp" contextFuncName="run" moduleName="run" rtlName="tmp_fu_634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="103" filename="minst/source/test.cpp" linenumber="289" name="tmp_1" contextFuncName="run" moduleName="run" rtlName="tmp_1_fu_644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="104" filename="minst/source/test.cpp" linenumber="289" name="tmp_2" contextFuncName="run" moduleName="run" rtlName="tmp_2_fu_650_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="105" filename="minst/source/test.cpp" linenumber="287" name="tmp_3" contextFuncName="run" moduleName="run" rtlName="tmp_3_fu_654_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="106" filename="minst/source/test.cpp" linenumber="287" name="p_shl_cast" contextFuncName="run" moduleName="run" rtlName="p_shl_cast_fu_658_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="107" filename="minst/source/test.cpp" linenumber="287" name="tmp_6" contextFuncName="run" moduleName="run" rtlName="tmp_6_fu_666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="108" filename="minst/source/test.cpp" linenumber="289" name="p_shl1_cast" contextFuncName="run" moduleName="run" rtlName="p_shl1_cast_fu_670_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="109" filename="minst/source/test.cpp" linenumber="289" name="tmp_7" contextFuncName="run" moduleName="run" rtlName="tmp_7_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="110" filename="minst/source/test.cpp" linenumber="289" name="tmp_8" contextFuncName="run" moduleName="run" rtlName="tmp_8_fu_684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="111" filename="minst/source/test.cpp" linenumber="289" name="tmp_8_cast" contextFuncName="run" moduleName="run" rtlName="tmp_8_cast_fu_690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="114" filename="minst/source/test.cpp" linenumber="290" name="tmp_4" contextFuncName="run" moduleName="run" rtlName="tmp_4_fu_695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="117" filename="minst/source/test.cpp" linenumber="293" name="tmp_5" contextFuncName="run" moduleName="run" rtlName="tmp_5_fu_701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="125" filename="minst/source/test.cpp" linenumber="300" name="" contextFuncName="run" moduleName="run" rtlName="grp_Init_fu_579" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="126" filename="minst/source/test.cpp" linenumber="301" name="" contextFuncName="run" moduleName="run" rtlName="grp_Conv1_layer_fu_542" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="127" filename="minst/source/test.cpp" linenumber="302" name="" contextFuncName="run" moduleName="run" rtlName="grp_MaxPooling1_layer_fu_563" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="128" filename="minst/source/test.cpp" linenumber="303" name="" contextFuncName="run" moduleName="run" rtlName="grp_Conv2_layer_fu_382" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="129" filename="minst/source/test.cpp" linenumber="304" name="" contextFuncName="run" moduleName="run" rtlName="grp_MaxPooling2_layer_fu_571" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="130" filename="minst/source/test.cpp" linenumber="305" name="" contextFuncName="run" moduleName="run" rtlName="grp_Flatten_layer_fu_601" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="134" filename="minst/source/test.cpp" linenumber="237" name="exitcond1_i" contextFuncName="FC1_layer" moduleName="run" rtlName="exitcond1_i_fu_719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="136" filename="minst/source/test.cpp" linenumber="237" name="i" contextFuncName="FC1_layer" moduleName="run" rtlName="i_fu_725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="141" filename="minst/source/test.cpp" linenumber="240" name="tmp_i" contextFuncName="FC1_layer" moduleName="run" rtlName="tmp_i_fu_731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="142" filename="minst/source/test.cpp" linenumber="240" name="tmp_i_cast" contextFuncName="FC1_layer" moduleName="run" rtlName="tmp_i_cast_fu_736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="148" filename="minst/source/test.cpp" linenumber="239" name="exitcond_i" contextFuncName="FC1_layer" moduleName="run" rtlName="exitcond_i_fu_740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="150" filename="minst/source/test.cpp" linenumber="239" name="k" contextFuncName="FC1_layer" moduleName="run" rtlName="k_fu_746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="154" filename="minst/source/test.cpp" linenumber="240" name="tmp_44_i" contextFuncName="FC1_layer" moduleName="run" rtlName="tmp_44_i_fu_752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="156" filename="minst/source/test.cpp" linenumber="240" name="tmp_s" contextFuncName="FC1_layer" moduleName="run" rtlName="tmp_s_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="157" filename="minst/source/test.cpp" linenumber="240" name="tmp_10_cast" contextFuncName="FC1_layer" moduleName="run" rtlName="tmp_10_cast_fu_768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="162" filename="minst/source/test.cpp" linenumber="240" name="tmp_45_i" contextFuncName="FC1_layer" moduleName="run" rtlName="run_fmul_32ns_32ncud_U144" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="164" filename="minst/source/test.cpp" linenumber="240" name="tmp_46_i" contextFuncName="FC1_layer" moduleName="run" rtlName="run_fadd_32ns_32nbkb_U143" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="171" filename="minst/source/test.cpp" linenumber="241" name="tmp_i_3" contextFuncName="FC1_layer" moduleName="run" rtlName="run_fadd_32ns_32nbkb_U143" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="172" filename="minst/source/test.cpp" linenumber="242" name="tmp_42_i" contextFuncName="FC1_layer" moduleName="run" rtlName="run_fcmp_32ns_32ndEe_U145" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="173" filename="minst/source/test.cpp" linenumber="242" name="tmp_43_i" contextFuncName="FC1_layer" moduleName="run" rtlName="tmp_43_i_fu_773_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<item  id="178" filename="minst/source/test.cpp" linenumber="307" name="call_ret" contextFuncName="run" moduleName="run" rtlName="grp_FC2_layer_fu_550" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\Xilinx\HLS\CNN"><\/item>
<\/annotationInfo>
</annotationInfo>
