\doxysection{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+c}
\hypertarget{stm32wlxx__hal__tim__ex_8c_source}{}\label{stm32wlxx__hal__tim__ex_8c_source}\index{Drivers/STM32WLxx\_HAL\_Driver/Src/stm32wlxx\_hal\_tim\_ex.c@{Drivers/STM32WLxx\_HAL\_Driver/Src/stm32wlxx\_hal\_tim\_ex.c}}
\mbox{\hyperlink{stm32wlxx__hal__tim__ex_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00082}00082\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00083}00083\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__hal_8h}{stm32wlxx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00084}00084\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00094}00094\ \textcolor{preprocessor}{\#ifdef\ HAL\_TIM\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00095}00095\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00096}00096\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00097}00097\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00098}00098\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00102}00102\ \textcolor{comment}{/*\ Timeout\ for\ break\ input\ rearm\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00103}00103\ \textcolor{preprocessor}{\#define\ TIM\_BREAKINPUT\_REARM\_TIMEOUT\ \ \ \ 5UL\ }\textcolor{comment}{/*\ 5\ milliseconds\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00107}00107\ \textcolor{comment}{/*\ End\ of\ private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00108}00108\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00109}00109\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00113}00113\ \textcolor{preprocessor}{\#define\ TIM\_GET\_OR1\_MASK(\_\_INSTANCE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00114}00114\ \textcolor{preprocessor}{\ \ (((\_\_INSTANCE\_\_)\ ==\ TIM1)\ ?\ (TIM1\_OR1\_ETR\_ADC\_RMP\ |\ TIM1\_OR1\_TI1\_RMP)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00115}00115\ \textcolor{preprocessor}{\ \ \ ((\_\_INSTANCE\_\_)\ ==\ TIM2)\ ?\ (TIM2\_OR1\_TI4\_RMP\ |\ TIM2\_OR1\_ETR\_RMP)\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00116}00116\ \textcolor{preprocessor}{\ \ \ ((\_\_INSTANCE\_\_)\ ==\ TIM16)\ ?\ TIM16\_OR1\_TI1\_RMP\ :\ TIM17\_OR1\_TI1\_RMP)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00121}00121\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00122}00122\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00123}00123\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TIM\_DMADelayPulseNCplt(\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00124}00124\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TIM\_DMAErrorCCxN(\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00125}00125\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TIM\_CCxNChannelCmd(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ChannelNState);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00126}00126\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00127}00127\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00162}00162\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_ga9edc6a00a673eb7c07b0c3cf86a95169}{HAL\_TIMEx\_HallSensor\_Init}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{structTIM__HallSensor__InitTypeDef}{TIM\_HallSensor\_InitTypeDef}}\ *sConfig)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00163}00163\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00164}00164\ \ \ \mbox{\hyperlink{structTIM__OC__InitTypeDef}{TIM\_OC\_InitTypeDef}}\ OC\_Config;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00165}00165\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00166}00166\ \ \ \textcolor{comment}{/*\ Check\ the\ TIM\ handle\ allocation\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00167}00167\ \ \ \textcolor{keywordflow}{if}\ (htim\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00168}00168\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00169}00169\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00170}00170\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00171}00171\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00172}00172\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00173}00173\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00174}00174\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga51e09bf84a3abf86e47fa45047fd6506}{IS\_TIM\_COUNTER\_MODE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{structTIM__Base__InitTypeDef_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00175}00175\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_gac7f7ba7f6f173631c81176d4602c2f11}{IS\_TIM\_CLOCKDIVISION\_DIV}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{structTIM__Base__InitTypeDef_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00176}00176\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_gab99bb1fa5b82450c33c693d19c2893e7}{IS\_TIM\_AUTORELOAD\_PRELOAD}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}.\mbox{\hyperlink{structTIM__Base__InitTypeDef_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00177}00177\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga346707dd1b0915436ca3f58dcfbef3d5}{IS\_TIM\_IC\_POLARITY}}(sConfig-\/>\mbox{\hyperlink{structTIM__HallSensor__InitTypeDef_ac1191c7421a3ca4c53ec7875870812e5}{IC1Polarity}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00178}00178\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga86558ff4924a0526ce7593db238a17ab}{IS\_TIM\_IC\_PRESCALER}}(sConfig-\/>\mbox{\hyperlink{structTIM__HallSensor__InitTypeDef_aa913a8df0a4c97fefa87ff760fae10cb}{IC1Prescaler}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00179}00179\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga3844dc9afbc0894bf6ba16f1d3cb656c}{IS\_TIM\_IC\_FILTER}}(sConfig-\/>\mbox{\hyperlink{structTIM__HallSensor__InitTypeDef_a5efa2ad5085fe72fb0b5dc2e2fc61def}{IC1Filter}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00180}00180\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00181}00181\ \ \ \textcolor{keywordflow}{if}\ (htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}}\ ==\ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00182}00182\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00183}00183\ \ \ \ \ \textcolor{comment}{/*\ Allocate\ lock\ resource\ and\ initialize\ it\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00184}00184\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00186}00186\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00187}00187\ \ \ \ \ \textcolor{comment}{/*\ Reset\ interrupt\ callbacks\ to\ legacy\ week\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00188}00188\ \ \ \ \ TIM\_ResetCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00189}00189\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00190}00190\ \ \ \ \ \textcolor{keywordflow}{if}\ (htim-\/>HallSensor\_MspInitCallback\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00191}00191\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00192}00192\ \ \ \ \ \ \ htim-\/>HallSensor\_MspInitCallback\ =\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_ga88d9e7c4bc86e1a1190fda06e04552ea}{HAL\_TIMEx\_HallSensor\_MspInit}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00193}00193\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00194}00194\ \ \ \ \ \textcolor{comment}{/*\ Init\ the\ low\ level\ hardware\ :\ GPIO,\ CLOCK,\ NVIC\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00195}00195\ \ \ \ \ htim-\/>HallSensor\_MspInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00196}00196\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00197}00197\ \ \ \ \ \textcolor{comment}{/*\ Init\ the\ low\ level\ hardware\ :\ GPIO,\ CLOCK,\ NVIC\ and\ DMA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00198}00198\ \ \ \ \ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_ga88d9e7c4bc86e1a1190fda06e04552ea}{HAL\_TIMEx\_HallSensor\_MspInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00199}00199\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00200}00200\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00201}00201\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00202}00202\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00203}00203\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00204}00204\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00205}00205\ \ \ \textcolor{comment}{/*\ Configure\ the\ Time\ base\ in\ the\ Encoder\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00206}00206\ \ \ \mbox{\hyperlink{group__TIM__Private__Functions_ga057e4b4da135186e8fb88327c5fd0684}{TIM\_Base\_SetConfig}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ \&htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a21046dd4833b51c8e3f5c82ea134d03c}{Init}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00207}00207\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00208}00208\ \ \ \textcolor{comment}{/*\ Configure\ the\ Channel\ 1\ as\ Input\ Channel\ to\ interface\ with\ the\ three\ Outputs\ of\ the\ \ Hall\ sensor\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00209}00209\ \ \ \mbox{\hyperlink{group__TIM__Private__Functions_ga83c847710a92f0558c862dd0dc889ff3}{TIM\_TI1\_SetConfig}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ sConfig-\/>\mbox{\hyperlink{structTIM__HallSensor__InitTypeDef_ac1191c7421a3ca4c53ec7875870812e5}{IC1Polarity}},\ \mbox{\hyperlink{group__TIM__Input__Capture__Selection_ga9e0191bbf1a82dd9150b9283c39276e7}{TIM\_ICSELECTION\_TRC}},\ sConfig-\/>\mbox{\hyperlink{structTIM__HallSensor__InitTypeDef_a5efa2ad5085fe72fb0b5dc2e2fc61def}{IC1Filter}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00210}00210\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00211}00211\ \ \ \textcolor{comment}{/*\ Reset\ the\ IC1PSC\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00212}00212\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}}\ \&=\ \string~TIM\_CCMR1\_IC1PSC;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00213}00213\ \ \ \textcolor{comment}{/*\ Set\ the\ IC1PSC\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00214}00214\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_adb72f64492a75e780dd2294075c70fed}{CCMR1}}\ |=\ sConfig-\/>\mbox{\hyperlink{structTIM__HallSensor__InitTypeDef_aa913a8df0a4c97fefa87ff760fae10cb}{IC1Prescaler}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00215}00215\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00216}00216\ \ \ \textcolor{comment}{/*\ Enable\ the\ Hall\ sensor\ interface\ (XOR\ function\ of\ the\ three\ inputs)\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00217}00217\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}\ |=\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00218}00218\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00219}00219\ \ \ \textcolor{comment}{/*\ Select\ the\ TIM\_TS\_TI1F\_ED\ signal\ as\ Input\ trigger\ for\ the\ TIM\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00220}00220\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&=\ \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00221}00221\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ |=\ \mbox{\hyperlink{group__TIM__Trigger__Selection_ga8c89554efc693e679c94b5a749af123c}{TIM\_TS\_TI1F\_ED}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00222}00222\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00223}00223\ \ \ \textcolor{comment}{/*\ Use\ the\ TIM\_TS\_TI1F\_ED\ signal\ to\ reset\ the\ TIM\ counter\ each\ edge\ detection\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00224}00224\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&=\ \string~TIM\_SMCR\_SMS;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00225}00225\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ |=\ \mbox{\hyperlink{group__TIM__Slave__Mode_ga9f28e350c0560dc550f5c0d2f8b39ba7}{TIM\_SLAVEMODE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00226}00226\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00227}00227\ \ \ \textcolor{comment}{/*\ Program\ channel\ 2\ in\ PWM\ 2\ mode\ with\ the\ desired\ Commutation\_Delay*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00228}00228\ \ \ OC\_Config.\mbox{\hyperlink{structTIM__OC__InitTypeDef_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}}\ =\ \mbox{\hyperlink{group__TIM__Output__Fast__State_ga71429b63f2a6604171ccfd3a91ccf43a}{TIM\_OCFAST\_DISABLE}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00229}00229\ \ \ OC\_Config.\mbox{\hyperlink{structTIM__OC__InitTypeDef_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}}\ =\ \mbox{\hyperlink{group__TIM__Output__Compare__Idle__State_ga56505fe4142096454f1da97683ce8bc2}{TIM\_OCIDLESTATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00230}00230\ \ \ OC\_Config.\mbox{\hyperlink{structTIM__OC__InitTypeDef_add4ac9143086c89effbede5c54e958bf}{OCMode}}\ =\ \mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_ga88ce4251743c2c07e19fdd5a0a310580}{TIM\_OCMODE\_PWM2}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00231}00231\ \ \ OC\_Config.\mbox{\hyperlink{structTIM__OC__InitTypeDef_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}}\ =\ \mbox{\hyperlink{group__TIM__Output__Compare__N__Idle__State_ga7586655652e3c3f1cb4af1ed59d25901}{TIM\_OCNIDLESTATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00232}00232\ \ \ OC\_Config.\mbox{\hyperlink{structTIM__OC__InitTypeDef_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}}\ =\ \mbox{\hyperlink{group__TIM__Output__Compare__N__Polarity_gad5dbeb61519e4fd55db3a4d136e96316}{TIM\_OCNPOLARITY\_HIGH}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00233}00233\ \ \ OC\_Config.\mbox{\hyperlink{structTIM__OC__InitTypeDef_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}}\ =\ \mbox{\hyperlink{group__TIM__Output__Compare__Polarity_ga5887380660b742f0045e9695914231b8}{TIM\_OCPOLARITY\_HIGH}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00234}00234\ \ \ OC\_Config.\mbox{\hyperlink{structTIM__OC__InitTypeDef_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}}\ =\ sConfig-\/>\mbox{\hyperlink{structTIM__HallSensor__InitTypeDef_a5d74bf14283eb95439d6d37952274f07}{Commutation\_Delay}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00235}00235\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00236}00236\ \ \ \mbox{\hyperlink{group__TIM__Private__Functions_ga20370137a5c000fa4739d30669e67b8c}{TIM\_OC2\_SetConfig}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ \&OC\_Config);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00238}00238\ \ \ \textcolor{comment}{/*\ Select\ OC2REF\ as\ trigger\ output\ on\ TRGO:\ write\ the\ MMS\ bits\ in\ the\ TIMx\_CR2}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00239}00239\ \textcolor{comment}{\ \ \ \ register\ to\ 101\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00240}00240\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}\ \&=\ \string~TIM\_CR2\_MMS;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00241}00241\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}\ |=\ \mbox{\hyperlink{group__TIM__Master__Mode__Selection_gaaedc4b3f4c5c3c8b45a2cf1b73e33c0a}{TIM\_TRGO\_OC2REF}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00242}00242\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00243}00243\ \ \ \textcolor{comment}{/*\ Initialize\ the\ DMA\ burst\ operation\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00244}00244\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00246}00246\ \ \ \textcolor{comment}{/*\ Initialize\ the\ TIM\ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00247}00247\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00248}00248\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00249}00249\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00250}00250\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00251}00251\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00252}00252\ \ \ \textcolor{comment}{/*\ Initialize\ the\ TIM\ state*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00253}00253\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00254}00254\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00255}00255\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00256}00256\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00257}00257\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00263}00263\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_ga61f3c18eb8fe53b65b55ec855072631d}{HAL\_TIMEx\_HallSensor\_DeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00264}00264\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00265}00265\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00266}00266\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_gaba506eb03409b21388d7c5a6401a4f98}{IS\_TIM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00267}00267\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00268}00268\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00269}00269\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00270}00270\ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Peripheral\ Clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00271}00271\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00272}00272\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00273}00273\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00274}00274\ \ \ \textcolor{keywordflow}{if}\ (htim-\/>HallSensor\_MspDeInitCallback\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00275}00275\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00276}00276\ \ \ \ \ htim-\/>HallSensor\_MspDeInitCallback\ =\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_gac19734439bdfa549b7fb5d85f3c0720d}{HAL\_TIMEx\_HallSensor\_MspDeInit}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00277}00277\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00278}00278\ \ \ \textcolor{comment}{/*\ DeInit\ the\ low\ level\ hardware\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00279}00279\ \ \ htim-\/>HallSensor\_MspDeInitCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00280}00280\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00281}00281\ \ \ \textcolor{comment}{/*\ DeInit\ the\ low\ level\ hardware:\ GPIO,\ CLOCK,\ NVIC\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00282}00282\ \ \ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_gac19734439bdfa549b7fb5d85f3c0720d}{HAL\_TIMEx\_HallSensor\_MspDeInit}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00283}00283\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00284}00284\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00285}00285\ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ burst\ operation\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00286}00286\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{HAL\_DMA\_BURST\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00287}00287\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00288}00288\ \ \ \textcolor{comment}{/*\ Change\ the\ TIM\ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00289}00289\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00290}00290\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00291}00291\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00292}00292\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00293}00293\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00294}00294\ \ \ \textcolor{comment}{/*\ Change\ TIM\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00295}00295\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00296}00296\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00297}00297\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00298}00298\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00299}00299\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00300}00300\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00301}00301\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00302}00302\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00308}00308\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_ga88d9e7c4bc86e1a1190fda06e04552ea}{HAL\_TIMEx\_HallSensor\_MspInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00309}00309\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00310}00310\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00311}00311\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00312}00312\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00313}00313\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00314}00314\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_TIMEx\_HallSensor\_MspInit\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00315}00315\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00316}00316\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00317}00317\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00323}00323\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_gac19734439bdfa549b7fb5d85f3c0720d}{HAL\_TIMEx\_HallSensor\_MspDeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00324}00324\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00325}00325\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00326}00326\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00327}00327\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00328}00328\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00329}00329\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_TIMEx\_HallSensor\_MspDeInit\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00330}00330\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00331}00331\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00332}00332\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00338}00338\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_ga9f4bfa2a4b890a2219ca927bbbb455fc}{HAL\_TIMEx\_HallSensor\_Start}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00339}00339\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00340}00340\ \ \ uint32\_t\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00341}00341\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ channel\_1\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00342}00342\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ channel\_2\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00343}00343\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ complementary\_channel\_1\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00344}00344\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ complementary\_channel\_2\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00345}00345\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00346}00346\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00347}00347\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00348}00348\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00349}00349\ \ \ \textcolor{comment}{/*\ Check\ the\ TIM\ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00350}00350\ \ \ \textcolor{keywordflow}{if}\ ((channel\_1\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00351}00351\ \ \ \ \ \ \ ||\ (channel\_2\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00352}00352\ \ \ \ \ \ \ ||\ (complementary\_channel\_1\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00353}00353\ \ \ \ \ \ \ ||\ (complementary\_channel\_2\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00354}00354\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00355}00355\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00356}00356\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00357}00357\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00358}00358\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00359}00359\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00360}00360\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00361}00361\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00362}00362\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00363}00363\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00364}00364\ \ \ \textcolor{comment}{/*\ Enable\ the\ Input\ Capture\ channel\ 1}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00365}00365\ \textcolor{comment}{\ \ (in\ the\ Hall\ Sensor\ Interface\ the\ three\ possible\ channels\ that\ can\ be\ used\ are\ TIM\_CHANNEL\_1,}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00366}00366\ \textcolor{comment}{\ \ TIM\_CHANNEL\_2\ and\ TIM\_CHANNEL\_3)\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00367}00367\ \ \ \mbox{\hyperlink{group__TIM__Private__Functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__Channel__CC__State_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00368}00368\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00369}00369\ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral,\ except\ in\ trigger\ mode\ where\ enable\ is\ automatically\ done\ with\ trigger\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00370}00370\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00371}00371\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00372}00372\ \ \ \ \ tmpsmcr\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00373}00373\ \ \ \ \ \textcolor{keywordflow}{if}\ (!\mbox{\hyperlink{group__TIM__Private__Macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00374}00374\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00375}00375\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00376}00376\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00377}00377\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00378}00378\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00379}00379\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00380}00380\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00381}00381\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00382}00382\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00383}00383\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00384}00384\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00385}00385\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00386}00386\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00392}00392\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_ga714c2a7a51f4ab61b04df84ab182eb86}{HAL\_TIMEx\_HallSensor\_Stop}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00393}00393\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00394}00394\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00395}00395\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00396}00396\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00397}00397\ \ \ \textcolor{comment}{/*\ Disable\ the\ Input\ Capture\ channels\ 1,\ 2\ and\ 3}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00398}00398\ \textcolor{comment}{\ \ (in\ the\ Hall\ Sensor\ Interface\ the\ three\ possible\ channels\ that\ can\ be\ used\ are\ TIM\_CHANNEL\_1,}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00399}00399\ \textcolor{comment}{\ \ TIM\_CHANNEL\_2\ and\ TIM\_CHANNEL\_3)\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00400}00400\ \ \ \mbox{\hyperlink{group__TIM__Private__Functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__Channel__CC__State_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00401}00401\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00402}00402\ \ \ \textcolor{comment}{/*\ Disable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00403}00403\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00404}00404\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00405}00405\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00406}00406\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00407}00407\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00408}00408\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00409}00409\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00410}00410\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00411}00411\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00412}00412\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00413}00413\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00414}00414\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00420}00420\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_gaf3e7068c5bc6fc74e016cc8e990cbb02}{HAL\_TIMEx\_HallSensor\_Start\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00421}00421\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00422}00422\ \ \ uint32\_t\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00423}00423\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ channel\_1\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00424}00424\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ channel\_2\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00425}00425\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ complementary\_channel\_1\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00426}00426\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ complementary\_channel\_2\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00427}00427\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00428}00428\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00429}00429\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00430}00430\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00431}00431\ \ \ \textcolor{comment}{/*\ Check\ the\ TIM\ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00432}00432\ \ \ \textcolor{keywordflow}{if}\ ((channel\_1\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00433}00433\ \ \ \ \ \ \ ||\ (channel\_2\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00434}00434\ \ \ \ \ \ \ ||\ (complementary\_channel\_1\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00435}00435\ \ \ \ \ \ \ ||\ (complementary\_channel\_2\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00436}00436\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00437}00437\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00438}00438\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00439}00439\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00440}00440\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00441}00441\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00442}00442\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00443}00443\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00444}00444\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00445}00445\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00446}00446\ \ \ \textcolor{comment}{/*\ Enable\ the\ capture\ compare\ Interrupts\ 1\ event\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00447}00447\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00448}00448\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00449}00449\ \ \ \textcolor{comment}{/*\ Enable\ the\ Input\ Capture\ channel\ 1}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00450}00450\ \textcolor{comment}{\ \ (in\ the\ Hall\ Sensor\ Interface\ the\ three\ possible\ channels\ that\ can\ be\ used\ are\ TIM\_CHANNEL\_1,}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00451}00451\ \textcolor{comment}{\ \ TIM\_CHANNEL\_2\ and\ TIM\_CHANNEL\_3)\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00452}00452\ \ \ \mbox{\hyperlink{group__TIM__Private__Functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__Channel__CC__State_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00453}00453\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00454}00454\ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral,\ except\ in\ trigger\ mode\ where\ enable\ is\ automatically\ done\ with\ trigger\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00455}00455\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00456}00456\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00457}00457\ \ \ \ \ tmpsmcr\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00458}00458\ \ \ \ \ \textcolor{keywordflow}{if}\ (!\mbox{\hyperlink{group__TIM__Private__Macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00459}00459\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00460}00460\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00461}00461\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00462}00462\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00463}00463\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00464}00464\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00465}00465\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00466}00466\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00467}00467\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00468}00468\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00469}00469\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00470}00470\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00471}00471\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00477}00477\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_gac6ab7ab0cada425a8d4deb637bd2ad71}{HAL\_TIMEx\_HallSensor\_Stop\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00478}00478\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00479}00479\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00480}00480\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00481}00481\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00482}00482\ \ \ \textcolor{comment}{/*\ Disable\ the\ Input\ Capture\ channel\ 1}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00483}00483\ \textcolor{comment}{\ \ (in\ the\ Hall\ Sensor\ Interface\ the\ three\ possible\ channels\ that\ can\ be\ used\ are\ TIM\_CHANNEL\_1,}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00484}00484\ \textcolor{comment}{\ \ TIM\_CHANNEL\_2\ and\ TIM\_CHANNEL\_3)\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00485}00485\ \ \ \mbox{\hyperlink{group__TIM__Private__Functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__Channel__CC__State_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00486}00486\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00487}00487\ \ \ \textcolor{comment}{/*\ Disable\ the\ capture\ compare\ Interrupts\ event\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00488}00488\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00489}00489\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00490}00490\ \ \ \textcolor{comment}{/*\ Disable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00491}00491\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00492}00492\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00493}00493\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00494}00494\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00495}00495\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00496}00496\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00497}00497\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00498}00498\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00499}00499\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00500}00500\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00501}00501\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00502}00502\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00510}00510\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_ga3d0d063498f6888d61411d56380f5211}{HAL\_TIMEx\_HallSensor\_Start\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ *pData,\ uint16\_t\ Length)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00511}00511\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00512}00512\ \ \ uint32\_t\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00513}00513\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ channel\_1\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00514}00514\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ complementary\_channel\_1\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00515}00515\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00516}00516\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00517}00517\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00518}00518\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00519}00519\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00520}00520\ \ \ \textcolor{keywordflow}{if}\ ((channel\_1\_state\ ==\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00521}00521\ \ \ \ \ \ \ ||\ (complementary\_channel\_1\_state\ ==\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00522}00522\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00523}00523\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00524}00524\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00525}00525\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((channel\_1\_state\ ==\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00526}00526\ \ \ \ \ \ \ \ \ \ \ \ \&\&\ (complementary\_channel\_1\_state\ ==\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00527}00527\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00528}00528\ \ \ \ \ \textcolor{keywordflow}{if}\ ((pData\ ==\ NULL)\ \&\&\ (Length\ >\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00529}00529\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00530}00530\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00531}00531\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00532}00532\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00533}00533\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00534}00534\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00535}00535\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00536}00536\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00537}00537\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00538}00538\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00539}00539\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00540}00540\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00541}00541\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00542}00542\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00543}00543\ \ \ \textcolor{comment}{/*\ Enable\ the\ Input\ Capture\ channel\ 1}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00544}00544\ \textcolor{comment}{\ \ (in\ the\ Hall\ Sensor\ Interface\ the\ three\ possible\ channels\ that\ can\ be\ used\ are\ TIM\_CHANNEL\_1,}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00545}00545\ \textcolor{comment}{\ \ TIM\_CHANNEL\_2\ and\ TIM\_CHANNEL\_3)\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00546}00546\ \ \ \mbox{\hyperlink{group__TIM__Private__Functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__Channel__CC__State_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00547}00547\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00548}00548\ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ Input\ Capture\ 1\ Callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00549}00549\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ =\ \mbox{\hyperlink{group__TIM__Private__Functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00550}00550\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ =\ \mbox{\hyperlink{group__TIM__Private__Functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00551}00551\ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ error\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00552}00552\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ =\ \mbox{\hyperlink{group__TIM__Private__Functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}}\ ;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00553}00553\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00554}00554\ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ channel\ for\ Capture\ 1*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00555}00555\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}],\ (uint32\_t)\&htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}},\ (uint32\_t)pData,\ Length)\ !=\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00556}00556\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00557}00557\ \ \ \ \ \textcolor{comment}{/*\ Return\ error\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00558}00558\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00559}00559\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00560}00560\ \ \ \textcolor{comment}{/*\ Enable\ the\ capture\ compare\ 1\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00561}00561\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00562}00562\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00563}00563\ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral,\ except\ in\ trigger\ mode\ where\ enable\ is\ automatically\ done\ with\ trigger\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00564}00564\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00565}00565\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00566}00566\ \ \ \ \ tmpsmcr\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00567}00567\ \ \ \ \ \textcolor{keywordflow}{if}\ (!\mbox{\hyperlink{group__TIM__Private__Macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00568}00568\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00569}00569\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00570}00570\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00571}00571\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00572}00572\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00573}00573\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00574}00574\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00575}00575\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00576}00576\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00577}00577\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00578}00578\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00579}00579\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00580}00580\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00586}00586\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group1_gab361d1aa6e0eb244886b93908beded6f}{HAL\_TIMEx\_HallSensor\_Stop\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00587}00587\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00588}00588\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00589}00589\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00590}00590\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00591}00591\ \ \ \textcolor{comment}{/*\ Disable\ the\ Input\ Capture\ channel\ 1}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00592}00592\ \textcolor{comment}{\ \ (in\ the\ Hall\ Sensor\ Interface\ the\ three\ possible\ channels\ that\ can\ be\ used\ are\ TIM\_CHANNEL\_1,}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00593}00593\ \textcolor{comment}{\ \ TIM\_CHANNEL\_2\ and\ TIM\_CHANNEL\_3)\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00594}00594\ \ \ \mbox{\hyperlink{group__TIM__Private__Functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__Channel__CC__State_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00595}00595\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00596}00596\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00597}00597\ \ \ \textcolor{comment}{/*\ Disable\ the\ capture\ compare\ Interrupts\ 1\ event\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00598}00598\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00599}00599\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00600}00600\ \ \ (void)\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00601}00601\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00602}00602\ \ \ \textcolor{comment}{/*\ Disable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00603}00603\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00604}00604\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00605}00605\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00606}00606\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00607}00607\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00608}00608\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00609}00609\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00610}00610\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00611}00611\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00612}00612\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00648}00648\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group2_ga56d25f544564ef28a66dca7ec150de00}{HAL\_TIMEx\_OCN\_Start}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00649}00649\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00650}00650\ \ \ uint32\_t\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00651}00651\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00652}00652\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00653}00653\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00654}00654\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00655}00655\ \ \ \textcolor{comment}{/*\ Check\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00656}00656\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ Channel)\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00657}00657\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00658}00658\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00659}00659\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00660}00660\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00661}00661\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00662}00662\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ Channel,\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00663}00663\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00664}00664\ \ \ \textcolor{comment}{/*\ Enable\ the\ Capture\ compare\ channel\ N\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00665}00665\ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00666}00666\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00667}00667\ \ \ \textcolor{comment}{/*\ Enable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00668}00668\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00669}00669\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00670}00670\ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral,\ except\ in\ trigger\ mode\ where\ enable\ is\ automatically\ done\ with\ trigger\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00671}00671\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00672}00672\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00673}00673\ \ \ \ \ tmpsmcr\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00674}00674\ \ \ \ \ \textcolor{keywordflow}{if}\ (!\mbox{\hyperlink{group__TIM__Private__Macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00675}00675\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00676}00676\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00677}00677\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00678}00678\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00679}00679\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00680}00680\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00681}00681\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00682}00682\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00683}00683\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00684}00684\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00685}00685\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00686}00686\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00687}00687\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00699}00699\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group2_ga576cb1c3e40fc49555f232773cb2cdbc}{HAL\_TIMEx\_OCN\_Stop}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00700}00700\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00701}00701\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00702}00702\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00703}00703\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00704}00704\ \ \ \textcolor{comment}{/*\ Disable\ the\ Capture\ compare\ channel\ N\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00705}00705\ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00706}00706\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00707}00707\ \ \ \textcolor{comment}{/*\ Disable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00708}00708\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00709}00709\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00710}00710\ \ \ \textcolor{comment}{/*\ Disable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00711}00711\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00712}00712\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00713}00713\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00714}00714\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ Channel,\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00715}00715\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00716}00716\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00717}00717\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00718}00718\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00719}00719\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00731}00731\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group2_ga2f4d7c285095d5293b81d2e11cd991af}{HAL\_TIMEx\_OCN\_Start\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00732}00732\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00733}00733\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00734}00734\ \ \ uint32\_t\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00735}00735\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00736}00736\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00737}00737\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00738}00738\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00739}00739\ \ \ \textcolor{comment}{/*\ Check\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00740}00740\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ Channel)\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00741}00741\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00742}00742\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00743}00743\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00744}00744\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00745}00745\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00746}00746\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ Channel,\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00747}00747\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00748}00748\ \ \ \textcolor{keywordflow}{switch}\ (Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00749}00749\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00750}00750\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00751}00751\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00752}00752\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Output\ Compare\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00753}00753\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00754}00754\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00755}00755\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00756}00756\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00757}00757\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00758}00758\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00759}00759\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Output\ Compare\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00760}00760\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00761}00761\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00762}00762\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00763}00763\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00764}00764\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00765}00765\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00766}00766\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Output\ Compare\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00767}00767\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00768}00768\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00769}00769\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00770}00770\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00771}00771\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00772}00772\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00773}00773\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00774}00774\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00775}00775\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00776}00776\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00777}00777\ \ \ \textcolor{keywordflow}{if}\ (status\ ==\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00778}00778\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00779}00779\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Break\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00780}00780\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga351a8f27975e0af87f4bb37a4feaa636}{TIM\_IT\_BREAK}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00781}00781\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00782}00782\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Capture\ compare\ channel\ N\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00783}00783\ \ \ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00784}00784\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00785}00785\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00786}00786\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00787}00787\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00788}00788\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral,\ except\ in\ trigger\ mode\ where\ enable\ is\ automatically\ done\ with\ trigger\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00789}00789\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00790}00790\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00791}00791\ \ \ \ \ \ \ tmpsmcr\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00792}00792\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (!\mbox{\hyperlink{group__TIM__Private__Macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00793}00793\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00794}00794\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00795}00795\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00796}00796\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00797}00797\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00798}00798\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00799}00799\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00800}00800\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00801}00801\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00802}00802\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00803}00803\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00804}00804\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00805}00805\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00806}00806\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00818}00818\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group2_gabe91877781dbd7fb9fdd63262e6ea10f}{HAL\_TIMEx\_OCN\_Stop\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00819}00819\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00820}00820\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00821}00821\ \ \ uint32\_t\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00822}00822\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00823}00823\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00824}00824\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00825}00825\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00826}00826\ \ \ \textcolor{keywordflow}{switch}\ (Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00827}00827\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00828}00828\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00829}00829\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00830}00830\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Output\ Compare\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00831}00831\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00832}00832\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00833}00833\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00834}00834\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00835}00835\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00836}00836\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00837}00837\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Output\ Compare\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00838}00838\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00839}00839\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00840}00840\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00841}00841\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00842}00842\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00843}00843\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00844}00844\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Output\ Compare\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00845}00845\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00846}00846\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00847}00847\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00848}00848\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00849}00849\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00850}00850\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00851}00851\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00852}00852\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00853}00853\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00854}00854\ \ \ \textcolor{keywordflow}{if}\ (status\ ==\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00855}00855\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00856}00856\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Capture\ compare\ channel\ N\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00857}00857\ \ \ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00858}00858\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00859}00859\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Break\ interrupt\ (only\ if\ no\ more\ channel\ is\ active)\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00860}00860\ \ \ \ \ tmpccer\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00861}00861\ \ \ \ \ \textcolor{keywordflow}{if}\ ((tmpccer\ \&\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\_CCER\_CC1NE}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a784649120eddec31998f34323d4156}{TIM\_CCER\_CC2NE}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\_CCER\_CC3NE}}))\ ==\ (uint32\_t)\mbox{\hyperlink{group__Exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00862}00862\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00863}00863\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga351a8f27975e0af87f4bb37a4feaa636}{TIM\_IT\_BREAK}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00864}00864\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00865}00865\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00866}00866\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00867}00867\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00868}00868\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00869}00869\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00870}00870\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00871}00871\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00872}00872\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00873}00873\ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ Channel,\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00874}00874\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00875}00875\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00876}00876\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00877}00877\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00878}00878\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00879}00879\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00893}00893\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group2_gacf9eba45624d72a463fd0f950cf72964}{HAL\_TIMEx\_OCN\_Start\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ uint32\_t\ *pData,\ uint16\_t\ Length)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00894}00894\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00895}00895\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00896}00896\ \ \ uint32\_t\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00897}00897\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00898}00898\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00899}00899\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00900}00900\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00901}00901\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00902}00902\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ Channel)\ ==\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00903}00903\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00904}00904\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00905}00905\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00906}00906\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ Channel)\ ==\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00907}00907\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00908}00908\ \ \ \ \ \textcolor{keywordflow}{if}\ ((pData\ ==\ NULL)\ \&\&\ (Length\ >\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00909}00909\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00910}00910\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00911}00911\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00912}00912\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00913}00913\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00914}00914\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ Channel,\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00915}00915\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00916}00916\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00917}00917\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00918}00918\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00919}00919\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00920}00920\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00921}00921\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00922}00922\ \ \ \textcolor{keywordflow}{switch}\ (Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00923}00923\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00924}00924\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00925}00925\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00926}00926\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ compare\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00927}00927\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ =\ TIM\_DMADelayPulseNCplt;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00928}00928\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ =\ \mbox{\hyperlink{group__TIM__Private__Functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00929}00929\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00930}00930\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ error\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00931}00931\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ =\ TIM\_DMAErrorCCxN\ ;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00932}00932\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00933}00933\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00934}00934\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}],\ (uint32\_t)pData,\ (uint32\_t)\&htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}},}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00935}00935\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Length)\ !=\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00936}00936\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00937}00937\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Return\ error\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00938}00938\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00939}00939\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00940}00940\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Output\ Compare\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00941}00941\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00942}00942\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00943}00943\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00944}00944\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00945}00945\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00946}00946\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00947}00947\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ compare\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00948}00948\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ =\ TIM\_DMADelayPulseNCplt;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00949}00949\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ =\ \mbox{\hyperlink{group__TIM__Private__Functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00950}00950\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00951}00951\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ error\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00952}00952\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ =\ TIM\_DMAErrorCCxN\ ;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00953}00953\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00954}00954\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00955}00955\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}],\ (uint32\_t)pData,\ (uint32\_t)\&htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}},}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00956}00956\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Length)\ !=\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00957}00957\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00958}00958\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Return\ error\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00959}00959\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00960}00960\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00961}00961\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Output\ Compare\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00962}00962\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00963}00963\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00964}00964\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00965}00965\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00966}00966\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00967}00967\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00968}00968\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ compare\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00969}00969\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ =\ TIM\_DMADelayPulseNCplt;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00970}00970\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ =\ \mbox{\hyperlink{group__TIM__Private__Functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00971}00971\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00972}00972\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ error\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00973}00973\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ =\ TIM\_DMAErrorCCxN\ ;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00974}00974\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00975}00975\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00976}00976\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}],\ (uint32\_t)pData,\ (uint32\_t)\&htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a27a478cc47a3dff478555ccb985b06a2}{CCR3}},}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00977}00977\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Length)\ !=\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00978}00978\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00979}00979\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Return\ error\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00980}00980\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00981}00981\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00982}00982\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Output\ Compare\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00983}00983\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00984}00984\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00985}00985\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00986}00986\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00987}00987\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00988}00988\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00989}00989\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00990}00990\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00991}00991\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00992}00992\ \ \ \textcolor{keywordflow}{if}\ (status\ ==\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00993}00993\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00994}00994\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Capture\ compare\ channel\ N\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00995}00995\ \ \ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00996}00996\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00997}00997\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00998}00998\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l00999}00999\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01000}01000\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral,\ except\ in\ trigger\ mode\ where\ enable\ is\ automatically\ done\ with\ trigger\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01001}01001\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01002}01002\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01003}01003\ \ \ \ \ \ \ tmpsmcr\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01004}01004\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (!\mbox{\hyperlink{group__TIM__Private__Macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01005}01005\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01006}01006\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01007}01007\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01008}01008\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01009}01009\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01010}01010\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01011}01011\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01012}01012\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01013}01013\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01014}01014\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01015}01015\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01016}01016\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01017}01017\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01018}01018\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01030}01030\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group2_ga09216649456d28828492740232b275fd}{HAL\_TIMEx\_OCN\_Stop\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01031}01031\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01032}01032\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01033}01033\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01034}01034\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01035}01035\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01036}01036\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01037}01037\ \ \ \textcolor{keywordflow}{switch}\ (Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01038}01038\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01039}01039\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01040}01040\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01041}01041\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Output\ Compare\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01042}01042\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01043}01043\ \ \ \ \ \ \ (void)\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01044}01044\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01045}01045\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01046}01046\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01047}01047\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01048}01048\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01049}01049\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Output\ Compare\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01050}01050\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01051}01051\ \ \ \ \ \ \ (void)\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01052}01052\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01053}01053\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01054}01054\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01055}01055\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01056}01056\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01057}01057\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Output\ Compare\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01058}01058\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01059}01059\ \ \ \ \ \ \ (void)\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01060}01060\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01061}01061\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01062}01062\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01063}01063\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01064}01064\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01065}01065\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01066}01066\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01067}01067\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01068}01068\ \ \ \textcolor{keywordflow}{if}\ (status\ ==\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01069}01069\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01070}01070\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Capture\ compare\ channel\ N\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01071}01071\ \ \ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01072}01072\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01073}01073\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01074}01074\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01075}01075\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01076}01076\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01077}01077\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01078}01078\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01079}01079\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01080}01080\ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ Channel,\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01081}01081\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01082}01082\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01083}01083\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01084}01084\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01085}01085\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01086}01086\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01131}01131\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group3_ga4f2b0bb4b66a5acd76eac4e8d32cc498}{HAL\_TIMEx\_PWMN\_Start}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01132}01132\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01133}01133\ \ \ uint32\_t\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01134}01134\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01135}01135\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01136}01136\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01137}01137\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01138}01138\ \ \ \textcolor{comment}{/*\ Check\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01139}01139\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ Channel)\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01140}01140\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01141}01141\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01142}01142\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01143}01143\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01144}01144\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01145}01145\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ Channel,\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01146}01146\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01147}01147\ \ \ \textcolor{comment}{/*\ Enable\ the\ complementary\ PWM\ output\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01148}01148\ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01149}01149\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01150}01150\ \ \ \textcolor{comment}{/*\ Enable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01151}01151\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01152}01152\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01153}01153\ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral,\ except\ in\ trigger\ mode\ where\ enable\ is\ automatically\ done\ with\ trigger\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01154}01154\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01155}01155\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01156}01156\ \ \ \ \ tmpsmcr\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01157}01157\ \ \ \ \ \textcolor{keywordflow}{if}\ (!\mbox{\hyperlink{group__TIM__Private__Macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01158}01158\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01159}01159\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01160}01160\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01161}01161\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01162}01162\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01163}01163\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01164}01164\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01165}01165\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01166}01166\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01167}01167\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01168}01168\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01169}01169\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01170}01170\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01181}01181\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group3_ga0f2e27f3fb6d8f42d998e2071e5f0482}{HAL\_TIMEx\_PWMN\_Stop}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01182}01182\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01183}01183\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01184}01184\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01185}01185\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01186}01186\ \ \ \textcolor{comment}{/*\ Disable\ the\ complementary\ PWM\ output\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01187}01187\ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01188}01188\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01189}01189\ \ \ \textcolor{comment}{/*\ Disable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01190}01190\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01191}01191\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01192}01192\ \ \ \textcolor{comment}{/*\ Disable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01193}01193\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01194}01194\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01195}01195\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01196}01196\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ Channel,\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01197}01197\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01198}01198\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01199}01199\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01200}01200\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01201}01201\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01213}01213\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group3_ga82f0b53f6b10e6aafc6835178662c488}{HAL\_TIMEx\_PWMN\_Start\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01214}01214\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01215}01215\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01216}01216\ \ \ uint32\_t\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01217}01217\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01218}01218\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01219}01219\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01220}01220\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01221}01221\ \ \ \textcolor{comment}{/*\ Check\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01222}01222\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ Channel)\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01223}01223\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01224}01224\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01225}01225\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01226}01226\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01227}01227\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01228}01228\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ Channel,\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01229}01229\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01230}01230\ \ \ \textcolor{keywordflow}{switch}\ (Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01231}01231\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01232}01232\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01233}01233\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01234}01234\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Capture/Compare\ 1\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01235}01235\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01236}01236\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01237}01237\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01238}01238\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01239}01239\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01240}01240\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01241}01241\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Capture/Compare\ 2\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01242}01242\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01243}01243\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01244}01244\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01245}01245\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01246}01246\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01247}01247\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01248}01248\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Capture/Compare\ 3\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01249}01249\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01250}01250\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01251}01251\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01252}01252\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01253}01253\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01254}01254\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01255}01255\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01256}01256\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01257}01257\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01258}01258\ \ \ \textcolor{keywordflow}{if}\ (status\ ==\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01259}01259\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01260}01260\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Break\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01261}01261\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga351a8f27975e0af87f4bb37a4feaa636}{TIM\_IT\_BREAK}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01262}01262\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01263}01263\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ complementary\ PWM\ output\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01264}01264\ \ \ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01265}01265\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01266}01266\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01267}01267\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01268}01268\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01269}01269\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral,\ except\ in\ trigger\ mode\ where\ enable\ is\ automatically\ done\ with\ trigger\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01270}01270\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01271}01271\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01272}01272\ \ \ \ \ \ \ tmpsmcr\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01273}01273\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (!\mbox{\hyperlink{group__TIM__Private__Macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01274}01274\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01275}01275\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01276}01276\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01277}01277\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01278}01278\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01279}01279\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01280}01280\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01281}01281\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01282}01282\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01283}01283\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01284}01284\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01285}01285\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01286}01286\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01287}01287\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01299}01299\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group3_ga13848e20df29fa552ef4f5b69fef20a6}{HAL\_TIMEx\_PWMN\_Stop\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01300}01300\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01301}01301\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01302}01302\ \ \ uint32\_t\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01303}01303\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01304}01304\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01305}01305\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01306}01306\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01307}01307\ \ \ \textcolor{keywordflow}{switch}\ (Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01308}01308\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01309}01309\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01310}01310\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01311}01311\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Capture/Compare\ 1\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01312}01312\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01313}01313\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01314}01314\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01315}01315\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01316}01316\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01317}01317\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01318}01318\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Capture/Compare\ 2\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01319}01319\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01320}01320\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01321}01321\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01322}01322\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01323}01323\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01324}01324\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01325}01325\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Capture/Compare\ 3\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01326}01326\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{TIM\_IT\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01327}01327\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01328}01328\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01329}01329\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01330}01330\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01331}01331\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01332}01332\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01333}01333\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01334}01334\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01335}01335\ \ \ \textcolor{keywordflow}{if}\ (status\ ==\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01336}01336\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01337}01337\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ complementary\ PWM\ output\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01338}01338\ \ \ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01339}01339\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01340}01340\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Break\ interrupt\ (only\ if\ no\ more\ channel\ is\ active)\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01341}01341\ \ \ \ \ tmpccer\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01342}01342\ \ \ \ \ \textcolor{keywordflow}{if}\ ((tmpccer\ \&\ (\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\_CCER\_CC1NE}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a784649120eddec31998f34323d4156}{TIM\_CCER\_CC2NE}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\_CCER\_CC3NE}}))\ ==\ (uint32\_t)\mbox{\hyperlink{group__Exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01343}01343\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01344}01344\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga351a8f27975e0af87f4bb37a4feaa636}{TIM\_IT\_BREAK}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01345}01345\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01346}01346\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01347}01347\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01348}01348\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01349}01349\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01350}01350\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01351}01351\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01352}01352\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01353}01353\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01354}01354\ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ Channel,\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01355}01355\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01356}01356\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01357}01357\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01358}01358\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01359}01359\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01360}01360\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01374}01374\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group3_gac525533dc108ee4915ca93d5a43cb3b5}{HAL\_TIMEx\_PWMN\_Start\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ uint32\_t\ *pData,\ uint16\_t\ Length)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01375}01375\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01376}01376\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01377}01377\ \ \ uint32\_t\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01378}01378\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01379}01379\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01380}01380\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01381}01381\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01382}01382\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01383}01383\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ Channel)\ ==\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01384}01384\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01385}01385\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7}{HAL\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01386}01386\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01387}01387\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ Channel)\ ==\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01388}01388\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01389}01389\ \ \ \ \ \textcolor{keywordflow}{if}\ ((pData\ ==\ NULL)\ \&\&\ (Length\ >\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01390}01390\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01391}01391\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01392}01392\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01393}01393\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01394}01394\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01395}01395\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ Channel,\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01396}01396\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01397}01397\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01398}01398\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01399}01399\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01400}01400\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01401}01401\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01402}01402\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01403}01403\ \ \ \textcolor{keywordflow}{switch}\ (Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01404}01404\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01405}01405\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01406}01406\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01407}01407\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ compare\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01408}01408\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ =\ TIM\_DMADelayPulseNCplt;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01409}01409\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ =\ \mbox{\hyperlink{group__TIM__Private__Functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01410}01410\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01411}01411\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ error\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01412}01412\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ =\ TIM\_DMAErrorCCxN\ ;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01413}01413\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01414}01414\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01415}01415\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}],\ (uint32\_t)pData,\ (uint32\_t)\&htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}},}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01416}01416\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Length)\ !=\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01417}01417\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01418}01418\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Return\ error\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01419}01419\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01420}01420\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01421}01421\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Capture/Compare\ 1\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01422}01422\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01423}01423\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01424}01424\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01425}01425\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01426}01426\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01427}01427\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01428}01428\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ compare\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01429}01429\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ =\ TIM\_DMADelayPulseNCplt;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01430}01430\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ =\ \mbox{\hyperlink{group__TIM__Private__Functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01431}01431\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01432}01432\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ error\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01433}01433\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ =\ TIM\_DMAErrorCCxN\ ;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01434}01434\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01435}01435\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01436}01436\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}],\ (uint32\_t)pData,\ (uint32\_t)\&htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}},}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01437}01437\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Length)\ !=\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01438}01438\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01439}01439\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Return\ error\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01440}01440\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01441}01441\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01442}01442\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Capture/Compare\ 2\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01443}01443\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01444}01444\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01445}01445\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01446}01446\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01447}01447\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01448}01448\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01449}01449\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ compare\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01450}01450\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ =\ TIM\_DMADelayPulseNCplt;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01451}01451\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ =\ \mbox{\hyperlink{group__TIM__Private__Functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01452}01452\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01453}01453\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ error\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01454}01454\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ =\ TIM\_DMAErrorCCxN\ ;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01455}01455\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01456}01456\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ DMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01457}01457\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}],\ (uint32\_t)pData,\ (uint32\_t)\&htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a27a478cc47a3dff478555ccb985b06a2}{CCR3}},}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01458}01458\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Length)\ !=\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01459}01459\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01460}01460\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Return\ error\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01461}01461\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01462}01462\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01463}01463\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Capture/Compare\ 3\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01464}01464\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01465}01465\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01466}01466\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01467}01467\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01468}01468\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01469}01469\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01470}01470\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01471}01471\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01472}01472\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01473}01473\ \ \ \textcolor{keywordflow}{if}\ (status\ ==\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01474}01474\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01475}01475\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ complementary\ PWM\ output\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01476}01476\ \ \ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01477}01477\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01478}01478\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01479}01479\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01480}01480\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01481}01481\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral,\ except\ in\ trigger\ mode\ where\ enable\ is\ automatically\ done\ with\ trigger\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01482}01482\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01483}01483\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01484}01484\ \ \ \ \ \ \ tmpsmcr\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01485}01485\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (!\mbox{\hyperlink{group__TIM__Private__Macros_ga44d4f84407e34dbd1ac3ccba12684975}{IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED}}(tmpsmcr))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01486}01486\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01487}01487\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01488}01488\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01489}01489\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01490}01490\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01491}01491\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01492}01492\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{\_\_HAL\_TIM\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01493}01493\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01494}01494\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01495}01495\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01496}01496\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01497}01497\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01498}01498\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01499}01499\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01511}01511\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group3_ga10afdfdc5eed2e0288ccb969f48bc0e4}{HAL\_TIMEx\_PWMN\_Stop\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01512}01512\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01513}01513\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01514}01514\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01515}01515\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01516}01516\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01517}01517\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01518}01518\ \ \ \textcolor{keywordflow}{switch}\ (Channel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01519}01519\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01520}01520\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01521}01521\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01522}01522\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Capture/Compare\ 1\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01523}01523\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{TIM\_DMA\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01524}01524\ \ \ \ \ \ \ (void)\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01525}01525\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01526}01526\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01527}01527\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01528}01528\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01529}01529\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01530}01530\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Capture/Compare\ 2\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01531}01531\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga792f73196a8e7424655592097d7a3fd5}{TIM\_DMA\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01532}01532\ \ \ \ \ \ \ (void)\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01533}01533\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01534}01534\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01535}01535\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01536}01536\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIM__Channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01537}01537\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01538}01538\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Capture/Compare\ 3\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01539}01539\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_ga3eb2dadbd3109bced45935fb53deeee1}{TIM\_DMA\_CC3}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01540}01540\ \ \ \ \ \ \ (void)\mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}]);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01541}01541\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01542}01542\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01543}01543\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01544}01544\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01545}01545\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01546}01546\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01547}01547\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01548}01548\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01549}01549\ \ \ \textcolor{keywordflow}{if}\ (status\ ==\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01550}01550\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01551}01551\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ complementary\ PWM\ output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01552}01552\ \ \ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01553}01553\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01554}01554\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01555}01555\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01556}01556\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01557}01557\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01558}01558\ \ \ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01559}01559\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01560}01560\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ complementary\ channel\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01561}01561\ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ Channel,\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01562}01562\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01563}01563\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01564}01564\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01565}01565\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01566}01566\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01567}01567\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01602}01602\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group4_ga41e254708b0215a68acb6e0836d4f8ca}{HAL\_TIMEx\_OnePulseN\_Start}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01603}01603\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01604}01604\ \ \ uint32\_t\ input\_channel\ =\ (OutputChannel\ ==\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}})\ ?\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}\ :\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01605}01605\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ channel\_1\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01606}01606\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ channel\_2\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01607}01607\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ complementary\_channel\_1\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01608}01608\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ complementary\_channel\_2\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01609}01609\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01610}01610\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01611}01611\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ OutputChannel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01612}01612\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01613}01613\ \ \ \textcolor{comment}{/*\ Check\ the\ TIM\ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01614}01614\ \ \ \textcolor{keywordflow}{if}\ ((channel\_1\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01615}01615\ \ \ \ \ \ \ ||\ (channel\_2\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01616}01616\ \ \ \ \ \ \ ||\ (complementary\_channel\_1\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01617}01617\ \ \ \ \ \ \ ||\ (complementary\_channel\_2\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01618}01618\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01619}01619\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01620}01620\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01621}01621\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01622}01622\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01623}01623\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01624}01624\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01625}01625\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01626}01626\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01627}01627\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01628}01628\ \ \ \textcolor{comment}{/*\ Enable\ the\ complementary\ One\ Pulse\ output\ channel\ and\ the\ Input\ Capture\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01629}01629\ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ OutputChannel,\ \mbox{\hyperlink{group__Channel__CC__State_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01630}01630\ \ \ \mbox{\hyperlink{group__TIM__Private__Functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ input\_channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01631}01631\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01632}01632\ \ \ \textcolor{comment}{/*\ Enable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01633}01633\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01634}01634\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01635}01635\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01636}01636\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01637}01637\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01638}01638\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01651}01651\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group4_gaf42ab805f75ecece735d600e54cabf83}{HAL\_TIMEx\_OnePulseN\_Stop}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01652}01652\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01653}01653\ \ \ uint32\_t\ input\_channel\ =\ (OutputChannel\ ==\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}})\ ?\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}\ :\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01654}01654\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01655}01655\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01656}01656\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ OutputChannel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01657}01657\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01658}01658\ \ \ \textcolor{comment}{/*\ Disable\ the\ complementary\ One\ Pulse\ output\ channel\ and\ the\ Input\ Capture\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01659}01659\ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ OutputChannel,\ \mbox{\hyperlink{group__Channel__CC__State_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01660}01660\ \ \ \mbox{\hyperlink{group__TIM__Private__Functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ input\_channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01661}01661\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01662}01662\ \ \ \textcolor{comment}{/*\ Disable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01663}01663\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01664}01664\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01665}01665\ \ \ \textcolor{comment}{/*\ Disable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01666}01666\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01667}01667\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01668}01668\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ \ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01669}01669\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01670}01670\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01671}01671\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01672}01672\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01673}01673\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01674}01674\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01675}01675\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01676}01676\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01677}01677\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01690}01690\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group4_ga297a97004076cee5734510a0dece7665}{HAL\_TIMEx\_OnePulseN\_Start\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01691}01691\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01692}01692\ \ \ uint32\_t\ input\_channel\ =\ (OutputChannel\ ==\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}})\ ?\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}\ :\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01693}01693\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ channel\_1\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01694}01694\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ channel\_2\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_gaefd768fd7120d0e8bc22cafc8303a930}{TIM\_CHANNEL\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01695}01695\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ complementary\_channel\_1\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01696}01696\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ complementary\_channel\_2\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01697}01697\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01698}01698\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01699}01699\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ OutputChannel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01700}01700\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01701}01701\ \ \ \textcolor{comment}{/*\ Check\ the\ TIM\ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01702}01702\ \ \ \textcolor{keywordflow}{if}\ ((channel\_1\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01703}01703\ \ \ \ \ \ \ ||\ (channel\_2\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01704}01704\ \ \ \ \ \ \ ||\ (complementary\_channel\_1\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01705}01705\ \ \ \ \ \ \ ||\ (complementary\_channel\_2\_state\ !=\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01706}01706\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01707}01707\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01708}01708\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01709}01709\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01710}01710\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01711}01711\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01712}01712\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01713}01713\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01714}01714\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01715}01715\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01716}01716\ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Capture/Compare\ 1\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01717}01717\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01718}01718\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01719}01719\ \ \ \textcolor{comment}{/*\ Enable\ the\ TIM\ Capture/Compare\ 2\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01720}01720\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01721}01721\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01722}01722\ \ \ \textcolor{comment}{/*\ Enable\ the\ complementary\ One\ Pulse\ output\ channel\ and\ the\ Input\ Capture\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01723}01723\ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ OutputChannel,\ \mbox{\hyperlink{group__Channel__CC__State_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{TIM\_CCxN\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01724}01724\ \ \ \mbox{\hyperlink{group__TIM__Private__Functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ input\_channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga7b214df0d5c67138de7bc84e937909f0}{TIM\_CCx\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01725}01725\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01726}01726\ \ \ \textcolor{comment}{/*\ Enable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01727}01727\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga04890dcef3ed061854721a3672585607}{\_\_HAL\_TIM\_MOE\_ENABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01728}01728\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01729}01729\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01730}01730\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01731}01731\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01732}01732\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01745}01745\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group4_ga5b6f320c18f453054a5409db6b98254e}{HAL\_TIMEx\_OnePulseN\_Stop\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01746}01746\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01747}01747\ \ \ uint32\_t\ input\_channel\ =\ (OutputChannel\ ==\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}})\ ?\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}}\ :\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01748}01748\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01749}01749\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01750}01750\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ OutputChannel));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01751}01751\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01752}01752\ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Capture/Compare\ 1\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01753}01753\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{TIM\_IT\_CC1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01754}01754\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01755}01755\ \ \ \textcolor{comment}{/*\ Disable\ the\ TIM\ Capture/Compare\ 2\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01756}01756\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{TIM\_IT\_CC2}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01757}01757\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01758}01758\ \ \ \textcolor{comment}{/*\ Disable\ the\ complementary\ One\ Pulse\ output\ channel\ and\ the\ Input\ Capture\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01759}01759\ \ \ TIM\_CCxNChannelCmd(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ OutputChannel,\ \mbox{\hyperlink{group__Channel__CC__State_ga241183326d83407f7cc7dbd292533240}{TIM\_CCxN\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01760}01760\ \ \ \mbox{\hyperlink{group__TIM__Private__Functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ input\_channel,\ \mbox{\hyperlink{group__Channel__CC__State_ga5068d16e01778cd3bd09555013b2f4d3}{TIM\_CCx\_DISABLE}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01761}01761\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01762}01762\ \ \ \textcolor{comment}{/*\ Disable\ the\ Main\ Output\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01763}01763\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga69d63e147faeca8909e9679f684c0325}{\_\_HAL\_TIM\_MOE\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01764}01764\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01765}01765\ \ \ \textcolor{comment}{/*\ Disable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01766}01766\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\_\_HAL\_TIM\_DISABLE}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01767}01767\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01768}01768\ \ \ \textcolor{comment}{/*\ Set\ the\ TIM\ \ channels\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01769}01769\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01770}01770\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{TIM\_CHANNEL\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01771}01771\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01772}01772\ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01773}01773\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01774}01774\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01775}01775\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01776}01776\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01777}01777\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01825}01825\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group5_gab5802aa4b8b5a79b93b209b0277622ac}{HAL\_TIMEx\_ConfigCommutEvent}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ \ InputTrigger,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01826}01826\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ \ CommutationSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01827}01827\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01828}01828\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01829}01829\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga5f61206c3c8b20784f9d237dce300afd}{IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01830}01830\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga48eee98612db56131414fdacc7a5743d}{IS\_TIM\_INTERNAL\_TRIGGEREVENT\_SELECTION}}(InputTrigger));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01831}01831\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01832}01832\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01833}01833\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01834}01834\ \ \ \textcolor{keywordflow}{if}\ ((InputTrigger\ ==\ \mbox{\hyperlink{group__TIM__Trigger__Selection_gab7cf2b7db3956d4fd1e5a5d84f4891e7}{TIM\_TS\_ITR0}})\ ||\ (InputTrigger\ ==\ \mbox{\hyperlink{group__TIM__Trigger__Selection_gad90fbca297153ca9c0112a67ea2c6cb3}{TIM\_TS\_ITR1}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01835}01835\ \ \ \ \ \ \ (InputTrigger\ ==\ \mbox{\hyperlink{group__TIM__Trigger__Selection_ga8599ba58a5f911d648503c7ac55d4320}{TIM\_TS\_ITR2}})\ ||\ (InputTrigger\ ==\ \mbox{\hyperlink{group__TIM__Trigger__Selection_ga63183e611b91c5847040172c0069514d}{TIM\_TS\_ITR3}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01836}01836\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01837}01837\ \ \ \ \ \textcolor{comment}{/*\ Select\ the\ Input\ trigger\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01838}01838\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&=\ \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01839}01839\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ |=\ InputTrigger;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01840}01840\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01841}01841\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01842}01842\ \ \ \textcolor{comment}{/*\ Select\ the\ Capture\ Compare\ preload\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01843}01843\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}\ |=\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01844}01844\ \ \ \textcolor{comment}{/*\ Select\ the\ Commutation\ event\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01845}01845\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}\ \&=\ \string~TIM\_CR2\_CCUS;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01846}01846\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}\ |=\ CommutationSource;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01847}01847\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01848}01848\ \ \ \textcolor{comment}{/*\ Disable\ Commutation\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01849}01849\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_gaeb7eff6c39922814e7ee47c0820c3d9f}{TIM\_IT\_COM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01850}01850\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01851}01851\ \ \ \textcolor{comment}{/*\ Disable\ Commutation\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01852}01852\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_gac5f4c56e944bda8ba0c23b97275020ba}{TIM\_DMA\_COM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01853}01853\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01854}01854\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01855}01855\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01856}01856\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01857}01857\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01858}01858\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01881}01881\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group5_gad9f5f717a203adafb70e66451b4f0472}{HAL\_TIMEx\_ConfigCommutEvent\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ \ InputTrigger,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01882}01882\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ \ CommutationSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01883}01883\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01884}01884\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01885}01885\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga5f61206c3c8b20784f9d237dce300afd}{IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01886}01886\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga48eee98612db56131414fdacc7a5743d}{IS\_TIM\_INTERNAL\_TRIGGEREVENT\_SELECTION}}(InputTrigger));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01887}01887\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01888}01888\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01889}01889\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01890}01890\ \ \ \textcolor{keywordflow}{if}\ ((InputTrigger\ ==\ \mbox{\hyperlink{group__TIM__Trigger__Selection_gab7cf2b7db3956d4fd1e5a5d84f4891e7}{TIM\_TS\_ITR0}})\ ||\ (InputTrigger\ ==\ \mbox{\hyperlink{group__TIM__Trigger__Selection_gad90fbca297153ca9c0112a67ea2c6cb3}{TIM\_TS\_ITR1}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01891}01891\ \ \ \ \ \ \ (InputTrigger\ ==\ \mbox{\hyperlink{group__TIM__Trigger__Selection_ga8599ba58a5f911d648503c7ac55d4320}{TIM\_TS\_ITR2}})\ ||\ (InputTrigger\ ==\ \mbox{\hyperlink{group__TIM__Trigger__Selection_ga63183e611b91c5847040172c0069514d}{TIM\_TS\_ITR3}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01892}01892\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01893}01893\ \ \ \ \ \textcolor{comment}{/*\ Select\ the\ Input\ trigger\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01894}01894\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&=\ \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01895}01895\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ |=\ InputTrigger;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01896}01896\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01897}01897\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01898}01898\ \ \ \textcolor{comment}{/*\ Select\ the\ Capture\ Compare\ preload\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01899}01899\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}\ |=\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01900}01900\ \ \ \textcolor{comment}{/*\ Select\ the\ Commutation\ event\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01901}01901\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}\ \&=\ \string~TIM\_CR2\_CCUS;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01902}01902\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}\ |=\ CommutationSource;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01903}01903\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01904}01904\ \ \ \textcolor{comment}{/*\ Disable\ Commutation\ DMA\ request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01905}01905\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga1a6e8b19efd23fd0295802d904c4702f}{\_\_HAL\_TIM\_DISABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_gac5f4c56e944bda8ba0c23b97275020ba}{TIM\_DMA\_COM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01906}01906\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01907}01907\ \ \ \textcolor{comment}{/*\ Enable\ the\ Commutation\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01908}01908\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga4d69943bc4716743c78e3194e259097e}{\_\_HAL\_TIM\_ENABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_gaeb7eff6c39922814e7ee47c0820c3d9f}{TIM\_IT\_COM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01909}01909\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01910}01910\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01911}01911\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01912}01912\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01913}01913\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01914}01914\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01938}01938\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group5_ga6ab2af489cfc5783e4ddd76a35edde31}{HAL\_TIMEx\_ConfigCommutEvent\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ \ InputTrigger,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01939}01939\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ \ CommutationSource)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01940}01940\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01941}01941\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01942}01942\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga5f61206c3c8b20784f9d237dce300afd}{IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01943}01943\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga48eee98612db56131414fdacc7a5743d}{IS\_TIM\_INTERNAL\_TRIGGEREVENT\_SELECTION}}(InputTrigger));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01944}01944\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01945}01945\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01946}01946\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01947}01947\ \ \ \textcolor{keywordflow}{if}\ ((InputTrigger\ ==\ \mbox{\hyperlink{group__TIM__Trigger__Selection_gab7cf2b7db3956d4fd1e5a5d84f4891e7}{TIM\_TS\_ITR0}})\ ||\ (InputTrigger\ ==\ \mbox{\hyperlink{group__TIM__Trigger__Selection_gad90fbca297153ca9c0112a67ea2c6cb3}{TIM\_TS\_ITR1}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01948}01948\ \ \ \ \ \ \ (InputTrigger\ ==\ \mbox{\hyperlink{group__TIM__Trigger__Selection_ga8599ba58a5f911d648503c7ac55d4320}{TIM\_TS\_ITR2}})\ ||\ (InputTrigger\ ==\ \mbox{\hyperlink{group__TIM__Trigger__Selection_ga63183e611b91c5847040172c0069514d}{TIM\_TS\_ITR3}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01949}01949\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01950}01950\ \ \ \ \ \textcolor{comment}{/*\ Select\ the\ Input\ trigger\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01951}01951\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ \&=\ \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01952}01952\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ |=\ InputTrigger;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01953}01953\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01954}01954\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01955}01955\ \ \ \textcolor{comment}{/*\ Select\ the\ Capture\ Compare\ preload\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01956}01956\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}\ |=\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01957}01957\ \ \ \textcolor{comment}{/*\ Select\ the\ Commutation\ event\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01958}01958\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}\ \&=\ \string~TIM\_CR2\_CCUS;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01959}01959\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}\ |=\ CommutationSource;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01960}01960\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01961}01961\ \ \ \textcolor{comment}{/*\ Enable\ the\ Commutation\ DMA\ Request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01962}01962\ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ Commutation\ Callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01963}01963\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ =\ \mbox{\hyperlink{group__TIMEx__Private__Functions_gaf473fa38254d62a74a006a781fe0aeb8}{TIMEx\_DMACommutationCplt}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01964}01964\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ =\ \mbox{\hyperlink{group__TIMEx__Private__Functions_ga65b7244a1ee94cf20081543377ba8d2a}{TIMEx\_DMACommutationHalfCplt}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01965}01965\ \ \ \textcolor{comment}{/*\ Set\ the\ DMA\ error\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01966}01966\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\_DMA\_ID\_COMMUTATION}}]-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ =\ \mbox{\hyperlink{group__TIM__Private__Functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01967}01967\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01968}01968\ \ \ \textcolor{comment}{/*\ Disable\ Commutation\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01969}01969\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{\_\_HAL\_TIM\_DISABLE\_IT}}(htim,\ \mbox{\hyperlink{group__TIM__Interrupt__definition_gaeb7eff6c39922814e7ee47c0820c3d9f}{TIM\_IT\_COM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01970}01970\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01971}01971\ \ \ \textcolor{comment}{/*\ Enable\ the\ Commutation\ DMA\ Request\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01972}01972\ \ \ \mbox{\hyperlink{group__TIM__Exported__Macros_gabb91ccd46cd7204c87170a1ea5b38135}{\_\_HAL\_TIM\_ENABLE\_DMA}}(htim,\ \mbox{\hyperlink{group__TIM__DMA__sources_gac5f4c56e944bda8ba0c23b97275020ba}{TIM\_DMA\_COM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01973}01973\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01974}01974\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01975}01975\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01976}01976\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01977}01977\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01978}01978\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01987}01987\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group5_ga056fd97d3be6c60dcfa12963f6ec8aad}{HAL\_TIMEx\_MasterConfigSynchronization}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01988}01988\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{structTIM__MasterConfigTypeDef}{TIM\_MasterConfigTypeDef}}\ *sMasterConfig)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01989}01989\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01990}01990\ \ \ uint32\_t\ tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01991}01991\ \ \ uint32\_t\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01992}01992\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01993}01993\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01994}01994\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga98104b1522d066b0c20205ca179d0eba}{IS\_TIM\_MASTER\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01995}01995\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga9c59624b1c4a60f39385da551ab31e53}{IS\_TIM\_TRGO\_SOURCE}}(sMasterConfig-\/>\mbox{\hyperlink{structTIM__MasterConfigTypeDef_aafb70c2c7a9a93a3dad59a350df2b00f}{MasterOutputTrigger}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01996}01996\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_gafac5c2fba615264d7a1de6f85cfccc9a}{IS\_TIM\_MSM\_STATE}}(sMasterConfig-\/>\mbox{\hyperlink{structTIM__MasterConfigTypeDef_aa17903ecbee15ce7a6d51de5e9602d3f}{MasterSlaveMode}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01997}01997\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01998}01998\ \ \ \textcolor{comment}{/*\ Check\ input\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l01999}01999\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02000}02000\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02001}02001\ \ \ \textcolor{comment}{/*\ Change\ the\ handler\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02002}02002\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02003}02003\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02004}02004\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02005}02005\ \ \ tmpcr2\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02006}02006\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02007}02007\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ SMCR\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02008}02008\ \ \ tmpsmcr\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02009}02009\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02010}02010\ \ \ \textcolor{comment}{/*\ If\ the\ timer\ supports\ ADC\ synchronization\ through\ TRGO2,\ set\ the\ master\ mode\ selection\ 2\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02011}02011\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga68305c0173caf4e109020403624d252f}{IS\_TIM\_TRGO2\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02012}02012\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02013}02013\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02014}02014\ \ \ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga33da13e91d556aeed63a2c85e2f81340}{IS\_TIM\_TRGO2\_SOURCE}}(sMasterConfig-\/>\mbox{\hyperlink{structTIM__MasterConfigTypeDef_a77efb471135bc618157fa16dac2ac502}{MasterOutputTrigger2}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02015}02015\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02016}02016\ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ MMS2\ bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02017}02017\ \ \ \ \ tmpcr2\ \&=\ \string~TIM\_CR2\_MMS2;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02018}02018\ \ \ \ \ \textcolor{comment}{/*\ Select\ the\ TRGO2\ source*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02019}02019\ \ \ \ \ tmpcr2\ |=\ sMasterConfig-\/>\mbox{\hyperlink{structTIM__MasterConfigTypeDef_a77efb471135bc618157fa16dac2ac502}{MasterOutputTrigger2}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02020}02020\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02021}02021\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02022}02022\ \ \ \textcolor{comment}{/*\ Reset\ the\ MMS\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02023}02023\ \ \ tmpcr2\ \&=\ \string~TIM\_CR2\_MMS;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02024}02024\ \ \ \textcolor{comment}{/*\ Select\ the\ TRGO\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02025}02025\ \ \ tmpcr2\ |=\ \ sMasterConfig-\/>\mbox{\hyperlink{structTIM__MasterConfigTypeDef_aafb70c2c7a9a93a3dad59a350df2b00f}{MasterOutputTrigger}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02026}02026\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02027}02027\ \ \ \textcolor{comment}{/*\ Update\ TIMx\ CR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02028}02028\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_afdfa307571967afb1d97943e982b6586}{CR2}}\ =\ tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02029}02029\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02030}02030\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\_TIM\_SLAVE\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02031}02031\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02032}02032\ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ MSM\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02033}02033\ \ \ \ \ tmpsmcr\ \&=\ \string~TIM\_SMCR\_MSM;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02034}02034\ \ \ \ \ \textcolor{comment}{/*\ Set\ master\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02035}02035\ \ \ \ \ tmpsmcr\ |=\ sMasterConfig-\/>\mbox{\hyperlink{structTIM__MasterConfigTypeDef_aa17903ecbee15ce7a6d51de5e9602d3f}{MasterSlaveMode}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02036}02036\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02037}02037\ \ \ \ \ \textcolor{comment}{/*\ Update\ TIMx\ SMCR\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02038}02038\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}}\ =\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02039}02039\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02040}02040\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02041}02041\ \ \ \textcolor{comment}{/*\ Change\ the\ htim\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02042}02042\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02043}02043\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02044}02044\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02045}02045\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02046}02046\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02047}02047\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02048}02048\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02060}02060\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group5_ga4414f3b3dcbed3f21ee3b06d6db9ffa4}{HAL\_TIMEx\_ConfigBreakDeadTime}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02061}02061\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef}{TIM\_BreakDeadTimeConfigTypeDef}}\ *sBreakDeadTimeConfig)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02062}02062\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02063}02063\ \ \ \textcolor{comment}{/*\ Keep\ this\ variable\ initialized\ to\ 0\ as\ it\ is\ used\ to\ configure\ BDTR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02064}02064\ \ \ uint32\_t\ tmpbdtr\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02065}02065\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02066}02066\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02067}02067\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02068}02068\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga9781b1128c61785dd818f64d83f4cb77}{IS\_TIM\_OSSR\_STATE}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_af45695121f3b3fe1ab24e8fbdb56d781}{OffStateRunMode}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02069}02069\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_gaf5097557634d53d3f9438cf222e2192b}{IS\_TIM\_OSSI\_STATE}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a24f5a355f44432458801392e40a80faa}{OffStateIDLEMode}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02070}02070\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_gad53d9e9b4fa060db29f3900b3dfcb3ed}{IS\_TIM\_LOCK\_LEVEL}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a5fb4b2ca5382b21df284a2d0ce75d32c}{LockLevel}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02071}02071\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga223fe03967fab834c92f4159fa2e2817}{IS\_TIM\_DEADTIME}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a5a08cf07668e90bc708f8cccf709f2b4}{DeadTime}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02072}02072\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga74dc07721b4a34a59194df534fb5fdd8}{IS\_TIM\_BREAK\_STATE}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a2a1604bd7f46bd571a2507c5f873474f}{BreakState}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02073}02073\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga42d1d6f041253c2a07ddee8d4411e2db}{IS\_TIM\_BREAK\_POLARITY}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a9ac85dcd5135063196b8954d9b779aa7}{BreakPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02074}02074\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga6eb4b934436eb7afd965214963abfb62}{IS\_TIM\_BREAK\_FILTER}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a9832cc0d752f1106cd4fc5a2f0e510c0}{BreakFilter}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02075}02075\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_gab060abc03ca5cd3421a9279a5403cea3}{IS\_TIM\_AUTOMATIC\_OUTPUT\_STATE}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a811ab6cfce79a2aadab7fc040413c037}{AutomaticOutput}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02076}02076\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02077}02077\ \ \ \textcolor{comment}{/*\ Check\ input\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02078}02078\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02079}02079\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02080}02080\ \ \ \textcolor{comment}{/*\ Set\ the\ Lock\ level,\ the\ Break\ enable\ Bit\ and\ the\ Polarity,\ the\ OSSR\ State,}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02081}02081\ \textcolor{comment}{\ \ \ \ \ the\ OSSI\ State,\ the\ dead\ time\ value\ and\ the\ Automatic\ Output\ Enable\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02082}02082\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02083}02083\ \ \ \textcolor{comment}{/*\ Set\ the\ BDTR\ bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02084}02084\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\_BDTR\_DTG}},\ sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a5a08cf07668e90bc708f8cccf709f2b4}{DeadTime}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02085}02085\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\_BDTR\_LOCK}},\ sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a5fb4b2ca5382b21df284a2d0ce75d32c}{LockLevel}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02086}02086\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\_BDTR\_OSSI}},\ sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a24f5a355f44432458801392e40a80faa}{OffStateIDLEMode}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02087}02087\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\_BDTR\_OSSR}},\ sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_af45695121f3b3fe1ab24e8fbdb56d781}{OffStateRunMode}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02088}02088\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}},\ sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a2a1604bd7f46bd571a2507c5f873474f}{BreakState}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02089}02089\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3247abbbf0d00260be051d176d88020e}{TIM\_BDTR\_BKP}},\ sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a9ac85dcd5135063196b8954d9b779aa7}{BreakPolarity}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02090}02090\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}},\ sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a811ab6cfce79a2aadab7fc040413c037}{AutomaticOutput}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02091}02091\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\_BDTR\_BKF}},\ (sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a9832cc0d752f1106cd4fc5a2f0e510c0}{BreakFilter}}\ <<\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0a276db9f8f1830064dd5905a73df612}{TIM\_BDTR\_BKF\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02092}02092\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02093}02093\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga7e85353dbe9dc9d80ad06f0b935c12e1}{IS\_TIM\_ADVANCED\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02094}02094\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02095}02095\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02096}02096\ \ \ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_gae32bd035b54244ca4c94ac6b75c7d1e9}{IS\_TIM\_BREAK\_AFMODE}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a7749ed4e40d6ae410f7dead1f068d302}{BreakAFMode}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02097}02097\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02098}02098\ \ \ \ \ \textcolor{comment}{/*\ Set\ BREAK\ AF\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02099}02099\ \ \ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c65231de95b67cb2d115064ab57f60}{TIM\_BDTR\_BKBID}},\ sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a7749ed4e40d6ae410f7dead1f068d302}{BreakAFMode}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02100}02100\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02101}02101\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02102}02102\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga64ee0eb39ee44221618c397a8f74c7b8}{IS\_TIM\_BKIN2\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02103}02103\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02104}02104\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02105}02105\ \ \ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga400c722e50eb4f2cecdf1d9e8415f926}{IS\_TIM\_BREAK2\_STATE}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_af7a86a8196eec5ef1eb19b215a1cd0ac}{Break2State}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02106}02106\ \ \ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_gabd7395f6fc431e648b2dcf57cb562d9d}{IS\_TIM\_BREAK2\_POLARITY}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_ab6c707aba3ac6f861611a3c2a5915b40}{Break2Polarity}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02107}02107\ \ \ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga6eb4b934436eb7afd965214963abfb62}{IS\_TIM\_BREAK\_FILTER}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a6c7bdf2bf348b43c789dfa31153b6df2}{Break2Filter}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02108}02108\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02109}02109\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ BREAK2\ input\ related\ BDTR\ bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02110}02110\ \ \ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb338853d60dffd23d45fc67b6649705}{TIM\_BDTR\_BK2F}},\ (sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a6c7bdf2bf348b43c789dfa31153b6df2}{Break2Filter}}\ <<\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8259adbdbe9ba5bd8f40d508504d2d0}{TIM\_BDTR\_BK2F\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02111}02111\ \ \ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\_BDTR\_BK2E}},\ sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_af7a86a8196eec5ef1eb19b215a1cd0ac}{Break2State}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02112}02112\ \ \ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\_BDTR\_BK2P}},\ sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_ab6c707aba3ac6f861611a3c2a5915b40}{Break2Polarity}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02113}02113\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02114}02114\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga7e85353dbe9dc9d80ad06f0b935c12e1}{IS\_TIM\_ADVANCED\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02115}02115\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02116}02116\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02117}02117\ \ \ \ \ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga70cc482e80afe3176f3d7ebec308f124}{IS\_TIM\_BREAK2\_AFMODE}}(sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a91bdf51958fab8eb0f6ec2e538646c53}{Break2AFMode}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02118}02118\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02119}02119\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ BREAK2\ AF\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02120}02120\ \ \ \ \ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3c8126b8cc13f3338b59f1e91202d43}{TIM\_BDTR\_BK2BID}},\ sBreakDeadTimeConfig-\/>\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a91bdf51958fab8eb0f6ec2e538646c53}{Break2AFMode}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02121}02121\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02122}02122\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02123}02123\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02124}02124\ \ \ \textcolor{comment}{/*\ Set\ TIMx\_BDTR\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02125}02125\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}}\ =\ tmpbdtr;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02126}02126\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02127}02127\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02128}02128\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02129}02129\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02130}02130\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02131}02131\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02142}02142\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group5_ga7cd64073fccb41470171d9599ffb699c}{HAL\_TIMEx\_ConfigBreakInput}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02143}02143\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BreakInput,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02144}02144\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{structTIMEx__BreakInputConfigTypeDef}{TIMEx\_BreakInputConfigTypeDef}}\ *sBreakInputConfig)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02145}02145\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02146}02146\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02147}02147\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02148}02148\ \ \ uint32\_t\ tmporx;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02149}02149\ \ \ uint32\_t\ bkin\_enable\_mask;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02150}02150\ \ \ uint32\_t\ bkin\_polarity\_mask;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02151}02151\ \ \ uint32\_t\ bkin\_enable\_bitpos;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02152}02152\ \ \ uint32\_t\ bkin\_polarity\_bitpos;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02153}02153\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02154}02154\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02155}02155\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02156}02156\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIMEx__Private__Macros_gac11038f927b530ed9ff66cbf88b5fe48}{IS\_TIM\_BREAKINPUT}}(BreakInput));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02157}02157\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIMEx__Private__Macros_ga8206e59b599377ce8abb3d806ffcf5a1}{IS\_TIM\_BREAKINPUTSOURCE}}(sBreakInputConfig-\/>\mbox{\hyperlink{structTIMEx__BreakInputConfigTypeDef_a8ce78da716e053d4aa5a8c972524f4ad}{Source}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02158}02158\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIMEx__Private__Macros_gafea36303ed2332cea12b392d987649e3}{IS\_TIM\_BREAKINPUTSOURCE\_STATE}}(sBreakInputConfig-\/>\mbox{\hyperlink{structTIMEx__BreakInputConfigTypeDef_affeaaeb5fc4bbc782c09b47bef36490f}{Enable}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02159}02159\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIMEx__Private__Macros_ga350bdeccbe405fde9ab61b83a53321ea}{IS\_TIM\_BREAKINPUTSOURCE\_POLARITY}}(sBreakInputConfig-\/>\mbox{\hyperlink{structTIMEx__BreakInputConfigTypeDef_aa8163c013b720459c0e6a92c84d5bef9}{Polarity}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02160}02160\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02161}02161\ \ \ \textcolor{comment}{/*\ Check\ input\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02162}02162\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02163}02163\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02164}02164\ \ \ \textcolor{keywordflow}{switch}\ (sBreakInputConfig-\/>\mbox{\hyperlink{structTIMEx__BreakInputConfigTypeDef_a8ce78da716e053d4aa5a8c972524f4ad}{Source}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02165}02165\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02166}02166\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIMEx__Break__Input__Source_ga7c925e5a7769a9c0d3bbd15bde096985}{TIM\_BREAKINPUTSOURCE\_BKIN}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02167}02167\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02168}02168\ \ \ \ \ \ \ bkin\_enable\_mask\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaf57bc819e4bbae6a1a797ee450ca47b}{TIM1\_AF1\_BKINE}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02169}02169\ \ \ \ \ \ \ bkin\_enable\_bitpos\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7771eb1579de4b3d50b15c54982780fb}{TIM1\_AF1\_BKINE\_Pos}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02170}02170\ \ \ \ \ \ \ bkin\_polarity\_mask\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae6a36ab915b60400a91c98ee58954b58}{TIM1\_AF1\_BKINP}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02171}02171\ \ \ \ \ \ \ bkin\_polarity\_bitpos\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d430dca75f094a5c1e84d74c331eb0e}{TIM1\_AF1\_BKINP\_Pos}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02172}02172\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02173}02173\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02174}02174\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIMEx__Break__Input__Source_gaea744fc5a6aa81792611805716d82757}{TIM\_BREAKINPUTSOURCE\_COMP1}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02175}02175\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02176}02176\ \ \ \ \ \ \ bkin\_enable\_mask\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6399c9c24e9b6e1ff6cabd1592143668}{TIM1\_AF1\_BKCMP1E}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02177}02177\ \ \ \ \ \ \ bkin\_enable\_bitpos\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7b18cf7e72e593b16bc59b0047d15c1f}{TIM1\_AF1\_BKCMP1E\_Pos}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02178}02178\ \ \ \ \ \ \ bkin\_polarity\_mask\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga075fca200013e9d58737dab7e829fdbf}{TIM1\_AF1\_BKCMP1P}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02179}02179\ \ \ \ \ \ \ bkin\_polarity\_bitpos\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga38ecfc2021a9fffcc951b6b9314e1e43}{TIM1\_AF1\_BKCMP1P\_Pos}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02180}02180\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02181}02181\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02182}02182\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIMEx__Break__Input__Source_ga0d172367f5a3845adfda70f2c9de4f46}{TIM\_BREAKINPUTSOURCE\_COMP2}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02183}02183\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02184}02184\ \ \ \ \ \ \ bkin\_enable\_mask\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2f736982f07370994aef89395917cea8}{TIM1\_AF1\_BKCMP2E}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02185}02185\ \ \ \ \ \ \ bkin\_enable\_bitpos\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga660886139284457742fc193140e0d554}{TIM1\_AF1\_BKCMP2E\_Pos}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02186}02186\ \ \ \ \ \ \ bkin\_polarity\_mask\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aa4b524885c20bf3e4c796383e2c917}{TIM1\_AF1\_BKCMP2P}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02187}02187\ \ \ \ \ \ \ bkin\_polarity\_bitpos\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5fc5c612dd51b522bac03e047f9eb719}{TIM1\_AF1\_BKCMP2P\_Pos}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02188}02188\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02189}02189\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02190}02190\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02191}02191\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02192}02192\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02193}02193\ \ \ \ \ \ \ bkin\_enable\_mask\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02194}02194\ \ \ \ \ \ \ bkin\_polarity\_mask\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02195}02195\ \ \ \ \ \ \ bkin\_enable\_bitpos\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02196}02196\ \ \ \ \ \ \ bkin\_polarity\_bitpos\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02197}02197\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02198}02198\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02199}02199\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02200}02200\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02201}02201\ \ \ \textcolor{keywordflow}{switch}\ (BreakInput)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02202}02202\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02203}02203\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIMEx__Break__Input_ga729a1c5fd937111405416cb6dc216162}{TIM\_BREAKINPUT\_BRK}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02204}02204\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02205}02205\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\_AF1\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02206}02206\ \ \ \ \ \ \ tmporx\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_aaa8b893e1390434a07a70d17ea058223}{AF1}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02207}02207\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02208}02208\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ break\ input\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02209}02209\ \ \ \ \ \ \ tmporx\ \&=\ \string~bkin\_enable\_mask;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02210}02210\ \ \ \ \ \ \ tmporx\ |=\ (sBreakInputConfig-\/>\mbox{\hyperlink{structTIMEx__BreakInputConfigTypeDef_affeaaeb5fc4bbc782c09b47bef36490f}{Enable}}\ <<\ bkin\_enable\_bitpos)\ \&\ bkin\_enable\_mask;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02211}02211\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02212}02212\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ break\ input\ polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02213}02213\ \ \ \ \ \ \ tmporx\ \&=\ \string~bkin\_polarity\_mask;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02214}02214\ \ \ \ \ \ \ tmporx\ |=\ (sBreakInputConfig-\/>\mbox{\hyperlink{structTIMEx__BreakInputConfigTypeDef_aa8163c013b720459c0e6a92c84d5bef9}{Polarity}}\ <<\ bkin\_polarity\_bitpos)\ \&\ bkin\_polarity\_mask;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02215}02215\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02216}02216\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ TIMx\_AF1\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02217}02217\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_aaa8b893e1390434a07a70d17ea058223}{AF1}}\ =\ tmporx;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02218}02218\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02219}02219\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02220}02220\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIMEx__Break__Input_ga2473abcbfc87ad498da670688ae3573d}{TIM\_BREAKINPUT\_BRK2}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02221}02221\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02222}02222\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\_AF2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02223}02223\ \ \ \ \ \ \ tmporx\ =\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a3d712f76141c5f21d16d3c55ec7d89a0}{AF2}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02224}02224\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02225}02225\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ break\ input\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02226}02226\ \ \ \ \ \ \ tmporx\ \&=\ \string~bkin\_enable\_mask;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02227}02227\ \ \ \ \ \ \ tmporx\ |=\ (sBreakInputConfig-\/>\mbox{\hyperlink{structTIMEx__BreakInputConfigTypeDef_affeaaeb5fc4bbc782c09b47bef36490f}{Enable}}\ <<\ bkin\_enable\_bitpos)\ \&\ bkin\_enable\_mask;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02228}02228\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02229}02229\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ break\ input\ polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02230}02230\ \ \ \ \ \ \ tmporx\ \&=\ \string~bkin\_polarity\_mask;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02231}02231\ \ \ \ \ \ \ tmporx\ |=\ (sBreakInputConfig-\/>\mbox{\hyperlink{structTIMEx__BreakInputConfigTypeDef_aa8163c013b720459c0e6a92c84d5bef9}{Polarity}}\ <<\ bkin\_polarity\_bitpos)\ \&\ bkin\_polarity\_mask;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02232}02232\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02233}02233\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ TIMx\_AF2\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02234}02234\ \ \ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a3d712f76141c5f21d16d3c55ec7d89a0}{AF2}}\ =\ tmporx;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02235}02235\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02236}02236\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02237}02237\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02238}02238\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02239}02239\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02240}02240\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02241}02241\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02242}02242\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02243}02243\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02244}02244\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02245}02245\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02246}02246\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02292}02292\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group5_ga683118282daf3aa2e319eb8eea93af31}{HAL\_TIMEx\_RemapConfig}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Remap)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02293}02293\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02294}02294\ \ \ uint32\_t\ tmpor;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02295}02295\ \ \ uint32\_t\ tmpaf1;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02296}02296\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02297}02297\ \ \ \textcolor{comment}{/*\ Check\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02298}02298\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIMEx__Private__Macros_ga990f4b2287217a017ed8a68f48367985}{IS\_TIM\_REMAP}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ Remap));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02299}02299\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02300}02300\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02301}02301\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02302}02302\ \ \ \textcolor{comment}{/*\ Read\ TIMx\_OR\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02303}02303\ \ \ tmpor\ =\ \mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a9b85c0208edae4594cbdfcf215573182}{OR1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02304}02304\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02305}02305\ \ \ \textcolor{comment}{/*\ Read\ TIMx\_AF1\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02306}02306\ \ \ tmpaf1\ =\ \mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_aaa8b893e1390434a07a70d17ea058223}{AF1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02307}02307\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02308}02308\ \ \ \textcolor{comment}{/*\ Set\ ETR\_SEL\ bit\ field\ (if\ required)\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02309}02309\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_gad7e5f47436a6e962b6f5d9e0599e0ecb}{IS\_TIM\_ETRSEL\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02310}02310\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02311}02311\ \ \ \ \ \textcolor{keywordflow}{if}\ ((Remap\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82c1167c4290d2312a3f3500cc514f2f}{TIM1\_AF1\_ETRSEL}})\ !=\ (uint32\_t)\mbox{\hyperlink{group__Exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02312}02312\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02313}02313\ \ \ \ \ \ \ \textcolor{comment}{/*\ COMP1\ output\ or\ COMP2\ output\ connected\ to\ ETR\ input\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02314}02314\ \ \ \ \ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpaf1,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82c1167c4290d2312a3f3500cc514f2f}{TIM1\_AF1\_ETRSEL}},\ (Remap\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82c1167c4290d2312a3f3500cc514f2f}{TIM1\_AF1\_ETRSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02315}02315\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02316}02316\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02317}02317\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02318}02318\ \ \ \ \ \ \ \textcolor{comment}{/*\ ETR\ legacy\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02319}02319\ \ \ \ \ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpaf1,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82c1167c4290d2312a3f3500cc514f2f}{TIM1\_AF1\_ETRSEL}},\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02320}02320\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02321}02321\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02322}02322\ \ \ \ \ \textcolor{comment}{/*\ Set\ TIMx\_AF1\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02323}02323\ \ \ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_aaa8b893e1390434a07a70d17ea058223}{AF1}},\ tmpaf1);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02324}02324\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02325}02325\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02326}02326\ \ \ \textcolor{comment}{/*\ Set\ other\ remapping\ capabilities\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02327}02327\ \ \ \mbox{\hyperlink{group__Exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpor,\ TIM\_GET\_OR1\_MASK(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}),\ (Remap\ \&\ (\string~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga82c1167c4290d2312a3f3500cc514f2f}{TIM1\_AF1\_ETRSEL}})));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02328}02328\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02329}02329\ \ \ \textcolor{comment}{/*\ Set\ TIMx\_OR\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02330}02330\ \ \ \mbox{\hyperlink{group__Exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a9b85c0208edae4594cbdfcf215573182}{OR1}},\ tmpor);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02331}02331\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02332}02332\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02333}02333\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02334}02334\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02335}02335\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02336}02336\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02348}02348\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group5_ga8aef10325df17a0d17a3a0a7ebfae383}{HAL\_TIMEx\_GroupChannel5}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channels)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02349}02349\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02350}02350\ \ \ \textcolor{comment}{/*\ Check\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02351}02351\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga51daa1c0bd3d45064f3e7a77ca35bc1d}{IS\_TIM\_COMBINED3PHASEPWM\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02352}02352\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIM__Private__Macros_ga54904efe573e3ce6d13faf96d7ec5e4c}{IS\_TIM\_GROUPCH5}}(Channels));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02353}02353\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02354}02354\ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02355}02355\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02356}02356\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02357}02357\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02358}02358\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02359}02359\ \ \ \textcolor{comment}{/*\ Clear\ GC5Cx\ bit\ fields\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02360}02360\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a34474d97b298c0bf671b72203ae43713}{CCR5}}\ \&=\ \string~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{TIM\_CCR5\_GC5C3}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga66b51c31aab6f353303cffb10593a027}{TIM\_CCR5\_GC5C2}}\ |\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{TIM\_CCR5\_GC5C1}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02361}02361\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02362}02362\ \ \ \textcolor{comment}{/*\ Set\ GC5Cx\ bit\ fields\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02363}02363\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a34474d97b298c0bf671b72203ae43713}{CCR5}}\ |=\ Channels;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02364}02364\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02365}02365\ \ \ \textcolor{comment}{/*\ Change\ the\ htim\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02366}02366\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02367}02367\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02368}02368\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02369}02369\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02370}02370\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02371}02371\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02372}02372\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02386}02386\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group5_ga016cb04e175f5a27ce01f9d1802c1826}{HAL\_TIMEx\_DisarmBreakInput}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BreakInput)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02387}02387\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02388}02388\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02389}02389\ \ \ uint32\_t\ tmpbdtr;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02390}02390\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02391}02391\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02392}02392\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7e85353dbe9dc9d80ad06f0b935c12e1}{IS\_TIM\_ADVANCED\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02393}02393\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIMEx__Private__Macros_gac11038f927b530ed9ff66cbf88b5fe48}{IS\_TIM\_BREAKINPUT}}(BreakInput));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02394}02394\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02395}02395\ \ \ \textcolor{keywordflow}{switch}\ (BreakInput)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02396}02396\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02397}02397\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIMEx__Break__Input_ga729a1c5fd937111405416cb6dc216162}{TIM\_BREAKINPUT\_BRK}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02398}02398\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02399}02399\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ initial\ conditions\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02400}02400\ \ \ \ \ \ \ tmpbdtr\ =\ \mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02401}02401\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c65231de95b67cb2d115064ab57f60}{TIM\_BDTR\_BKBID}})\ ==\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c65231de95b67cb2d115064ab57f60}{TIM\_BDTR\_BKBID}})\ \&\&}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02402}02402\ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}})\ ==\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02403}02403\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02404}02404\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Break\ input\ BRK\ is\ disarmed\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02405}02405\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\_BDTR\_BKDSRM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02406}02406\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02407}02407\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02408}02408\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02409}02409\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02410}02410\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIMEx__Break__Input_ga2473abcbfc87ad498da670688ae3573d}{TIM\_BREAKINPUT\_BRK2}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02411}02411\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02412}02412\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ initial\ conditions\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02413}02413\ \ \ \ \ \ \ tmpbdtr\ =\ \mbox{\hyperlink{group__Exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02414}02414\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3c8126b8cc13f3338b59f1e91202d43}{TIM\_BDTR\_BK2BID}})\ ==\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3c8126b8cc13f3338b59f1e91202d43}{TIM\_BDTR\_BK2BID}})\ \&\&}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02415}02415\ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(tmpbdtr,\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}})\ ==\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02416}02416\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02417}02417\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Break\ input\ BRK\ is\ disarmed\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02418}02418\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\_BDTR\_BK2DSRM}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02419}02419\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02420}02420\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02421}02421\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02422}02422\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02423}02423\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02424}02424\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02425}02425\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02426}02426\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02427}02427\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02428}02428\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02429}02429\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02441}02441\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group5_ga97991f186d084f95ea75410f2986333a}{HAL\_TIMEx\_ReArmBreakInput}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BreakInput)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02442}02442\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02443}02443\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02444}02444\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02445}02445\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02446}02446\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02447}02447\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7e85353dbe9dc9d80ad06f0b935c12e1}{IS\_TIM\_ADVANCED\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02448}02448\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__TIMEx__Private__Macros_gac11038f927b530ed9ff66cbf88b5fe48}{IS\_TIM\_BREAKINPUT}}(BreakInput));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02449}02449\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02450}02450\ \ \ \textcolor{keywordflow}{switch}\ (BreakInput)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02451}02451\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02452}02452\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIMEx__Break__Input_ga729a1c5fd937111405416cb6dc216162}{TIM\_BREAKINPUT\_BRK}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02453}02453\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02454}02454\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ initial\ conditions\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02455}02455\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c65231de95b67cb2d115064ab57f60}{TIM\_BDTR\_BKBID}})\ ==\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga58c65231de95b67cb2d115064ab57f60}{TIM\_BDTR\_BKBID}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02456}02456\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02457}02457\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Break\ input\ BRK\ is\ re-\/armed\ automatically\ by\ hardware.\ Poll\ to\ check\ whether\ fault\ condition\ disappeared\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02458}02458\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Init\ tickstart\ for\ timeout\ management\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02459}02459\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group__HAL__Exported__Functions__Group2_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02460}02460\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\_BDTR\_BKDSRM}})\ !=\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02461}02461\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02462}02462\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group__HAL__Exported__Functions__Group2_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ TIM\_BREAKINPUT\_REARM\_TIMEOUT)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02463}02463\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02464}02464\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ New\ check\ to\ avoid\ false\ timeout\ detection\ in\ case\ of\ preemption\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02465}02465\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\_BDTR\_BKDSRM}})\ !=\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02466}02466\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02467}02467\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02468}02468\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02469}02469\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02470}02470\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02471}02471\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02472}02472\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02473}02473\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02474}02474\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02475}02475\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group__TIMEx__Break__Input_ga2473abcbfc87ad498da670688ae3573d}{TIM\_BREAKINPUT\_BRK2}}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02476}02476\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02477}02477\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ initial\ conditions\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02478}02478\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3c8126b8cc13f3338b59f1e91202d43}{TIM\_BDTR\_BK2BID}})\ ==\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gab3c8126b8cc13f3338b59f1e91202d43}{TIM\_BDTR\_BK2BID}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02479}02479\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02480}02480\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Break\ input\ BRK2\ is\ re-\/armed\ automatically\ by\ hardware.\ Poll\ to\ check\ whether\ fault\ condition\ disappeared\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02481}02481\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Init\ tickstart\ for\ timeout\ management\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02482}02482\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group__HAL__Exported__Functions__Group2_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02483}02483\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\_BDTR\_BK2DSRM}})\ !=\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02484}02484\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02485}02485\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group__HAL__Exported__Functions__Group2_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ TIM\_BREAKINPUT\_REARM\_TIMEOUT)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02486}02486\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02487}02487\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ New\ check\ to\ avoid\ false\ timeout\ detection\ in\ case\ of\ preemption\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02488}02488\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}-\/>\mbox{\hyperlink{structTIM__TypeDef_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\_BDTR\_BK2DSRM}})\ !=\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02489}02489\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02490}02490\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02491}02491\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02492}02492\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02493}02493\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02494}02494\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02495}02495\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02496}02496\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02497}02497\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02498}02498\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02499}02499\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02500}02500\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02501}02501\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02502}02502\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02503}02503\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02504}02504\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02530}02530\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group6_gaa4189b31d2c006ee33f55f8c6eeba930}{HAL\_TIMEx\_CommutCallback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02531}02531\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02532}02532\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02533}02533\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02534}02534\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02535}02535\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02536}02536\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_TIMEx\_CommutCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02537}02537\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02538}02538\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02544}02544\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group6_ga971ecdc215921771e56ed2c4944dc0b1}{HAL\_TIMEx\_CommutHalfCpltCallback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02545}02545\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02546}02546\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02547}02547\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02548}02548\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02549}02549\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02550}02550\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_TIMEx\_CommutHalfCpltCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02551}02551\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02552}02552\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02553}02553\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02559}02559\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group6_ga2d868a55ca7c62c4a5ef85dec514402c}{HAL\_TIMEx\_BreakCallback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02560}02560\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02561}02561\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02562}02562\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02563}02563\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02564}02564\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02565}02565\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_TIMEx\_BreakCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02566}02566\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02567}02567\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02568}02568\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02574}02574\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group6_ga1efa3cf97c2c2a7b21a25b55ce2c67fa}{HAL\_TIMEx\_Break2Callback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02575}02575\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02576}02576\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02577}02577\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02578}02578\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02579}02579\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02580}02580\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_TIMEx\_Break2Callback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02581}02581\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02582}02582\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02607}02607\ \mbox{\hyperlink{group__TIM__Exported__Types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group7_ga69d56afa939909717370413d35311dbd}{HAL\_TIMEx\_HallSensor\_GetState}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02608}02608\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02609}02609\ \ \ \textcolor{keywordflow}{return}\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02610}02610\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02611}02611\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02622}02622\ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group7_ga8869a865ab7b9572e5ff29ef920080a7}{HAL\_TIMEx\_GetChannelNState}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ \ uint32\_t\ ChannelN)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02623}02623\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02624}02624\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ channel\_state;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02625}02625\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02626}02626\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02627}02627\ \ \ \mbox{\hyperlink{stm32wlxx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group__Exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\_TIM\_CCXN\_INSTANCE}}(htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}},\ ChannelN));}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02628}02628\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02629}02629\ \ \ channel\_state\ =\ \mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{TIM\_CHANNEL\_N\_STATE\_GET}}(htim,\ ChannelN);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02630}02630\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02631}02631\ \ \ \textcolor{keywordflow}{return}\ channel\_state;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02632}02632\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02641}02641\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02651}02651\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIMEx__Private__Functions_gaf473fa38254d62a74a006a781fe0aeb8}{TIMEx\_DMACommutationCplt}}(\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02652}02652\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02653}02653\ \ \ \mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim\ =\ (\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *)((\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02654}02654\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02655}02655\ \ \ \textcolor{comment}{/*\ Change\ the\ htim\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02656}02656\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02657}02657\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02658}02658\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02659}02659\ \ \ htim-\/>CommutationCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02660}02660\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02661}02661\ \ \ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group6_gaa4189b31d2c006ee33f55f8c6eeba930}{HAL\_TIMEx\_CommutCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02662}02662\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02663}02663\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02664}02664\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02670}02670\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIMEx__Private__Functions_ga65b7244a1ee94cf20081543377ba8d2a}{TIMEx\_DMACommutationHalfCplt}}(\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02671}02671\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02672}02672\ \ \ \mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim\ =\ (\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *)((\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02673}02673\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02674}02674\ \ \ \textcolor{comment}{/*\ Change\ the\ htim\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02675}02675\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02676}02676\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02677}02677\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02678}02678\ \ \ htim-\/>CommutationHalfCpltCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02679}02679\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02680}02680\ \ \ \mbox{\hyperlink{group__TIMEx__Exported__Functions__Group6_ga971ecdc215921771e56ed2c4944dc0b1}{HAL\_TIMEx\_CommutHalfCpltCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02681}02681\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02682}02682\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02683}02683\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02684}02684\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02690}02690\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TIM\_DMADelayPulseNCplt(\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02691}02691\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02692}02692\ \ \ \mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim\ =\ (\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *)((\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02693}02693\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02694}02694\ \ \ \textcolor{keywordflow}{if}\ (hdma\ ==\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}])}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02695}02695\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02696}02696\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753}{Channel}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02697}02697\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02698}02698\ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{structDMA__InitTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ ==\ \mbox{\hyperlink{group__DMA__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02699}02699\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02700}02700\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02701}02701\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02702}02702\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02703}02703\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hdma\ ==\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}])}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02704}02704\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02705}02705\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753}{Channel}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02706}02706\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02707}02707\ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{structDMA__InitTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ ==\ \mbox{\hyperlink{group__DMA__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02708}02708\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02709}02709\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02710}02710\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02711}02711\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02712}02712\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hdma\ ==\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}])}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02713}02713\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02714}02714\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753}{Channel}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02715}02715\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02716}02716\ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{structDMA__InitTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ ==\ \mbox{\hyperlink{group__DMA__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02717}02717\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02718}02718\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02719}02719\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02720}02720\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02721}02721\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hdma\ ==\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\_DMA\_ID\_CC4}}])}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02722}02722\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02723}02723\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753}{Channel}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02724}02724\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02725}02725\ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma-\/>\mbox{\hyperlink{struct____DMA__HandleTypeDef_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{structDMA__InitTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ ==\ \mbox{\hyperlink{group__DMA__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\_NORMAL}})}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02726}02726\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02727}02727\ \ \ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{TIM\_CHANNEL\_4}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02728}02728\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02729}02729\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02730}02730\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02731}02731\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02732}02732\ \ \ \ \ \textcolor{comment}{/*\ nothing\ to\ do\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02733}02733\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02734}02734\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02735}02735\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02736}02736\ \ \ htim-\/>PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02737}02737\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02738}02738\ \ \ \mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02739}02739\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02740}02740\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02741}02741\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753}{Channel}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02742}02742\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02743}02743\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02749}02749\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TIM\_DMAErrorCCxN(\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02750}02750\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02751}02751\ \ \ \mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim\ =\ (\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *)((\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *)hdma)-\/>Parent;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02752}02752\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02753}02753\ \ \ \textcolor{keywordflow}{if}\ (hdma\ ==\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\_DMA\_ID\_CC1}}])}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02754}02754\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02755}02755\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753}{Channel}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02756}02756\ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{TIM\_CHANNEL\_1}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02757}02757\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02758}02758\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hdma\ ==\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\_DMA\_ID\_CC2}}])}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02759}02759\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02760}02760\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753}{Channel}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02761}02761\ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{TIM\_CHANNEL\_2}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02762}02762\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02763}02763\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hdma\ ==\ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}}[\mbox{\hyperlink{group__DMA__Handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\_DMA\_ID\_CC3}}])}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02764}02764\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02765}02765\ \ \ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753}{Channel}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02766}02766\ \ \ \ \ \mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{TIM\_CHANNEL\_N\_STATE\_SET}}(htim,\ \mbox{\hyperlink{group__TIM__Channel_ga4ea100c1789b178f3cb46721b7257e2d}{TIM\_CHANNEL\_3}},\ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}});}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02767}02767\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02768}02768\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02769}02769\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02770}02770\ \ \ \ \ \textcolor{comment}{/*\ nothing\ to\ do\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02771}02771\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02772}02772\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02773}02773\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02774}02774\ \ \ htim-\/>ErrorCallback(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02775}02775\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02776}02776\ \ \ \mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga6f0868af383d592940700dbb52fac016}{HAL\_TIM\_ErrorCallback}}(htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02777}02777\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02778}02778\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02779}02779\ \ \ htim-\/>\mbox{\hyperlink{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753}{Channel}}\ =\ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02780}02780\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02781}02781\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02794}02794\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ TIM\_CCxNChannelCmd(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ChannelNState)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02795}02795\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02796}02796\ \ \ uint32\_t\ tmp;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02797}02797\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02798}02798\ \ \ tmp\ =\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\_CCER\_CC1NE}}\ <<\ (Channel\ \&\ 0x1FU);\ \textcolor{comment}{/*\ 0x1FU\ =\ 31\ bits\ max\ shift\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02799}02799\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02800}02800\ \ \ \textcolor{comment}{/*\ Reset\ the\ CCxNE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02801}02801\ \ \ TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}}\ \&=\ \ \string~tmp;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02802}02802\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02803}02803\ \ \ \textcolor{comment}{/*\ Set\ or\ reset\ the\ CCxNE\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02804}02804\ \ \ TIMx-\/>\mbox{\hyperlink{structTIM__TypeDef_a098110becfef10e1fd1b6a4f874da496}{CCER}}\ |=\ (uint32\_t)(ChannelNState\ <<\ (Channel\ \&\ 0x1FU));\ \textcolor{comment}{/*\ 0x1FU\ =\ 31\ bits\ max\ shift\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02805}02805\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim__ex_8c_source_l02810}02810\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_TIM\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
