$VERSION 1

$INFO_BLOCK Cmux2

$NMOS nmos 
$PMOS pmos 
$NPN  
$PNP  

$POWER vdd! 
$GROUND gnd! 

$INOUT_PORT
$CELL _SP_PMOS_2_(pmos)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _NAND2(nmos/pmos)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out 
$PINCLASS Gnd 25 Out 23 Pwr 24 In2 81 In1 81 
$BULKPINS 

$CELL nmos
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 
$BULKPINS 

$CELL _S_NMOS2_(nmos)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _S_PMOS2_(pmos)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _NOR2(nmos/pmos)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out 
$PINCLASS Gnd 25 Out 23 Pwr 24 In2 81 In1 81 
$BULKPINS 

$CELL pmos
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 
$BULKPINS 

$CELL _SP_NMOS_2_(nmos)
$TYPE CELL
$INPUT In2 In1 
$OUTPUT Out1 Out2 
$PINCLASS Out1 1 In2 81 Out2 1 In1 81 
$BULKPINS 

$CELL _INV(nmos/pmos)
$TYPE CELL
$INPUT In 
$OUTPUT Out 
$PINCLASS Gnd 25 Out 23 Pwr 24 In 81 
$BULKPINS 

$CELL Cmux2
$TYPE CELL
$INPUT RS0Bar RS0 net8 RS1Bar net7 W3 net6 WS1 WS0Bar 
	W2 net5 R3 WS0 WS1Bar W1 R2 W0 R1 RS1 
	R0 
$OUTPUT BL1_Bar In0 net8 BL3 net7 BL2 W3 net6 BL1 
	Op0bar BL2_Bar Op0 W2 net5 R3 BL0 BL0_Bar W1 R2 
	W0 R1 BL3_Bar In0bar R0 
$PINCLASS BL1_Bar 8 In0 9 RS0Bar 11 RS0 12 net8 24 RS1Bar 1 BL3 15 net7 29 BL2 18 
	W3 22 net6 28 BL1 3 Op0bar 5 WS1 6 BL2_Bar 7 WS0Bar 14 Op0 16 W2 23 net5 26 
	R3 32 vdd! 10 WS0 13 WS1Bar 17 BL0 19 BL0_Bar 20 W1 27 gnd! 31 R2 34 W0 25 
	R1 33 BL3_Bar 2 RS1 4 In0bar 21 R0 30 

$TRIMMED_NET
