# CE213_Digital-System-Design-with-HDL
Labs and projects modeled using verilog

### Folder list
1. Counter: Asyn-counter  
2. FSM-moore_StringReg: Moore 010 sequence detector
3. Lab4
  1. ALU: functions in not, and, xor, or, dec, full adder, suber, inc and over flow detector 
  2. Mux32
5. MIPSArc: single cycle MIPS 
6. RISCV-Arc: single cycle RISC-V
7. Registerfile
8. SRAM
9. README.md
