#define GEN2__AMD_OPTERON_6136_32__MLX_CX_QDR__16PPN                           \
    {{8,                                                                       \
      {0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1},         \
      20,                                                                      \
      {{1, &MPIR_Alltoall_RD_MVP},                                             \
       {2, &MPIR_Alltoall_RD_MVP},                                             \
       {4, &MPIR_Alltoall_RD_MVP},                                             \
       {8, &MPIR_Alltoall_RD_MVP},                                             \
       {16, &MPIR_Alltoall_RD_MVP},                                            \
       {32, &MPIR_Alltoall_Scatter_dest_MVP},                                  \
       {64, &MPIR_Alltoall_Scatter_dest_MVP},                                  \
       {128, &MPIR_Alltoall_Scatter_dest_MVP},                                 \
       {256, &MPIR_Alltoall_Scatter_dest_MVP},                                 \
       {512, &MPIR_Alltoall_Scatter_dest_MVP},                                 \
       {1024, &MPIR_Alltoall_Scatter_dest_MVP},                                \
       {2048, &MPIR_Alltoall_Scatter_dest_MVP},                                \
       {4096, &MPIR_Alltoall_Scatter_dest_MVP},                                \
       {8192, &MPIR_Alltoall_Scatter_dest_MVP},                                \
       {16384, &MPIR_Alltoall_Scatter_dest_MVP},                               \
       {32768, &MPIR_Alltoall_Scatter_dest_MVP},                               \
       {65536, &MPIR_Alltoall_Scatter_dest_MVP},                               \
       {131072, &MPIR_Alltoall_Scatter_dest_MVP},                              \
       {262144, &MPIR_Alltoall_Scatter_dest_MVP},                              \
       {524288, &MPIR_Alltoall_Scatter_dest_MVP},                              \
       {1048576, &MPIR_Alltoall_Scatter_dest_MVP}}},                           \
                                                                               \
     {16,                                                                      \
      {0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1},         \
      20,                                                                      \
      {{1, &MPIR_Alltoall_RD_MVP},                                             \
       {2, &MPIR_Alltoall_RD_MVP},                                             \
       {4, &MPIR_Alltoall_RD_MVP},                                             \
       {8, &MPIR_Alltoall_RD_MVP},                                             \
       {16, &MPIR_Alltoall_RD_MVP},                                            \
       {32, &MPIR_Alltoall_RD_MVP},                                            \
       {64, &MPIR_Alltoall_Scatter_dest_MVP},                                  \
       {128, &MPIR_Alltoall_Scatter_dest_MVP},                                 \
       {256, &MPIR_Alltoall_Scatter_dest_MVP},                                 \
       {512, &MPIR_Alltoall_Scatter_dest_MVP},                                 \
       {1024, &MPIR_Alltoall_Scatter_dest_MVP},                                \
       {2048, &MPIR_Alltoall_Scatter_dest_MVP},                                \
       {4096, &MPIR_Alltoall_Scatter_dest_MVP},                                \
       {8192, &MPIR_Alltoall_Scatter_dest_MVP},                                \
       {16384, &MPIR_Alltoall_Scatter_dest_MVP},                               \
       {32768, &MPIR_Alltoall_Scatter_dest_MVP},                               \
       {65536, &MPIR_Alltoall_Scatter_dest_MVP},                               \
       {131072, &MPIR_Alltoall_Scatter_dest_MVP},                              \
       {262144, &MPIR_Alltoall_Scatter_dest_MVP},                              \
       {524288, &MPIR_Alltoall_Scatter_dest_MVP},                              \
       {1048576, &MPIR_Alltoall_Scatter_dest_MVP}}},                           \
                                                                               \
     {32,                                                                      \
      {0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1},         \
      20,                                                                      \
      {{1, &MPIR_Alltoall_RD_MVP},                                             \
       {2, &MPIR_Alltoall_RD_MVP},                                             \
       {4, &MPIR_Alltoall_RD_MVP},                                             \
       {8, &MPIR_Alltoall_RD_MVP},                                             \
       {16, &MPIR_Alltoall_bruck_MVP},                                         \
       {32, &MPIR_Alltoall_bruck_MVP},                                         \
       {64, &MPIR_Alltoall_bruck_MVP},                                         \
       {128, &MPIR_Alltoall_bruck_MVP},                                        \
       {256, &MPIR_Alltoall_bruck_MVP},                                        \
       {512, &MPIR_Alltoall_Scatter_dest_MVP},                                 \
       {1024, &MPIR_Alltoall_Scatter_dest_MVP},                                \
       {2048, &MPIR_Alltoall_Scatter_dest_MVP},                                \
       {4096, &MPIR_Alltoall_Scatter_dest_MVP},                                \
       {8192, &MPIR_Alltoall_Scatter_dest_MVP},                                \
       {16384, &MPIR_Alltoall_Scatter_dest_MVP},                               \
       {32768, &MPIR_Alltoall_Scatter_dest_MVP},                               \
       {65536, &MPIR_Alltoall_Scatter_dest_MVP},                               \
       {131072, &MPIR_Alltoall_Scatter_dest_MVP},                              \
       {262144, &MPIR_Alltoall_Scatter_dest_MVP},                              \
       {524288, &MPIR_Alltoall_Scatter_dest_MVP},                              \
       {1048576, &MPIR_Alltoall_Scatter_dest_MVP}}}};
#define GEN2__AMD_OPTERON_6136_32__MLX_CX_QDR__16PPN_CNT 3
