--------------------------------------------------------------------------------
Release 13.3 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.3/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml spec_top_fmc_adc_100Ms.twx spec_top_fmc_adc_100Ms.ncd -o
spec_top_fmc_adc_100Ms.twr spec_top_fmc_adc_100Ms.pcf

Design file:              spec_top_fmc_adc_100Ms.ncd
Physical constraint file: spec_top_fmc_adc_100Ms.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_p2l_clkp = PERIOD TIMEGRP "p2l_clkp_grp" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clkp = PERIOD TIMEGRP "p2l_clkp_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk20_vcxo_i = PERIOD TIMEGRP "clk20_vcxo_i_grp" 50 ns 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk20_vcxo_i = PERIOD TIMEGRP "clk20_vcxo_i_grp" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: cmp_sys_clk_pll/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKFBOUT
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y3.CLKFBOUT
  Clock network: sys_clk_fb
--------------------------------------------------------------------------------
Slack: 7.075ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKOUT0
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y3.CLKOUT0
  Clock network: sys_clk_125_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK5 = PERIOD TIMEGRP "SYS_CLK5" 3 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.572ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK5 = PERIOD TIMEGRP "SYS_CLK5" 3 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_dco_n_i = PERIOD TIMEGRP "adc_dco_n_i" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_dco_n_i = PERIOD TIMEGRP "adc_dco_n_i" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_dco_bufio/I
  Logical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_dco_bufio/I
  Location pin: BUFIO2_X1Y6.I
  Clock network: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/dco_clk_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP     
    "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clkp HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clkp HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clkn HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clkn HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_125_buf = PERIOD TIMEGRP "sys_clk_125_buf" 
TS_clk20_vcxo_i / 6.25         HIGH 50%;

 400328 paths analyzed, 16220 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.927ns.
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13 (SLICE_X14Y48.D5), 414 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.839ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.507 - 0.490)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.AQ      Tcko                  0.447   cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X25Y34.C3      net (fanout=118)      1.296   cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X25Y34.C       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_timetag_core/trig_tag_seconds<31>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/_n0187_inv41
    SLICE_X19Y34.C2      net (fanout=7)        1.031   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/_n0187_inv_bdd2
    SLICE_X19Y34.C       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_58
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[3]_tip_AND_2290_o1
    SLICE_X20Y39.D1      net (fanout=37)       1.134   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[3]_tip_AND_2290_o
    SLICE_X20Y39.D       Tilo                  0.205   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_92
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv11
    SLICE_X14Y48.C2      net (fanout=32)       2.520   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv1
    SLICE_X14Y48.C       Tilo                  0.204   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13_rstpot_SW0
    SLICE_X14Y48.D5      net (fanout=1)        0.195   N370
    SLICE_X14Y48.CLK     Tas                   0.289   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13_rstpot
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13
    -------------------------------------------------  ---------------------------
    Total                                      7.839ns (1.663ns logic, 6.176ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_5 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.804ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.507 - 0.506)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_5 to cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y27.CQ      Tcko                  0.391   cmp_sdb_crossbar/crossbar/matrix_old_0<6>
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_5
    SLICE_X25Y34.C6      net (fanout=480)      1.317   cmp_sdb_crossbar/crossbar/matrix_old_0<5>
    SLICE_X25Y34.C       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_timetag_core/trig_tag_seconds<31>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/_n0187_inv41
    SLICE_X19Y34.C2      net (fanout=7)        1.031   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/_n0187_inv_bdd2
    SLICE_X19Y34.C       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_58
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[3]_tip_AND_2290_o1
    SLICE_X20Y39.D1      net (fanout=37)       1.134   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[3]_tip_AND_2290_o
    SLICE_X20Y39.D       Tilo                  0.205   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_92
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv11
    SLICE_X14Y48.C2      net (fanout=32)       2.520   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv1
    SLICE_X14Y48.C       Tilo                  0.204   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13_rstpot_SW0
    SLICE_X14Y48.D5      net (fanout=1)        0.195   N370
    SLICE_X14Y48.CLK     Tas                   0.289   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13_rstpot
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13
    -------------------------------------------------  ---------------------------
    Total                                      7.804ns (1.607ns logic, 6.197ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_5 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.540ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.507 - 0.506)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_5 to cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y27.CQ      Tcko                  0.391   cmp_sdb_crossbar/crossbar/matrix_old_0<6>
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_5
    SLICE_X18Y35.D6      net (fanout=480)      1.844   cmp_sdb_crossbar/crossbar/matrix_old_0<5>
    SLICE_X18Y35.D       Tilo                  0.203   cmp_fmc_adc_mezzanine_0/cnx_master_out[1]_adr<3>
                                                       cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/master_oe[1]_adr<3>1
    SLICE_X19Y34.C6      net (fanout=13)       0.296   cmp_fmc_adc_mezzanine_0/cnx_master_out[1]_adr<3>
    SLICE_X19Y34.C       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_58
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[3]_tip_AND_2290_o1
    SLICE_X20Y39.D1      net (fanout=37)       1.134   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[3]_tip_AND_2290_o
    SLICE_X20Y39.D       Tilo                  0.205   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_92
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv11
    SLICE_X14Y48.C2      net (fanout=32)       2.520   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1026_inv1
    SLICE_X14Y48.C       Tilo                  0.204   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13_rstpot_SW0
    SLICE_X14Y48.D5      net (fanout=1)        0.195   N370
    SLICE_X14Y48.CLK     Tas                   0.289   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13_rstpot
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_13
    -------------------------------------------------  ---------------------------
    Total                                      7.540ns (1.551ns logic, 5.989ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0 (SLICE_X14Y49.B6), 414 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.837ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (0.506 - 0.490)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.AQ      Tcko                  0.447   cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X25Y34.C3      net (fanout=118)      1.296   cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X25Y34.C       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_timetag_core/trig_tag_seconds<31>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/_n0187_inv41
    SLICE_X19Y34.C2      net (fanout=7)        1.031   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/_n0187_inv_bdd2
    SLICE_X19Y34.C       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_58
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[3]_tip_AND_2290_o1
    SLICE_X20Y37.C4      net (fanout=37)       0.819   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[3]_tip_AND_2290_o
    SLICE_X20Y37.C       Tilo                  0.205   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1041_inv1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1041_inv11
    SLICE_X14Y49.A2      net (fanout=32)       2.911   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1041_inv1
    SLICE_X14Y49.A       Tilo                  0.203   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0_rstpot_SW0
    SLICE_X14Y49.B6      net (fanout=1)        0.118   N344
    SLICE_X14Y49.CLK     Tas                   0.289   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0_rstpot
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0
    -------------------------------------------------  ---------------------------
    Total                                      7.837ns (1.662ns logic, 6.175ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_5 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.802ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_5 to cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y27.CQ      Tcko                  0.391   cmp_sdb_crossbar/crossbar/matrix_old_0<6>
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_5
    SLICE_X25Y34.C6      net (fanout=480)      1.317   cmp_sdb_crossbar/crossbar/matrix_old_0<5>
    SLICE_X25Y34.C       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_timetag_core/trig_tag_seconds<31>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/_n0187_inv41
    SLICE_X19Y34.C2      net (fanout=7)        1.031   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/_n0187_inv_bdd2
    SLICE_X19Y34.C       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_58
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[3]_tip_AND_2290_o1
    SLICE_X20Y37.C4      net (fanout=37)       0.819   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[3]_tip_AND_2290_o
    SLICE_X20Y37.C       Tilo                  0.205   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1041_inv1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1041_inv11
    SLICE_X14Y49.A2      net (fanout=32)       2.911   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1041_inv1
    SLICE_X14Y49.A       Tilo                  0.203   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0_rstpot_SW0
    SLICE_X14Y49.B6      net (fanout=1)        0.118   N344
    SLICE_X14Y49.CLK     Tas                   0.289   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0_rstpot
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0
    -------------------------------------------------  ---------------------------
    Total                                      7.802ns (1.606ns logic, 6.196ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.646ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (0.506 - 0.490)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.AQ      Tcko                  0.447   cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X25Y34.C3      net (fanout=118)      1.296   cmp_fmc_adc_mezzanine_0/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X25Y34.C       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_timetag_core/trig_tag_seconds<31>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/_n0187_inv41
    SLICE_X19Y37.A1      net (fanout=7)        0.896   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/_n0187_inv_bdd2
    SLICE_X19Y37.A       Tilo                  0.259   cnx_master_out[5]_adr<3>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[2]_tip_AND_2289_o1
    SLICE_X20Y37.C1      net (fanout=38)       0.763   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/latch[2]_tip_AND_2289_o
    SLICE_X20Y37.C       Tilo                  0.205   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1041_inv1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1041_inv11
    SLICE_X14Y49.A2      net (fanout=32)       2.911   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1041_inv1
    SLICE_X14Y49.A       Tilo                  0.203   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0_rstpot_SW0
    SLICE_X14Y49.B6      net (fanout=1)        0.118   N344
    SLICE_X14Y49.CLK     Tas                   0.289   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0_rstpot
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_0
    -------------------------------------------------  ---------------------------
    Total                                      7.646ns (1.662ns logic, 5.984ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86 (SLICE_X28Y37.A5), 1647 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt_0 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.789ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.237 - 0.260)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt_0 to cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.AMUX    Tshcko                0.461   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt<4>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt_0
    SLICE_X16Y45.A5      net (fanout=14)       0.960   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt<0>
    SLICE_X16Y45.AMUX    Topaa                 0.377   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_lut<0>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_cy<3>
    SLICE_X17Y46.D5      net (fanout=36)       1.133   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_bit_pos<0>
    SLICE_X17Y46.D       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t<19>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_144
    SLICE_X17Y44.A3      net (fanout=1)        0.481   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_144
    SLICE_X17Y44.A       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_124
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_82
    SLICE_X14Y42.D5      net (fanout=1)        0.618   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_82
    SLICE_X14Y42.CMUX    Topdc                 0.368   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_7
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_4
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_2_f7
    SLICE_X19Y38.B6      net (fanout=7)        1.182   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_bit_pos[6]_data[127]_Mux_20_o
    SLICE_X19Y38.B       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_89
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_clk1_4
    SLICE_X28Y37.A5      net (fanout=19)       1.091   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_clk13
    SLICE_X28Y37.CLK     Tas                   0.341   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86_rstpot
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86
    -------------------------------------------------  ---------------------------
    Total                                      7.789ns (2.324ns logic, 5.465ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_3 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.650ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.237 - 0.258)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_3 to cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y45.CQ      Tcko                  0.391   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_3
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_3
    SLICE_X19Y45.A1      net (fanout=5)        1.352   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_3
    SLICE_X19Y45.A       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_3
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_A4
    SLICE_X16Y45.D4      net (fanout=2)        0.601   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_A<3>
    SLICE_X16Y45.COUT    Topcyd                0.260   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_lut<3>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_cy<3>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_cy<3>
    SLICE_X16Y46.AMUX    Tcina                 0.177   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_11_1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_xor<6>
    SLICE_X14Y42.C2      net (fanout=38)       1.373   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_bit_pos<4>
    SLICE_X14Y42.CMUX    Tilo                  0.361   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_7
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_3
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_2_f7
    SLICE_X19Y38.B6      net (fanout=7)        1.182   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_bit_pos[6]_data[127]_Mux_20_o
    SLICE_X19Y38.B       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_89
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_clk1_4
    SLICE_X28Y37.A5      net (fanout=19)       1.091   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_clk13
    SLICE_X28Y37.CLK     Tas                   0.341   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86_rstpot
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86
    -------------------------------------------------  ---------------------------
    Total                                      7.650ns (2.048ns logic, 5.602ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt_0 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.237 - 0.260)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt_0 to cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.AMUX    Tshcko                0.461   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt<4>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt_0
    SLICE_X16Y45.B5      net (fanout=14)       1.204   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt<0>
    SLICE_X16Y45.BMUX    Topbb                 0.368   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_lut<1>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_cy<3>
    SLICE_X15Y44.B1      net (fanout=36)       0.911   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_bit_pos<1>
    SLICE_X15Y44.B       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_15
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_134
    SLICE_X15Y44.A6      net (fanout=1)        0.452   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_134
    SLICE_X15Y44.A       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_15
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_81
    SLICE_X14Y42.C3      net (fanout=1)        0.496   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_81
    SLICE_X14Y42.CMUX    Tilo                  0.361   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_7
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_3
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_2_f7
    SLICE_X19Y38.B6      net (fanout=7)        1.182   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_bit_pos[6]_data[127]_Mux_20_o
    SLICE_X19Y38.B       Tilo                  0.259   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_89
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_clk1_4
    SLICE_X28Y37.A5      net (fanout=19)       1.091   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_clk13
    SLICE_X28Y37.CLK     Tas                   0.341   cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86_rstpot
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_86
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (2.308ns logic, 5.336ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_125_buf = PERIOD TIMEGRP "sys_clk_125_buf" TS_clk20_vcxo_i / 6.25
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o_23 (SLICE_X6Y52.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_125 rising at 8.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.DQ       Tcko                  0.234   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X6Y52.CE       net (fanout=18)       0.149   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X6Y52.CLK      Tckce       (-Th)     0.108   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o<23>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o_23
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.126ns logic, 0.149ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o_22 (SLICE_X6Y52.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_125 rising at 8.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.DQ       Tcko                  0.234   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X6Y52.CE       net (fanout=18)       0.149   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X6Y52.CLK      Tckce       (-Th)     0.104   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o<23>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o_22
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.130ns logic, 0.149ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o_21 (SLICE_X6Y52.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_125 rising at 8.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.DQ       Tcko                  0.234   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X6Y52.CE       net (fanout=18)       0.149   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X6Y52.CLK      Tckce       (-Th)     0.102   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o<23>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/wb_ddr_adr_o_21
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.132ns logic, 0.149ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_125_buf = PERIOD TIMEGRP "sys_clk_125_buf" TS_clk20_vcxo_i / 6.25
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/gen_dual_clk.U_RAM_DC/Mram_ram1/CLKA
  Logical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/gen_dual_clk.U_RAM_DC/Mram_ram1/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: sys_clk_125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/gen_dual_clk.U_RAM_DC/Mram_ram1/CLKB
  Logical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/gen_dual_clk.U_RAM_DC/Mram_ram1/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: sys_clk_125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/gen_dual_clk.U_RAM_DC/Mram_ram2/CLKA
  Logical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_multishot_dpram0/gen_dual_clk.U_RAM_DC/Mram_ram2/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: sys_clk_125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr_clk_buf = PERIOD TIMEGRP "ddr_clk_buf" 
TS_clk20_vcxo_i / 16.6666667         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.572ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_clk_buf = PERIOD TIMEGRP "ddr_clk_buf" TS_clk20_vcxo_i / 16.6666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_mcb_drp_clk_bufg_in"         TS_SYS_CLK5 / 0.25 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_SYS_CLK5 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.270ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.570ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X20Y80.CLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_180         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_180"         TS_SYS_CLK5 / 2 PHASE 0.75 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180"
        TS_SYS_CLK5 / 2 PHASE 0.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_0"         TS_SYS_CLK5 / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0"
        TS_SYS_CLK5 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_dco_clk = 
PERIOD TIMEGRP         "cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_dco_clk" 
        TS_adc_dco_n_i HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.636ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_dco_clk = PERIOD TIMEGRP
        "cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_dco_clk"
        TS_adc_dco_n_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKOUT0
  Logical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/serdes_clk
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/dco_clk
--------------------------------------------------------------------------------
Slack: 0.364ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.818ns (Tdcmpw_CLKIN_500_550)
  Physical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/dco_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP  
       "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X0Y32.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y34.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;

 30234 paths analyzed, 8037 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.973ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_20 (SLICE_X18Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/target_mwr (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.599 - 0.597)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/target_mwr to cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y73.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
                                                       cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X18Y50.A6      net (fanout=66)       4.220   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X18Y50.CLK     Tas                   0.289   cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din<23>
                                                       cmp_gn4124_core/cmp_wbmaster32/mux1211
                                                       cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_20
    -------------------------------------------------  ---------------------------
    Total                                      4.900ns (0.680ns logic, 4.220ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_21 (SLICE_X18Y50.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/target_mwr (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.599 - 0.597)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/target_mwr to cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y73.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
                                                       cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X18Y50.B6      net (fanout=66)       4.220   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X18Y50.CLK     Tas                   0.289   cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din<23>
                                                       cmp_gn4124_core/cmp_wbmaster32/mux1311
                                                       cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_21
    -------------------------------------------------  ---------------------------
    Total                                      4.900ns (0.680ns logic, 4.220ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_15 (SLICE_X45Y61.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_dma_controller/dma_len_reg_14 (FF)
  Destination:          cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.862ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.576 - 0.610)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_dma_controller/dma_len_reg_14 to cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y65.CMUX    Tshcko                0.488   cmp_gn4124_core/cmp_dma_controller/dma_len_reg<23>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_len_reg_14
    SLICE_X39Y65.B1      net (fanout=3)        1.283   cmp_gn4124_core/cmp_dma_controller/dma_len_reg<14>
    SLICE_X39Y65.B       Tilo                  0.259   cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write<31>
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv35
    SLICE_X41Y64.C6      net (fanout=1)        0.464   cmp_gn4124_core/cmp_dma_controller/_n0229_inv34
    SLICE_X41Y64.C       Tilo                  0.259   cmp_gn4124_core/cmp_dma_controller/_n0229_inv
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv36
    SLICE_X41Y64.D5      net (fanout=8)        0.226   cmp_gn4124_core/cmp_dma_controller/_n0229_inv_bdd2
    SLICE_X41Y64.D       Tilo                  0.259   cmp_gn4124_core/cmp_dma_controller/_n0229_inv
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv11
    SLICE_X45Y61.CE      net (fanout=13)       1.261   cmp_gn4124_core/cmp_dma_controller/_n0229_inv
    SLICE_X45Y61.CLK     Tceck                 0.363   cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o<16>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_15
    -------------------------------------------------  ---------------------------
    Total                                      4.862ns (1.628ns logic, 3.234ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_dma_controller/dma_len_reg_9 (FF)
  Destination:          cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.784ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.576 - 0.609)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_dma_controller/dma_len_reg_9 to cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y65.AMUX    Tshcko                0.461   cmp_gn4124_core/cmp_dma_controller/dma_len_reg<15>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_len_reg_9
    SLICE_X36Y64.A6      net (fanout=3)        0.952   cmp_gn4124_core/cmp_dma_controller/dma_len_reg<9>
    SLICE_X36Y64.A       Tilo                  0.205   cmp_gn4124_core/cmp_dma_controller/_n0229_inv31
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv32
    SLICE_X41Y64.C2      net (fanout=1)        0.798   cmp_gn4124_core/cmp_dma_controller/_n0229_inv31
    SLICE_X41Y64.C       Tilo                  0.259   cmp_gn4124_core/cmp_dma_controller/_n0229_inv
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv36
    SLICE_X41Y64.D5      net (fanout=8)        0.226   cmp_gn4124_core/cmp_dma_controller/_n0229_inv_bdd2
    SLICE_X41Y64.D       Tilo                  0.259   cmp_gn4124_core/cmp_dma_controller/_n0229_inv
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv11
    SLICE_X45Y61.CE      net (fanout=13)       1.261   cmp_gn4124_core/cmp_dma_controller/_n0229_inv
    SLICE_X45Y61.CLK     Tceck                 0.363   cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o<16>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_15
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (1.547ns logic, 3.237ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_dma_controller/dma_len_reg_6 (FF)
  Destination:          cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.714ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.576 - 0.610)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_dma_controller/dma_len_reg_6 to cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y64.DMUX    Tshcko                0.461   cmp_gn4124_core/cmp_dma_controller/dma_len_reg<5>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_len_reg_6
    SLICE_X37Y64.A1      net (fanout=3)        1.109   cmp_gn4124_core/cmp_dma_controller/dma_len_reg<6>
    SLICE_X37Y64.A       Tilo                  0.259   cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o<9>
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv31
    SLICE_X41Y64.C3      net (fanout=1)        0.517   cmp_gn4124_core/cmp_dma_controller/_n0229_inv3
    SLICE_X41Y64.C       Tilo                  0.259   cmp_gn4124_core/cmp_dma_controller/_n0229_inv
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv36
    SLICE_X41Y64.D5      net (fanout=8)        0.226   cmp_gn4124_core/cmp_dma_controller/_n0229_inv_bdd2
    SLICE_X41Y64.D       Tilo                  0.259   cmp_gn4124_core/cmp_dma_controller/_n0229_inv
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv11
    SLICE_X45Y61.CE      net (fanout=13)       1.261   cmp_gn4124_core/cmp_dma_controller/_n0229_inv
    SLICE_X45Y61.CLK     Tceck                 0.363   cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o<16>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_15
    -------------------------------------------------  ---------------------------
    Total                                      4.714ns (1.601ns logic, 3.113ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m (OLOGIC_X27Y32.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_3 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.256 - 0.244)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_3 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y47.DQ      Tcko                  0.368   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<3>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_3
    OLOGIC_X27Y32.D1     net (fanout=1)        1.093   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<3>
    OLOGIC_X27Y32.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (-0.945ns logic, 1.093ns route)
                                                       (-638.5% logic, 738.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m (OLOGIC_X27Y38.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_7 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.477 - 0.486)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_7 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y50.DQ      Tcko                  0.368   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<7>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_7
    OLOGIC_X27Y38.D1     net (fanout=1)        1.093   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<7>
    OLOGIC_X27Y38.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (-0.945ns logic, 1.093ns route)
                                                       (-638.5% logic, 738.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[0].loop3.oserdes_m (OLOGIC_X27Y30.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_0 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[0].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.258 - 0.244)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_0 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[0].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y47.AQ      Tcko                  0.368   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<3>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_0
    OLOGIC_X27Y30.D1     net (fanout=1)        1.123   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<0>
    OLOGIC_X27Y30.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[0].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[0].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (-0.945ns logic, 1.123ns route)
                                                       (-530.9% logic, 630.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X0Y32.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y34.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_mcb_drp_clk_bufg_in_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_mcb_drp_clk_bufg_in_0"         TS_ddr_clk_buf / 0.25 HIGH 
50%;

 10400 paths analyzed, 1129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.548ns.
--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X16Y84.CE), 160 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      7.448ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.239 - 0.247)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.BQ      Tcko                  0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X16Y81.D2      net (fanout=11)       2.338   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X16Y81.D       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X16Y81.C4      net (fanout=1)        0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X16Y81.CMUX    Tilo                  0.251   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A2      net (fanout=1)        0.595   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X15Y82.D4      net (fanout=2)        0.587   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X15Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B2      net (fanout=2)        0.444   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A5      net (fanout=1)        0.187   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.630   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.335   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.448ns (2.220ns logic, 5.228ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.809ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.239 - 0.247)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.BMUX    Tshcko                0.488   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X16Y81.D3      net (fanout=12)       1.658   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X16Y81.D       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X16Y81.C4      net (fanout=1)        0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X16Y81.CMUX    Tilo                  0.251   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A2      net (fanout=1)        0.595   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X15Y82.D4      net (fanout=2)        0.587   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X15Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B2      net (fanout=2)        0.444   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A5      net (fanout=1)        0.187   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.630   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.335   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.809ns (2.261ns logic, 4.548ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.519ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.239 - 0.247)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.AMUX    Tshcko                0.488   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X16Y81.D6      net (fanout=11)       1.368   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X16Y81.D       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X16Y81.C4      net (fanout=1)        0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X16Y81.CMUX    Tilo                  0.251   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A2      net (fanout=1)        0.595   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X15Y82.D4      net (fanout=2)        0.587   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X15Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B2      net (fanout=2)        0.444   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A5      net (fanout=1)        0.187   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.630   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.335   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.519ns (2.261ns logic, 4.258ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (SLICE_X16Y84.CE), 160 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      7.428ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.239 - 0.247)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.BQ      Tcko                  0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X16Y81.D2      net (fanout=11)       2.338   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X16Y81.D       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X16Y81.C4      net (fanout=1)        0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X16Y81.CMUX    Tilo                  0.251   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A2      net (fanout=1)        0.595   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X15Y82.D4      net (fanout=2)        0.587   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X15Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B2      net (fanout=2)        0.444   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A5      net (fanout=1)        0.187   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.630   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.315   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (2.200ns logic, 5.228ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.789ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.239 - 0.247)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.BMUX    Tshcko                0.488   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X16Y81.D3      net (fanout=12)       1.658   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X16Y81.D       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X16Y81.C4      net (fanout=1)        0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X16Y81.CMUX    Tilo                  0.251   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A2      net (fanout=1)        0.595   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X15Y82.D4      net (fanout=2)        0.587   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X15Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B2      net (fanout=2)        0.444   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A5      net (fanout=1)        0.187   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.630   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.315   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    -------------------------------------------------  ---------------------------
    Total                                      6.789ns (2.241ns logic, 4.548ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.499ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.239 - 0.247)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.AMUX    Tshcko                0.488   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X16Y81.D6      net (fanout=11)       1.368   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X16Y81.D       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X16Y81.C4      net (fanout=1)        0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X16Y81.CMUX    Tilo                  0.251   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A2      net (fanout=1)        0.595   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X15Y82.D4      net (fanout=2)        0.587   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X15Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B2      net (fanout=2)        0.444   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A5      net (fanout=1)        0.187   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.630   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.315   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    -------------------------------------------------  ---------------------------
    Total                                      6.499ns (2.241ns logic, 4.258ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (SLICE_X16Y84.CE), 160 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      7.427ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.239 - 0.247)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.BQ      Tcko                  0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X16Y81.D2      net (fanout=11)       2.338   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X16Y81.D       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X16Y81.C4      net (fanout=1)        0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X16Y81.CMUX    Tilo                  0.251   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A2      net (fanout=1)        0.595   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X15Y82.D4      net (fanout=2)        0.587   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X15Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B2      net (fanout=2)        0.444   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A5      net (fanout=1)        0.187   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.630   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.314   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.427ns (2.199ns logic, 5.228ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.788ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.239 - 0.247)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.BMUX    Tshcko                0.488   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X16Y81.D3      net (fanout=12)       1.658   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X16Y81.D       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X16Y81.C4      net (fanout=1)        0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X16Y81.CMUX    Tilo                  0.251   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A2      net (fanout=1)        0.595   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X15Y82.D4      net (fanout=2)        0.587   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X15Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B2      net (fanout=2)        0.444   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A5      net (fanout=1)        0.187   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.630   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.314   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.788ns (2.240ns logic, 4.548ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.498ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.239 - 0.247)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.AMUX    Tshcko                0.488   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X16Y81.D6      net (fanout=11)       1.368   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X16Y81.D       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X16Y81.C4      net (fanout=1)        0.447   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X16Y81.CMUX    Tilo                  0.251   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A2      net (fanout=1)        0.595   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X16Y81.A       Tilo                  0.205   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X15Y82.D4      net (fanout=2)        0.587   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X15Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B2      net (fanout=2)        0.444   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_904_o_AND_2800_o
    SLICE_X15Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A5      net (fanout=1)        0.187   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X15Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.630   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.314   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      6.498ns (2.240ns logic, 4.258ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_ddr_clk_buf / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (SLICE_X12Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y85.DMUX    Tshcko                0.244   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_CS
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X12Y85.SR      net (fanout=49)       0.153   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X12Y85.CLK     Tcksr       (-Th)    -0.001   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.245ns logic, 0.153ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6 (SLICE_X12Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y85.DMUX    Tshcko                0.244   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_CS
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X12Y85.SR      net (fanout=49)       0.153   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X12Y85.CLK     Tcksr       (-Th)    -0.014   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.258ns logic, 0.153ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (SLICE_X12Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y85.DMUX    Tshcko                0.244   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_CS
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X12Y85.SR      net (fanout=49)       0.153   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X12Y85.CLK     Tcksr       (-Th)    -0.025   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.269ns logic, 0.153ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_ddr_clk_buf / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.270ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.570ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X20Y80.CLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_180_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_180_0"         TS_ddr_clk_buf / 2 PHASE 0.75 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180_0"
        TS_ddr_clk_buf / 2 PHASE 0.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_0_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_0_0"         TS_ddr_clk_buf / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0_0"
        TS_ddr_clk_buf / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_fs_clk_buf 
= PERIOD TIMEGRP         
"cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_fs_clk_buf"         
TS_cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_dco_clk / 0.25 HIGH         
50%;

 47928 paths analyzed, 1834 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.194ns.
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_4 (SLICE_X5Y15.A6), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 (DSP)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.111ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.244 - 0.246)
  Source Clock:         cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y1.M19       Tdspcko_M_OPMODEREG   5.489   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X5Y15.A6       net (fanout=1)        1.300   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/product<19>
    SLICE_X5Y15.CLK      Tas                   0.322   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/Mmux_product[30]_GND_526_o_mux_8_OUT111
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_4
    -------------------------------------------------  ---------------------------
    Total                                      7.111ns (5.811ns logic, 1.300ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset_16 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.199ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.244 - 0.245)
  Source Clock:         cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset_16 to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.AQ       Tcko                  0.408   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset<16>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset_16
    DSP48_X0Y1.B17       net (fanout=18)       0.805   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset<16>
    DSP48_X0Y1.M19       Tdspdo_B_M            3.364   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X5Y15.A6       net (fanout=1)        1.300   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/product<19>
    SLICE_X5Y15.CLK      Tas                   0.322   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/Mmux_product[30]_GND_526_o_mux_8_OUT111
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_4
    -------------------------------------------------  ---------------------------
    Total                                      6.199ns (4.094ns logic, 2.105ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset_15 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.185ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.244 - 0.245)
  Source Clock:         cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset_15 to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DQ       Tcko                  0.408   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset<15>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset_15
    DSP48_X0Y1.B15       net (fanout=17)       0.791   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset<15>
    DSP48_X0Y1.M19       Tdspdo_B_M            3.364   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X5Y15.A6       net (fanout=1)        1.300   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/product<19>
    SLICE_X5Y15.CLK      Tas                   0.322   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/Mmux_product[30]_GND_526_o_mux_8_OUT111
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_4
    -------------------------------------------------  ---------------------------
    Total                                      6.185ns (4.094ns logic, 2.091ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_3 (SLICE_X5Y13.D5), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 (DSP)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.040ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.242 - 0.246)
  Source Clock:         cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y1.M18       Tdspcko_M_OPMODEREG   5.489   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X5Y13.D5       net (fanout=1)        1.229   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/product<18>
    SLICE_X5Y13.CLK      Tas                   0.322   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o<3>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/Mmux_product[30]_GND_526_o_mux_8_OUT101
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_3
    -------------------------------------------------  ---------------------------
    Total                                      7.040ns (5.811ns logic, 1.229ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset_16 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.128ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.242 - 0.245)
  Source Clock:         cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset_16 to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.AQ       Tcko                  0.408   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset<16>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset_16
    DSP48_X0Y1.B17       net (fanout=18)       0.805   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset<16>
    DSP48_X0Y1.M18       Tdspdo_B_M            3.364   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X5Y13.D5       net (fanout=1)        1.229   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/product<18>
    SLICE_X5Y13.CLK      Tas                   0.322   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o<3>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/Mmux_product[30]_GND_526_o_mux_8_OUT101
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_3
    -------------------------------------------------  ---------------------------
    Total                                      6.128ns (4.094ns logic, 2.034ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset_15 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.114ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.242 - 0.245)
  Source Clock:         cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset_15 to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y7.DQ       Tcko                  0.408   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset<15>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset_15
    DSP48_X0Y1.B15       net (fanout=17)       0.791   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_offset<15>
    DSP48_X0Y1.M18       Tdspdo_B_M            3.364   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X5Y13.D5       net (fanout=1)        1.229   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/product<18>
    SLICE_X5Y13.CLK      Tas                   0.322   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o<3>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/Mmux_product[30]_GND_526_o_mux_8_OUT101
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/data_o_3
    -------------------------------------------------  ---------------------------
    Total                                      6.114ns (4.094ns logic, 2.020ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_o_6 (SLICE_X7Y15.C3), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 (DSP)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_o_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.021ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.244 - 0.249)
  Source Clock:         cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y2.M21       Tdspcko_M_OPMODEREG   5.489   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X7Y15.C3       net (fanout=1)        1.210   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/product<21>
    SLICE_X7Y15.CLK      Tas                   0.322   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/Mmux_product[30]_GND_526_o_mux_8_OUT131
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      7.021ns (5.811ns logic, 1.210ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_offset_8 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_o_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.399ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.244 - 0.245)
  Source Clock:         cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_offset_8 to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y7.AQ       Tcko                  0.408   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_offset<11>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_offset_8
    DSP48_X0Y2.B8        net (fanout=1)        1.095   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_offset<8>
    DSP48_X0Y2.M21       Tdspdo_B_M            3.364   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X7Y15.C3       net (fanout=1)        1.210   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/product<21>
    SLICE_X7Y15.CLK      Tas                   0.322   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/Mmux_product[30]_GND_526_o_mux_8_OUT131
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      6.399ns (4.094ns logic, 2.305ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_offset_3 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_o_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.327ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.244 - 0.250)
  Source Clock:         cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_offset_3 to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.DQ       Tcko                  0.408   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_offset<3>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_offset_3
    DSP48_X0Y2.B3        net (fanout=1)        1.023   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_offset<3>
    DSP48_X0Y2.M21       Tdspdo_B_M            3.364   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X7Y15.C3       net (fanout=1)        1.210   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/product<21>
    SLICE_X7Y15.CLK      Tas                   0.322   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/Mmux_product[30]_GND_526_o_mux_8_OUT131
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[1].cmp_offset_gain_calibr/data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      6.327ns (4.094ns logic, 2.233ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_fs_clk_buf = PERIOD TIMEGRP
        "cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_fs_clk_buf"
        TS_cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_dco_clk / 0.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_trig_cfg_sw_trig_en_sync1 (SLICE_X9Y9.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_trig_cfg_sw_trig_en_sync0 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_trig_cfg_sw_trig_en_sync1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Destination Clock:    cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_trig_cfg_sw_trig_en_sync0 to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_trig_cfg_sw_trig_en_sync1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y9.CQ        Tcko                  0.198   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_trig_cfg_sw_trig_en_sync1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_trig_cfg_sw_trig_en_sync0
    SLICE_X9Y9.DX        net (fanout=1)        0.136   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_trig_cfg_sw_trig_en_sync0
    SLICE_X9Y9.CLK       Tckdi       (-Th)    -0.059   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_trig_cfg_sw_trig_en_sync1
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_trig_cfg_sw_trig_en_sync1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_1 (SLICE_X19Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_0 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Destination Clock:    cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_0 to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y5.AQ       Tcko                  0.198   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_output_pulse
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_0
    SLICE_X19Y5.BX       net (fanout=2)        0.142   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_0
    SLICE_X19Y5.CLK      Tckdi       (-Th)    -0.059   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_output_pulse
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_trig_sync/s_sync_pulse_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_ch1_sta_val_lwb_s2 (SLICE_X25Y8.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_ch1_sta_val_lwb_s1 (FF)
  Destination:          cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_ch1_sta_val_lwb_s2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Destination Clock:    cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_ch1_sta_val_lwb_s1 to cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_ch1_sta_val_lwb_s2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y8.CQ       Tcko                  0.198   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_ch1_sta_val_lwb_s2
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_ch1_sta_val_lwb_s1
    SLICE_X25Y8.DX       net (fanout=2)        0.142   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_ch1_sta_val_lwb_s1
    SLICE_X25Y8.CLK      Tckdi       (-Th)    -0.059   cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_ch1_sta_val_lwb_s2
                                                       cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_ch1_sta_val_lwb_s2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_fs_clk_buf = PERIOD TIMEGRP
        "cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_fs_clk_buf"
        TS_cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_dco_clk / 0.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/U_Inferred_FIFO/Mram_mem1/CLKAWRCLK
  Logical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/U_Inferred_FIFO/Mram_mem1/CLKAWRCLK
  Location pin: RAMB8_X0Y13.CLKAWRCLK
  Clock network: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/U_Inferred_FIFO/Mram_mem2/CLKAWRCLK
  Logical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/U_Inferred_FIFO/Mram_mem2/CLKAWRCLK
  Location pin: RAMB8_X1Y20.CLKAWRCLK
  Clock network: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk
--------------------------------------------------------------------------------
Slack: 5.780ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.220ns (450.450MHz) (Tdspper_CARRYINREG_CARRYOUTREG)
  Physical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3/CLK
  Logical resource: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3/CLK
  Location pin: DSP48_X0Y1.CLK
  Clock network: cmp_fmc_adc_mezzanine_0/cmp_fmc_adc_100Ms_core/fs_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_serdes_clk 
= PERIOD TIMEGRP         
"cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_serdes_clk"         
TS_cmp_fmc_adc_mezzanine_0_cmp_fmc_adc_100Ms_core_dco_clk / 2 HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_p2l_clkp
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clkp                    |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk                     |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int            |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clkn
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clkn                    |      5.000ns|      0.925ns|      4.973ns|            0|            0|            0|        30234|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      4.973ns|            0|            0|            0|        30234|
| buf_P_clk_0                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_0          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      4.973ns|          N/A|            0|            0|        30234|            0|
|  _rx_pllout_x1_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk20_vcxo_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk20_vcxo_i                |     50.000ns|     20.000ns|     49.967ns|            0|            0|            0|       410728|
| TS_sys_clk_125_buf            |      8.000ns|      7.927ns|          N/A|            0|            0|       400328|            0|
| TS_ddr_clk_buf                |      3.000ns|      2.572ns|      2.998ns|            0|            0|            0|        10400|
|  TS_cmp_ddr_ctrl_cmp_ddr3_ctrl|     12.000ns|      7.548ns|          N/A|            0|            0|        10400|            0|
|  _wrapper_gen_spec_bank3_64b_3|             |             |             |             |             |             |             |
|  2b_cmp_ddr3_ctrl_memc3_infras|             |             |             |             |             |             |             |
|  tructure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
|  g_in_0                       |             |             |             |             |             |             |             |
|  TS_cmp_ddr_ctrl_cmp_ddr3_ctrl|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
|  _wrapper_gen_spec_bank3_64b_3|             |             |             |             |             |             |             |
|  2b_cmp_ddr3_ctrl_memc3_infras|             |             |             |             |             |             |             |
|  tructure_inst_clk_2x_180_0   |             |             |             |             |             |             |             |
|  TS_cmp_ddr_ctrl_cmp_ddr3_ctrl|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
|  _wrapper_gen_spec_bank3_64b_3|             |             |             |             |             |             |             |
|  2b_cmp_ddr3_ctrl_memc3_infras|             |             |             |             |             |             |             |
|  tructure_inst_clk_2x_0_0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK5
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK5                    |      3.000ns|      2.572ns|      2.998ns|            0|            0|            0|            0|
| TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_|     12.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| wrapper_gen_spec_bank3_64b_32b|             |             |             |             |             |             |             |
| _cmp_ddr3_ctrl_memc3_infrastru|             |             |             |             |             |             |             |
| cture_inst_mcb_drp_clk_bufg_in|             |             |             |             |             |             |             |
| TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| wrapper_gen_spec_bank3_64b_32b|             |             |             |             |             |             |             |
| _cmp_ddr3_ctrl_memc3_infrastru|             |             |             |             |             |             |             |
| cture_inst_clk_2x_180         |             |             |             |             |             |             |             |
| TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| wrapper_gen_spec_bank3_64b_32b|             |             |             |             |             |             |             |
| _cmp_ddr3_ctrl_memc3_infrastru|             |             |             |             |             |             |             |
| cture_inst_clk_2x_0           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_adc_dco_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_adc_dco_n_i                 |      2.000ns|      0.925ns|      1.798ns|            0|            0|            0|        47928|
| TS_cmp_fmc_adc_mezzanine_0_cmp|      2.000ns|      1.636ns|      1.798ns|            0|            0|            0|        47928|
| _fmc_adc_100Ms_core_dco_clk   |             |             |             |             |             |             |             |
|  TS_cmp_fmc_adc_mezzanine_0_cm|      8.000ns|      7.194ns|          N/A|            0|            0|        47928|            0|
|  p_fmc_adc_100Ms_core_fs_clk_b|             |             |             |             |             |             |             |
|  uf                           |             |             |             |             |             |             |             |
|  TS_cmp_fmc_adc_mezzanine_0_cm|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  p_fmc_adc_100Ms_core_serdes_c|             |             |             |             |             |             |             |
|  lk                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock P2L_CLKn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P2L_CLKn       |    4.973|         |         |         |
P2L_CLKp       |    4.973|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock P2L_CLKp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P2L_CLKn       |    4.973|         |         |         |
P2L_CLKp       |    4.973|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc0_dco_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0_dco_n_i   |    7.194|         |         |         |
adc0_dco_p_i   |    7.194|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc0_dco_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0_dco_n_i   |    7.194|         |         |         |
adc0_dco_p_i   |    7.194|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk20_vcxo_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk20_vcxo_i   |    7.927|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 488890 paths, 0 nets, and 32206 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 16 18:04:07 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



