name: asicworld_code_hdl_models_mux_using_assign
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_using_assign.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module mux_using_assign (
	din_0,
	din_1,
	sel,
	mux_out
);
	input din_0;
	input din_1;
	input sel;
	output mux_out;
	wire mux_out;
	assign mux_out = (sel ? din_1 : din_0);
endmodule
