============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           May 07 2023  02:17:03 am
  Module:                 TOP_wcount256_wlength4
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (74 ps) Late External Delay Assertion at pin dataout[0]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     106                  
             Slack:=      74                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_16_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  2.9    21    30      40    (-,-) 
  g28028/Y                       -       A->Y    F     INVxp67_ASAP7_75t_SL        1  0.9    11     6      46    (-,-) 
  g28012/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    17     9      55    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL       5  4.2    56    30      85    (-,-) 
  g25852__3680/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    26    16     101    (-,-) 
  g25845__2398/Y                 -       A->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     116    (-,-) 
  dataout[0]                     -       -       F     (port)                      -    -     -     0     116    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 2: MET (74 ps) Late External Delay Assertion at pin dataout[2]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     106                  
             Slack:=      74                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_14_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  2.9    21    30      40    (-,-) 
  g28028/Y                       -       A->Y    F     INVxp67_ASAP7_75t_SL        1  0.9    11     6      46    (-,-) 
  g28012/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    17     9      55    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL       5  4.2    56    30      85    (-,-) 
  g25853__1617/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    26    16     101    (-,-) 
  g25847__6260/Y                 -       A->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     116    (-,-) 
  dataout[2]                     -       -       F     (port)                      -    -     -     0     116    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 3: MET (77 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     103                  
             Slack:=      77                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  2.9    21    30      40    (-,-) 
  g28028/Y                       -       A->Y    F     INVxp67_ASAP7_75t_SL        1  0.9    11     6      46    (-,-) 
  g28012/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    17     9      55    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL       5  4.2    56    30      85    (-,-) 
  g25864__6161/Y                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    25    13      97    (-,-) 
  g25848__4319/Y                 -       A->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     113    (-,-) 
  dataout[3]                     -       -       F     (port)                      -    -     -     0     113    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 4: MET (78 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     102                  
             Slack:=      78                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  2.9    21    30      40    (-,-) 
  g28028/Y                       -       A->Y    F     INVxp67_ASAP7_75t_SL        1  0.9    11     6      46    (-,-) 
  g28012/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    17     9      55    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL       5  4.2    56    30      85    (-,-) 
  g25855__1705/Y                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    25    13      97    (-,-) 
  g25846__5107/Y                 -       B->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     112    (-,-) 
  dataout[1]                     -       -       F     (port)                      -    -     -     0     112    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 5: MET (79 ps) Late External Delay Assertion at pin dataout[0]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     101                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_16_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  2.9    21    30      40    (-,-) 
  g28028/Y                       -       A->Y    F     INVxp67_ASAP7_75t_SL        1  0.9    11     6      46    (-,-) 
  g28012/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    17     9      55    (-,-) 
  g27717__4733/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      81    (-,-) 
  g25857__8246/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    15      97    (-,-) 
  g25845__2398/Y                 -       B->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     111    (-,-) 
  dataout[0]                     -       -       F     (port)                      -    -     -     0     111    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 6: MET (79 ps) Late External Delay Assertion at pin dataout[2]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     101                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_14_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  2.9    21    30      40    (-,-) 
  g28028/Y                       -       A->Y    F     INVxp67_ASAP7_75t_SL        1  0.9    11     6      46    (-,-) 
  g28012/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    17     9      55    (-,-) 
  g27717__4733/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      81    (-,-) 
  g25856__5122/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    15      97    (-,-) 
  g25847__6260/Y                 -       B->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     111    (-,-) 
  dataout[2]                     -       -       F     (port)                      -    -     -     0     111    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 7: MET (79 ps) Late External Delay Assertion at pin dataout[0]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     101                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_16_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       4  3.1    21    28      38    (-,-) 
  g28012/Y                       -       A->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    17    11      50    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL       5  4.2    56    30      79    (-,-) 
  g25852__3680/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    26    16      95    (-,-) 
  g25845__2398/Y                 -       A->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     111    (-,-) 
  dataout[0]                     -       -       F     (port)                      -    -     -     0     111    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 8: MET (79 ps) Late External Delay Assertion at pin dataout[2]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     101                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_14_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       4  3.1    21    28      38    (-,-) 
  g28012/Y                       -       A->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    17    11      50    (-,-) 
  g27721__2883/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL       5  4.2    56    30      79    (-,-) 
  g25853__1617/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    26    16      95    (-,-) 
  g25847__6260/Y                 -       A->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     111    (-,-) 
  dataout[2]                     -       -       F     (port)                      -    -     -     0     111    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 9: MET (79 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     101                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  2.9    21    30      40    (-,-) 
  g28028/Y                       -       A->Y    F     INVxp67_ASAP7_75t_SL        1  0.9    11     6      46    (-,-) 
  g28012/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    17     9      55    (-,-) 
  g27717__4733/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      81    (-,-) 
  g25862__7482/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    15      97    (-,-) 
  g25848__4319/Y                 -       C->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    14     111    (-,-) 
  dataout[3]                     -       -       F     (port)                      -    -     -     0     111    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 10: MET (80 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     100                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#---------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[0]/CLK -       -      R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[0]/Q   -       CLK->Q F     DFFHQx4_ASAP7_75t_SL        5  3.4     8    35      45    (-,-) 
  g28030/Y                       -       A->Y   R     INVx1_ASAP7_75t_SL          4  2.6    15     9      54    (-,-) 
  g27673__5477/Y                 -       A->Y   F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      80    (-,-) 
  g25854__2802/Y                 -       B2->Y  R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    15      95    (-,-) 
  g25846__5107/Y                 -       A->Y   F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     110    (-,-) 
  dataout[1]                     -       -      F     (port)                      -    -     -     0     110    (-,-) 
#---------------------------------------------------------------------------------------------------------------------



Path 11: MET (80 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     100                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  3.1    22    31      41    (-,-) 
  g28027/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          1  0.9    10     5      46    (-,-) 
  g28013/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    17     8      54    (-,-) 
  g27720__9945/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      80    (-,-) 
  g25855__1705/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    25    15      95    (-,-) 
  g25846__5107/Y                 -       B->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     110    (-,-) 
  dataout[1]                     -       -       F     (port)                      -    -     -     0     110    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 12: MET (80 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     100                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  3.1    22    31      41    (-,-) 
  g28027/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          1  0.9    10     5      46    (-,-) 
  g28013/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    17     8      54    (-,-) 
  g27720__9945/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      80    (-,-) 
  g25863__4733/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    15      95    (-,-) 
  g25848__4319/Y                 -       B->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     110    (-,-) 
  dataout[3]                     -       -       F     (port)                      -    -     -     0     110    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 13: MET (80 ps) Late External Delay Assertion at pin dataout[0]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     100                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_16_1 

#---------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[0]/CLK -       -      R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[0]/Q   -       CLK->Q F     DFFHQx4_ASAP7_75t_SL        5  3.4     8    35      45    (-,-) 
  g28030/Y                       -       A->Y   R     INVx1_ASAP7_75t_SL          4  2.6    15     9      54    (-,-) 
  g27717__4733/Y                 -       A->Y   F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      80    (-,-) 
  g25857__8246/Y                 -       B2->Y  R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    15      95    (-,-) 
  g25845__2398/Y                 -       B->Y   F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     110    (-,-) 
  dataout[0]                     -       -      F     (port)                      -    -     -     0     110    (-,-) 
#---------------------------------------------------------------------------------------------------------------------



Path 14: MET (80 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     100                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#---------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[0]/CLK -       -      R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[0]/Q   -       CLK->Q F     DFFHQx4_ASAP7_75t_SL        5  3.4     8    35      45    (-,-) 
  g28030/Y                       -       A->Y   R     INVx1_ASAP7_75t_SL          4  2.6    15     9      54    (-,-) 
  g27720__9945/Y                 -       A->Y   F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      80    (-,-) 
  g25855__1705/Y                 -       B2->Y  R     AOI22xp5_ASAP7_75t_SL       1  0.9    25    15      95    (-,-) 
  g25846__5107/Y                 -       B->Y   F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     110    (-,-) 
  dataout[1]                     -       -      F     (port)                      -    -     -     0     110    (-,-) 
#---------------------------------------------------------------------------------------------------------------------



Path 15: MET (80 ps) Late External Delay Assertion at pin dataout[2]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     100                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_14_1 

#---------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[0]/CLK -       -      R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[0]/Q   -       CLK->Q F     DFFHQx4_ASAP7_75t_SL        5  3.4     8    35      45    (-,-) 
  g28030/Y                       -       A->Y   R     INVx1_ASAP7_75t_SL          4  2.6    15     9      54    (-,-) 
  g27717__4733/Y                 -       A->Y   F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      80    (-,-) 
  g25856__5122/Y                 -       B2->Y  R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    15      95    (-,-) 
  g25847__6260/Y                 -       B->Y   F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     110    (-,-) 
  dataout[2]                     -       -      F     (port)                      -    -     -     0     110    (-,-) 
#---------------------------------------------------------------------------------------------------------------------



Path 16: MET (80 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-     100                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#---------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[0]/CLK -       -      R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[0]/Q   -       CLK->Q F     DFFHQx4_ASAP7_75t_SL        5  3.4     8    35      45    (-,-) 
  g28030/Y                       -       A->Y   R     INVx1_ASAP7_75t_SL          4  2.6    15     9      54    (-,-) 
  g27720__9945/Y                 -       A->Y   F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      80    (-,-) 
  g25863__4733/Y                 -       B2->Y  R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    15      95    (-,-) 
  g25848__4319/Y                 -       B->Y   F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     110    (-,-) 
  dataout[3]                     -       -      F     (port)                      -    -     -     0     110    (-,-) 
#---------------------------------------------------------------------------------------------------------------------



Path 17: MET (81 ps) Late External Delay Assertion at pin dataout[0]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-      99                  
             Slack:=      81                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_16_1 

#---------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[0]/CLK -       -      R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[0]/Q   -       CLK->Q F     DFFHQx4_ASAP7_75t_SL        5  3.4     8    35      45    (-,-) 
  g28030/Y                       -       A->Y   R     INVx1_ASAP7_75t_SL          4  2.6    15     9      54    (-,-) 
  g27673__5477/Y                 -       A->Y   F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      80    (-,-) 
  g25851__6783/Y                 -       B2->Y  R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    15      95    (-,-) 
  g25845__2398/Y                 -       C->Y   F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    14     109    (-,-) 
  dataout[0]                     -       -      F     (port)                      -    -     -     0     109    (-,-) 
#---------------------------------------------------------------------------------------------------------------------



Path 18: MET (81 ps) Late External Delay Assertion at pin dataout[2]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-      99                  
             Slack:=      81                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_14_1 

#---------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[0]/CLK -       -      R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[0]/Q   -       CLK->Q F     DFFHQx4_ASAP7_75t_SL        5  3.4     8    35      45    (-,-) 
  g28030/Y                       -       A->Y   R     INVx1_ASAP7_75t_SL          4  2.6    15     9      54    (-,-) 
  g27673__5477/Y                 -       A->Y   F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      80    (-,-) 
  g25850__5526/Y                 -       B2->Y  R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    15      95    (-,-) 
  g25847__6260/Y                 -       C->Y   F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    14     109    (-,-) 
  dataout[2]                     -       -      F     (port)                      -    -     -     0     109    (-,-) 
#---------------------------------------------------------------------------------------------------------------------



Path 19: MET (81 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-      99                  
             Slack:=      81                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#---------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[0]/CLK -       -      R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[0]/Q   -       CLK->Q F     DFFHQx4_ASAP7_75t_SL        5  3.4     8    35      45    (-,-) 
  g28030/Y                       -       A->Y   R     INVx1_ASAP7_75t_SL          4  2.6    15     9      54    (-,-) 
  g27717__4733/Y                 -       A->Y   F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      80    (-,-) 
  g25862__7482/Y                 -       B2->Y  R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    15      95    (-,-) 
  g25848__4319/Y                 -       C->Y   F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    14     109    (-,-) 
  dataout[3]                     -       -      F     (port)                      -    -     -     0     109    (-,-) 
#---------------------------------------------------------------------------------------------------------------------



Path 20: MET (81 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-      99                  
             Slack:=      81                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  2.9    21    30      40    (-,-) 
  g28028/Y                       -       A->Y    F     INVxp67_ASAP7_75t_SL        1  0.9    11     6      46    (-,-) 
  g28012/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    17     9      55    (-,-) 
  g27717__4733/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      81    (-,-) 
  g25854__2802/Y                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    12      94    (-,-) 
  g25846__5107/Y                 -       A->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     109    (-,-) 
  dataout[1]                     -       -       F     (port)                      -    -     -     0     109    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 21: MET (82 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-      98                  
             Slack:=      82                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       4  2.9    20    28      38    (-,-) 
  g28028/Y                       -       A->Y    R     INVxp67_ASAP7_75t_SL        1  0.9    12     8      46    (-,-) 
  g28012/Y                       -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  1.3    15     8      54    (-,-) 
  g27721__2883/Y                 -       B->Y    R     NOR2xp33_ASAP7_75t_SL       5  4.2    60    29      83    (-,-) 
  g25855__1705/Y                 -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       1  0.9    28    13      96    (-,-) 
  g25846__5107/Y                 -       B->Y    R     NAND4xp25_ASAP7_75t_SL      2  1.3    22    13     108    (-,-) 
  dataout[1]                     -       -       R     (port)                      -    -     -     0     108    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 22: MET (82 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-      98                  
             Slack:=      82                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[1]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[1]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL       4  3.1    22    31      41    (-,-) 
  g28027/Y                       -       A->Y    F     INVx1_ASAP7_75t_SL          1  0.9    10     5      46    (-,-) 
  g28013/Y                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  1.3    17     8      54    (-,-) 
  g27719__9315/Y                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL       4  3.6    48    26      80    (-,-) 
  g25849__8428/Y                 -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    15      95    (-,-) 
  g25846__5107/Y                 -       D->Y    F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    13     108    (-,-) 
  dataout[1]                     -       -       F     (port)                      -    -     -     0     108    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 23: MET (82 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-      98                  
             Slack:=      82                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#---------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[0]/CLK -       -      R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[0]/Q   -       CLK->Q F     DFFHQx4_ASAP7_75t_SL        5  3.4     8    35      45    (-,-) 
  g28030/Y                       -       A->Y   R     INVx1_ASAP7_75t_SL          4  2.6    15     9      54    (-,-) 
  g27673__5477/Y                 -       A->Y   F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      80    (-,-) 
  g25861__5115/Y                 -       B2->Y  R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    15      95    (-,-) 
  g25848__4319/Y                 -       D->Y   F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    13     108    (-,-) 
  dataout[3]                     -       -      F     (port)                      -    -     -     0     108    (-,-) 
#---------------------------------------------------------------------------------------------------------------------



Path 24: MET (82 ps) Late External Delay Assertion at pin dataout[3]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) dataout[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-      98                  
             Slack:=      82                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[2]/CLK -       -       R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[2]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL       4  2.9    20    28      38    (-,-) 
  g28028/Y                       -       A->Y    R     INVxp67_ASAP7_75t_SL        1  0.9    12     8      46    (-,-) 
  g28012/Y                       -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  1.3    15     8      54    (-,-) 
  g27721__2883/Y                 -       B->Y    R     NOR2xp33_ASAP7_75t_SL       5  4.2    60    29      83    (-,-) 
  g25864__6161/Y                 -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       1  0.9    28    13      96    (-,-) 
  g25848__4319/Y                 -       A->Y    R     NAND4xp25_ASAP7_75t_SL      2  1.3    22    12     108    (-,-) 
  dataout[3]                     -       -       R     (port)                      -    -     -     0     108    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 25: MET (83 ps) Late External Delay Assertion at pin dataout[1]
          Group: clk
     Startpoint: (R) RAM_MEM_mem_sel_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) dataout[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     350            0     
       Src Latency:+       0           10     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     350           10     
                                              
      Output Delay:-     150                  
       Uncertainty:-      10                  
     Required Time:=     190                  
      Launch Clock:-      10                  
         Data Path:-      97                  
             Slack:=      83                  

Exceptions/Constraints:
  output_delay             150             mbist.sdc_line_4_15_1 

#---------------------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  RAM_MEM_mem_sel_reg_reg[0]/CLK -       -      R     (arrival)                   3    -     0     0      10    (-,-) 
  RAM_MEM_mem_sel_reg_reg[0]/Q   -       CLK->Q F     DFFHQx4_ASAP7_75t_SL        5  3.4     8    35      45    (-,-) 
  g28030/Y                       -       A->Y   R     INVx1_ASAP7_75t_SL          4  2.6    15     9      54    (-,-) 
  g27717__4733/Y                 -       A->Y   F     NOR2xp33_ASAP7_75t_SL       4  3.6    49    26      80    (-,-) 
  g25854__2802/Y                 -       A2->Y  R     AOI22xp5_ASAP7_75t_SL       1  0.9    24    12      92    (-,-) 
  g25846__5107/Y                 -       A->Y   F     NAND4xp25_ASAP7_75t_SL      2  1.3    31    15     107    (-,-) 
  dataout[1]                     -       -      F     (port)                      -    -     -     0     107    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

