Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (win64) Build 329390 Wed Oct 16 18:37:02 MDT 2013
| Date         : Sun Oct 19 21:45:20 2014
| Host         : vvs running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file v6pcieDMA_control_sets_placed.rpt
| Design       : v6pcieDMA
| Device       : xc7a200t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   111 |
| Minimum Number of register sites lost to control set restrictions |   324 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             730 |          253 |
| No           | No                    | Yes                    |            2986 |          920 |
| No           | Yes                   | No                     |             975 |          303 |
| Yes          | No                    | No                     |             235 |           80 |
| Yes          | No                    | Yes                    |            1859 |          532 |
| Yes          | Yes                   | No                     |             493 |          113 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                      |                                                                       Enable Signal                                                                      |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/n_0_phy_rdy_n_int_i_2                                                                            |                1 |              1 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/Memory_Space/n_0_DG_Reset_i_reg                                                                                             |                1 |              1 |
|  delay_clk_IBUF_BUFG                                                                    |                                                                                                                                                          | ad9467_1/delay_preset_s                                                                                                                   |                1 |              1 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/tx_Itf/n_0_mbuf_reset_reg                                                                                                   |                1 |              1 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/rstbt/O1                                                         |                1 |              1 |
|  theTlpControl/tx_Itf/trn_tsrc_rdy_derived01_out                                        |                                                                                                                                                          | theTlpControl/tx_Itf/trn_tsrc_rdy_derived0                                                                                                |                1 |              1 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                 |                1 |              1 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/Memory_Space/O32                                                                                                            |                1 |              1 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | pcie_axi_trn_bridge_i/v7_pcie_i/n_0_user_reset_out_i_1                                                                                    |                1 |              2 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/Memory_Space/Tx_Reset                                                                                                       |                2 |              2 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.rd_rst_reg[1]_i_1    |                1 |              2 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.rd_rst_reg[1]_i_1 |                2 |              2 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                              |                2 |              2 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                        |                1 |              2 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.rd_rst_reg[1]_i_1           |                1 |              2 |
|  ad9467_1/B2H_wr_clk                                                                    |                                                                                                                                                          | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1                    |                1 |              2 |
|  ad9467_1/B2H_wr_clk                                                                    |                                                                                                                                                          | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                 |                2 |              2 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1                    |                2 |              3 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/tx_Itf/O_Arbitration/n_0_Indice_prep[3]_i_1                                                                                                | theTlpControl/tx_Itf/ABB_Tx_MReader/O4                                                                                                    |                1 |              4 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/n_0_Regs_Wr_dma_V_lo_r2_i_1                                                                                                 |                1 |              4 |
|  ad9467_1/B2H_wr_clk                                                                    |                                                                                                                                                          | theTlpControl/Memory_Space/O32                                                                                                            |                2 |              5 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | ad9467_1/clear                                                                                                                            |                4 |              6 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/n_0_crscode[5]_i_1 | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DCLK_RESET                                    |                3 |              6 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/E[0]                                                                                      | theTlpControl/Memory_Space/dsDMA_Channel_Rst                                                                                              |                1 |              6 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/n_0_FC_counter[5]_i_1                                                                                         | theTlpControl/Memory_Space/dsDMA_Channel_Rst                                                                                              |                1 |              6 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O23                                                   |                2 |              7 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Rx_Input_Delays/n_0_CplD_Tag_i[7]_i_2                                                                                               | theTlpControl/rx_Itf/Rx_Input_Delays/n_0_CplD_Tag_i[7]_i_1                                                                                |                2 |              8 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                |                3 |              8 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                          |                2 |              8 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/n_0_resetovrd.reset_cnt[7]_i_1__0                        |                3 |              8 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/n_0_resetovrd.reset_cnt[7]_i_1                           |                3 |              8 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_resetovrd.reset_cnt[7]_i_1__1                        |                3 |              8 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_resetovrd.reset_cnt[7]_i_1__2                        |                3 |              8 |
|  delay_clk_IBUF_BUFG                                                                    | ad9467_1/delay_preset_s                                                                                                                                  |                                                                                                                                           |                2 |              8 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/tx_Itf/ABB_Tx_MReader/n_0_DDR_Rd_Counter[9]_i_1                                                                                            | theTlpControl/tx_Itf/ABB_Tx_MReader/O4                                                                                                    |                4 |              9 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                   |                4 |              9 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/tx_Itf/ABB_Tx_MReader/n_0_ebFIFO_Rd_Counter[9]_i_1                                                                                         | theTlpControl/tx_Itf/ABB_Tx_MReader/O4                                                                                                    |                4 |             10 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/O1[0]                      | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                   |                3 |             12 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/O1[0]                   | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                |                4 |             12 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/tx_Itf/ABB_Tx_MReader/regs_Rd_Cntr_eq_One                                                                                                  | theTlpControl/tx_Itf/ABB_Tx_MReader/O4                                                                                                    |                5 |             12 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/O1[0]                             | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                          |                4 |             12 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/Memory_Space/E[0]                                                                                                                          | theTlpControl/Memory_Space/usDMA_Channel_Rst                                                                                              |                5 |             14 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/MWr_Channel/n_0_Regs_WrAddr_i[15]_i_1                                                                                               | n_0_trn_lnk_up_n_int_i                                                                                                                    |                6 |             15 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/tx_Itf/trn_tx_Reset_n                                                                                                                      | theTlpControl/tx_Itf/O_Arbitration/O5                                                                                                     |                2 |             16 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/tx_Itf/trn_tx_Reset_n                                                                                                                      | theTlpControl/tx_Itf/O_Arbitration/O4                                                                                                     |                5 |             16 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/E[0]                                                                                                | pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/SR[0]                                                                                          |                3 |             16 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/O1                                                                                        | theTlpControl/Memory_Space/dsDMA_Channel_Rst                                                                                              |                7 |             20 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/D[1]                                                                       |                6 |             21 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/D[1]                                                                         |                6 |             21 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/tx_Itf/ABB_Tx_MReader/n_0_TO_Cnt_Rst_reg                                                                                    |                6 |             22 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/n_0_REGS_Space_Sel_i_1                                                                                                              | n_0_trn_lnk_up_n_int_i                                                                                                                    |               12 |             24 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                      | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                   |                8 |             30 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/tx_Itf/mbuf_reset                                                                                                                          | theTlpControl/tx_Itf/ABB_Tx_MReader/O4                                                                                                    |               12 |             31 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | LoopBack_FIFO_Off.queue_buffer0/debug_data1_reg0                                                                                                         | ad9467_1/clear                                                                                                                            |                8 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | LoopBack_FIFO_Off.queue_buffer0/E[0]                                                                                                                     |                                                                                                                                           |                4 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/Memory_Space/reg01_tv                                                                                                                      | ad9467_1/clear                                                                                                                            |               10 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/Memory_Space/reg03_tv                                                                                                                      | ad9467_1/clear                                                                                                                            |                6 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/Memory_Space/reg04_tv                                                                                                                      | ad9467_1/clear                                                                                                                            |                7 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/Memory_Space/n_0_reg01_tv_i_i_1                                                                                                            | n_0_trn_lnk_up_n_int_i                                                                                                                    |               13 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/Memory_Space/n_0_reg02_tv_i_i_1                                                                                                            | n_0_trn_lnk_up_n_int_i                                                                                                                    |               11 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/Memory_Space/n_0_reg03_tv_i_i_1                                                                                                            | n_0_trn_lnk_up_n_int_i                                                                                                                    |                9 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/Memory_Space/n_0_reg04_tv_i_i_1                                                                                                            | n_0_trn_lnk_up_n_int_i                                                                                                                    |               10 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/Memory_Space/n_0_reg06_tv_i_i_1                                                                                                            | n_0_trn_lnk_up_n_int_i                                                                                                                    |               10 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/Memory_Space/O84[0]                                                                                                                        | n_0_trn_lnk_up_n_int_i                                                                                                                    |               13 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/Memory_Space/O85[0]                                                                                                                        | n_0_trn_lnk_up_n_int_i                                                                                                                    |               13 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_re                                                                                                           | ad9467_1/clear                                                                                                                            |                8 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | ad9467_1/fifowasoverflow7_out                                                                                                                            | ad9467_1/fifowasoverflow                                                                                                                  |                6 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | ad9467_1/n_0_soa_counter_reg[0]_i_1                                                                                                                      | ad9467_1/n_0_count[1]_i_1                                                                                                                 |                8 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | ad9467_1/n_0_strobe_counter_reg[0]_i_1                                                                                                                   | ad9467_1/n_0_count[1]_i_1                                                                                                                 |                8 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | ad9467_1/n_0_wasfifoerror[0]_i_1                                                                                                                         | ad9467_1/clear                                                                                                                            |                8 |             32 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/tx_Itf/ABB_Tx_MReader/O5[0]                                                                                                                |                                                                                                                                           |               10 |             32 |
|  ad9467_1/B2H_wr_clk                                                                    |                                                                                                                                                          |                                                                                                                                           |                3 |             34 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | ad9467_1/n_0_count[1]_i_1                                                                                                                 |                9 |             34 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                   |               11 |             34 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/O1                                                                                          | theTlpControl/Memory_Space/usDMA_Channel_Rst                                                                                              |                9 |             35 |
|  ad9467_1/B2H_wr_clk                                                                    | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                      | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[1]                                                  |               12 |             45 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/O1[0]                                             |               16 |             53 |
|  ad9467_1/B2H_wr_clk                                                                    |                                                                                                                                                          | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[0]                                                  |               17 |             60 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |               13 |             60 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/n_0_DMA_HA_Var_i[63]_i_1                                                                   | theTlpControl/Memory_Space/dsDMA_Channel_Rst                                                                                              |               16 |             62 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/n_0_DMA_HA_Var_i[63]_i_1__0                                                                  | theTlpControl/Memory_Space/usDMA_Channel_Rst                                                                                              |               16 |             62 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/tx_Itf/n_0_trn_td_i[63]_i_1                                                                                                                | theTlpControl/tx_Itf/ABB_Tx_MReader/O4                                                                                                    |               36 |             64 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Rx_Input_Delays/O48[0]                                                                                                              | pcie_axi_trn_bridge_i/v7_pcie_i/user_reset_out                                                                                            |               14 |             69 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/Memory_Space/O91[0]                                                                                                                        | theTlpControl/Memory_Space/dsDMA_Channel_Rst                                                                                              |               29 |             70 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/Memory_Space/O6[0]                                                                                                                         | theTlpControl/Memory_Space/usDMA_Channel_Rst                                                                                              |               27 |             71 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/O1                                                                   | pcie_axi_trn_bridge_i/v7_pcie_i/user_reset_out                                                                                            |               15 |             74 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/n_0_ChBuf_WrEn_i_i_1                                                                      | theTlpControl/Memory_Space/dsDMA_Channel_Rst                                                                                              |               31 |             84 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                                             |               28 |             86 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/E[0]                    | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                |               13 |             90 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/p_3_out                 |                                                                                                                                           |                1 |             90 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/MRd_Channel/n_0_pioCplD_Qout_reg[127]_i_1                                                                                           | theTlpControl/Memory_Space/AS[0]                                                                                                          |               21 |             94 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/MRd_Channel/n_0_pioCplD_Qout_i[127]_i_1                                                                                             | theTlpControl/Memory_Space/AS[0]                                                                                                          |               23 |             94 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/E[0]                              | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                          |               14 |             94 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/p_3_out                           |                                                                                                                                           |                1 |             94 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | pcie_axi_trn_bridge_i/v7_pcie_i/user_reset_out                                                                                            |               35 |             99 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/Memory_Space/AS[0]                                                                                                          |               33 |            105 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/n_0_ChBuf_WrEn_i_i_1__0                                                                     | theTlpControl/Memory_Space/usDMA_Channel_Rst                                                                                              |               32 |            106 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_RE_i_r1                                                                                                   | theTlpControl/Memory_Space/usDMA_Channel_Rst                                                                                              |               22 |            109 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/tx_Itf/O_Arbitration/O14[0]                                                                                                                | theTlpControl/Memory_Space/usDMA_Channel_Rst                                                                                              |               26 |            109 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/p_3_out                    |                                                                                                                                           |                1 |            109 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/E[0]                       | theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                   |               15 |            109 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/phy_rdy_n_int                                                                                    |               40 |            116 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | theTlpControl/tx_Itf/is_CplD                                                                                                                             | theTlpControl/tx_Itf/ABB_Tx_MReader/O4                                                                                                    |               34 |            120 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 | O                                                                                                                                                        |                                                                                                                                           |               61 |            163 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/qpllreset                                         |               89 |            250 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DCLK_RESET                                    |               72 |            300 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/Memory_Space/dsDMA_Channel_Rst                                                                                              |              103 |            325 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/Memory_Space/usDMA_Channel_Rst                                                                                              |              109 |            341 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | theTlpControl/tx_Itf/ABB_Tx_MReader/O4                                                                                                    |               99 |            489 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          |                                                                                                                                           |              250 |            713 |
|  pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/O1 |                                                                                                                                                          | n_0_trn_lnk_up_n_int_i                                                                                                                    |              482 |           1443 |
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


