{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682215755137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682215755137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 03:09:15 2023 " "Processing started: Sun Apr 23 03:09:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682215755137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215755137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v5 -c CPU_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v5 -c CPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215755137 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1682215755275 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215755275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682215755322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682215755322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/lpm_mult_core/lpm_mult_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/lpm_mult_core/lpm_mult_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult_core " "Found entity 1: lpm_mult_core" {  } { { "../../rtl/v5/lpm_mult_core/lpm_mult_core.v" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/lpm_mult_core/lpm_mult_core.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/sfixed_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/sfixed_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sfixed_mult " "Found entity 1: sfixed_mult" {  } { { "../../rtl/v5/sfixed_mult.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/sfixed_mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761161 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep ALU.sv(129) " "Verilog HDL Attribute warning at ALU.sv(129): overriding existing value for attribute \"keep\"" {  } { { "../../rtl/v5/ALU.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/ALU.sv" 129 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../rtl/v5/ALU.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../../rtl/v5/clk_divider.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../../rtl/v5/CPU.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_top " "Found entity 1: CPU_top" {  } { { "../../rtl/v5/CPU_top.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/datatypes.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/datatypes.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datatypes (SystemVerilog) " "Found design unit 1: datatypes (SystemVerilog)" {  } { { "../../rtl/v5/datatypes.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/datatypes.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/dual_port_SRAM.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/dual_port_SRAM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_SRAM " "Found entity 1: dual_port_SRAM" {  } { { "../../rtl/v5/dual_port_SRAM.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/dual_port_SRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "../../rtl/v5/instruction_decoder.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/instruction_decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/mux_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/mux_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_21 " "Found entity 1: mux_21" {  } { { "../../rtl/v5/mux_21.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/mux_21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/opcodes.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/opcodes.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../../rtl/v5/program_counter.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/program_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/program_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "../../rtl/v5/program_memory.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/program_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../rtl/v5/register_file.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/sfixed_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/sfixed_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sfixed_adder " "Found entity 1: sfixed_adder" {  } { { "../../rtl/v5/sfixed_adder.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/sfixed_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_top " "Elaborating entity \"CPU_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682215761192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:cd0 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:cd0\"" {  } { { "../../rtl/v5/CPU_top.sv" "cd0" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU_top.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu0\"" {  } { { "../../rtl/v5/CPU_top.sv" "cpu0" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU_top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21 CPU:cpu0\|mux_21:PC_en_mux " "Elaborating entity \"mux_21\" for hierarchy \"CPU:cpu0\|mux_21:PC_en_mux\"" {  } { { "../../rtl/v5/CPU.sv" "PC_en_mux" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter CPU:cpu0\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"CPU:cpu0\|program_counter:pc\"" {  } { { "../../rtl/v5/CPU.sv" "pc" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory CPU:cpu0\|program_memory:pm " "Elaborating entity \"program_memory\" for hierarchy \"CPU:cpu0\|program_memory:pm\"" {  } { { "../../rtl/v5/CPU.sv" "pm" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761196 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.data_a 0 program_memory.sv(9) " "Net \"prog_mem.data_a\" at program_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/v5/program_memory.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/program_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682215761196 "|CPU_top|CPU:cpu0|program_memory:pm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.waddr_a 0 program_memory.sv(9) " "Net \"prog_mem.waddr_a\" at program_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/v5/program_memory.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/program_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682215761196 "|CPU_top|CPU:cpu0|program_memory:pm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.we_a 0 program_memory.sv(9) " "Net \"prog_mem.we_a\" at program_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/v5/program_memory.sv" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/program_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682215761196 "|CPU_top|CPU:cpu0|program_memory:pm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:cpu0\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"CPU:cpu0\|register_file:rf\"" {  } { { "../../rtl/v5/CPU.sv" "rf" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_SRAM CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0 " "Elaborating entity \"dual_port_SRAM\" for hierarchy \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\"" {  } { { "../../rtl/v5/register_file.sv" "sr0" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/register_file.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder CPU:cpu0\|instruction_decoder:id " "Elaborating entity \"instruction_decoder\" for hierarchy \"CPU:cpu0\|instruction_decoder:id\"" {  } { { "../../rtl/v5/CPU.sv" "id" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu0\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu0\|ALU:alu\"" {  } { { "../../rtl/v5/CPU.sv" "alu" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/CPU.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21 CPU:cpu0\|ALU:alu\|mux_21:e_add_mux " "Elaborating entity \"mux_21\" for hierarchy \"CPU:cpu0\|ALU:alu\|mux_21:e_add_mux\"" {  } { { "../../rtl/v5/ALU.sv" "e_add_mux" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sfixed_mult CPU:cpu0\|ALU:alu\|sfixed_mult:m0 " "Elaborating entity \"sfixed_mult\" for hierarchy \"CPU:cpu0\|ALU:alu\|sfixed_mult:m0\"" {  } { { "../../rtl/v5/ALU.sv" "m0" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/ALU.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult_core CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0 " "Elaborating entity \"lpm_mult_core\" for hierarchy \"CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\"" {  } { { "../../rtl/v5/sfixed_mult.sv" "m0" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/sfixed_mult.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component\"" {  } { { "../../rtl/v5/lpm_mult_core/lpm_mult_core.v" "lpm_mult_component" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/lpm_mult_core/lpm_mult_core.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component\"" {  } { { "../../rtl/v5/lpm_mult_core/lpm_mult_core.v" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/lpm_mult_core/lpm_mult_core.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=1 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761218 ""}  } { { "../../rtl/v5/lpm_mult_core/lpm_mult_core.v" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/lpm_mult_core/lpm_mult_core.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682215761218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ldq.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ldq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ldq " "Found entity 1: mult_ldq" {  } { { "db/mult_ldq.v" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/synthesis/v5/db/mult_ldq.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ldq CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component\|mult_ldq:auto_generated " "Elaborating entity \"mult_ldq\" for hierarchy \"CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component\|mult_ldq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/root/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sfixed_adder CPU:cpu0\|ALU:alu\|sfixed_adder:a0 " "Elaborating entity \"sfixed_adder\" for hierarchy \"CPU:cpu0\|ALU:alu\|sfixed_adder:a0\"" {  } { { "../../rtl/v5/ALU.sv" "a0" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/rtl/v5/ALU.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761252 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|gpr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|gpr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3 " "Parameter NUMWORDS_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3 " "Parameter NUMWORDS_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif " "Parameter INIT_FILE set to db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|gpr_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|gpr_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3 " "Parameter NUMWORDS_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3 " "Parameter NUMWORDS_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif " "Parameter INIT_FILE set to db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682215761489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682215761489 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682215761489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_0 " "Elaborated megafunction instantiation \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_0 " "Instantiated megafunction \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3 " "Parameter \"NUMWORDS_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3 " "Parameter \"NUMWORDS_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761512 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682215761512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_37s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_37s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_37s1 " "Found entity 1: altsyncram_37s1" {  } { { "db/altsyncram_37s1.tdf" "" { Text "/home/jonahfoley/ELEC6234/a_fine_CPU/synthesis/v5/db/altsyncram_37s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682215761538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_1 " "Elaborated megafunction instantiation \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_1 " "Instantiated megafunction \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3 " "Parameter \"NUMWORDS_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3 " "Parameter \"NUMWORDS_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682215761542 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682215761542 ""}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "1 partition Top " "Limiting DSP block usage to 1 DSP block(s) for the partition Top" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761560 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682215761591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682215761660 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682215761841 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682215761841 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682215761887 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682215761887 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682215761887 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682215761887 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1682215761887 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682215761887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682215761896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 03:09:21 2023 " "Processing ended: Sun Apr 23 03:09:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682215761896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682215761896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682215761896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682215761896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682215762940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682215762940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 03:09:22 2023 " "Processing started: Sun Apr 23 03:09:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682215762940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682215762940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off affine_CPU_v5 -c CPU_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off affine_CPU_v5 -c CPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682215762940 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682215762960 ""}
{ "Info" "0" "" "Project  = affine_CPU_v5" {  } {  } 0 0 "Project  = affine_CPU_v5" 0 0 "Fitter" 0 0 1682215762960 ""}
{ "Info" "0" "" "Revision = CPU_top" {  } {  } 0 0 "Revision = CPU_top" 0 0 "Fitter" 0 0 1682215762961 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1682215763033 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1682215763033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682215763035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682215763035 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CPU_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682215763038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682215763064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682215763064 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682215763407 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682215763424 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682215763460 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1682215763465 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1682215771041 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fastclk~inputCLKENA0 24 global CLKCTRL_G6 " "fastclk~inputCLKENA0 with 24 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1682215771086 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1682215771086 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682215771086 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682215771090 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682215771091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682215771092 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682215771092 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU_top.sdc " "Reading SDC File: 'CPU_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682215771692 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divider:cd0\|count\[24\] " "Node: clk_divider:cd0\|count\[24\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:cpu0\|ALU:alu\|op_e_reg\[0\] clk_divider:cd0\|count\[24\] " "Register CPU:cpu0\|ALU:alu\|op_e_reg\[0\] is being clocked by clk_divider:cd0\|count\[24\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682215771694 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1682215771694 "|CPU_top|clk_divider:cd0|count[24]"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1682215771695 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1682215771695 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682215771695 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682215771695 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clk50MHz " "  20.000     clk50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682215771695 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1682215771695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682215771699 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682215771699 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682215771725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "30 DSP block " "Packed 30 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1682215771725 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682215771725 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682215771747 ""}
{ "Warning" "WFITAPI_FITAPI_VPR_PLACEMENT_EFFORT_MULTIPLIER_USED_WITH_RETRY_LOOP" "4.0 " "Design uses Placement Effort Multiplier = 4.0.  Using a Placement Effort Multiplier > 1.0 can increase processing time, especially when used during a second or third fitting attempt." {  } {  } 0 170136 "Design uses Placement Effort Multiplier = %1!s!.  Using a Placement Effort Multiplier > 1.0 can increase processing time, especially when used during a second or third fitting attempt." 0 0 "Fitter" 0 -1 1682215776332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682215776332 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1682215776453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682215778901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682215782135 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682215787651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682215787651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682215788471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/home/jonahfoley/ELEC6234/a_fine_CPU/synthesis/v5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682215791867 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682215791867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1682215792264 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682215792264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682215792266 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682215793149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682215793186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682215793427 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682215793428 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682215793674 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682215795145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2851 " "Peak virtual memory: 2851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682215795618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 03:09:55 2023 " "Processing ended: Sun Apr 23 03:09:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682215795618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682215795618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682215795618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682215795618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682215796812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682215796812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 03:09:56 2023 " "Processing started: Sun Apr 23 03:09:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682215796812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682215796812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off affine_CPU_v5 -c CPU_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off affine_CPU_v5 -c CPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682215796813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682215797222 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682215800832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682215800997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 03:10:00 2023 " "Processing ended: Sun Apr 23 03:10:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682215800997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682215800997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682215800997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682215800997 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682215801724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682215802150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682215802151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 03:10:02 2023 " "Processing started: Sun Apr 23 03:10:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682215802151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682215802151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta affine_CPU_v5 -c CPU_top " "Command: quartus_sta affine_CPU_v5 -c CPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682215802151 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682215802171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682215802450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682215802450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215802474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215802474 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU_top.sdc " "Reading SDC File: 'CPU_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682215802952 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divider:cd0\|count\[24\] " "Node: clk_divider:cd0\|count\[24\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component\|mult_ldq:auto_generated\|Mult0~8\|ENA_DFF0 clk_divider:cd0\|count\[24\] " "Register CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component\|mult_ldq:auto_generated\|Mult0~8\|ENA_DFF0 is being clocked by clk_divider:cd0\|count\[24\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682215802954 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682215802954 "|CPU_top|clk_divider:cd0|count[24]"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682215802955 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk50MHz (Rise) clk50MHz (Rise) 0.170 0.310 " "Setup clock transfer from clk50MHz (Rise) to clk50MHz (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682215802955 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk50MHz (Rise) clk50MHz (Rise) 0.060 0.270 " "Hold clock transfer from clk50MHz (Rise) to clk50MHz (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682215802955 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682215802955 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682215802956 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682215802959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.525 " "Worst-case setup slack is 16.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.525               0.000 clk50MHz  " "   16.525               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215802966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.377 " "Worst-case hold slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 clk50MHz  " "    0.377               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215802967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215802967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215802968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.920 " "Worst-case minimum pulse width slack is 8.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.920               0.000 clk50MHz  " "    8.920               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215802968 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682215802970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682215802997 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682215803809 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divider:cd0\|count\[24\] " "Node: clk_divider:cd0\|count\[24\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component\|mult_ldq:auto_generated\|Mult0~8\|ENA_DFF0 clk_divider:cd0\|count\[24\] " "Register CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component\|mult_ldq:auto_generated\|Mult0~8\|ENA_DFF0 is being clocked by clk_divider:cd0\|count\[24\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682215803861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682215803861 "|CPU_top|clk_divider:cd0|count[24]"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682215803862 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk50MHz (Rise) clk50MHz (Rise) 0.170 0.310 " "Setup clock transfer from clk50MHz (Rise) to clk50MHz (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682215803862 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk50MHz (Rise) clk50MHz (Rise) 0.060 0.270 " "Hold clock transfer from clk50MHz (Rise) to clk50MHz (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682215803862 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682215803862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.270 " "Worst-case setup slack is 16.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.270               0.000 clk50MHz  " "   16.270               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215803865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 clk50MHz  " "    0.379               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215803865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215803866 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215803867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.886 " "Worst-case minimum pulse width slack is 8.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.886               0.000 clk50MHz  " "    8.886               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215803867 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682215803869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682215803990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682215804686 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divider:cd0\|count\[24\] " "Node: clk_divider:cd0\|count\[24\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component\|mult_ldq:auto_generated\|Mult0~8\|ENA_DFF0 clk_divider:cd0\|count\[24\] " "Register CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component\|mult_ldq:auto_generated\|Mult0~8\|ENA_DFF0 is being clocked by clk_divider:cd0\|count\[24\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682215804731 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682215804731 "|CPU_top|clk_divider:cd0|count[24]"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682215804731 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk50MHz (Rise) clk50MHz (Rise) 0.170 0.310 " "Setup clock transfer from clk50MHz (Rise) to clk50MHz (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682215804731 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk50MHz (Rise) clk50MHz (Rise) 0.060 0.270 " "Hold clock transfer from clk50MHz (Rise) to clk50MHz (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682215804731 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682215804731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.940 " "Worst-case setup slack is 17.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.940               0.000 clk50MHz  " "   17.940               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215804733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clk50MHz  " "    0.190               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215804734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215804734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215804735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.830 " "Worst-case minimum pulse width slack is 8.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.830               0.000 clk50MHz  " "    8.830               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215804736 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682215804738 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divider:cd0\|count\[24\] " "Node: clk_divider:cd0\|count\[24\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component\|mult_ldq:auto_generated\|Mult0~8\|ENA_DFF0 clk_divider:cd0\|count\[24\] " "Register CPU:cpu0\|ALU:alu\|sfixed_mult:m0\|lpm_mult_core:m0\|lpm_mult:lpm_mult_component\|mult_ldq:auto_generated\|Mult0~8\|ENA_DFF0 is being clocked by clk_divider:cd0\|count\[24\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682215804853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682215804853 "|CPU_top|clk_divider:cd0|count[24]"}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682215804853 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk50MHz (Rise) clk50MHz (Rise) 0.170 0.310 " "Setup clock transfer from clk50MHz (Rise) to clk50MHz (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.310" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682215804854 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk50MHz (Rise) clk50MHz (Rise) 0.060 0.270 " "Hold clock transfer from clk50MHz (Rise) to clk50MHz (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.270" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682215804854 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682215804854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.930 " "Worst-case setup slack is 17.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.930               0.000 clk50MHz  " "   17.930               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215804855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk50MHz  " "    0.179               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215804856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215804857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215804857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.782 " "Worst-case minimum pulse width slack is 8.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.782               0.000 clk50MHz  " "    8.782               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215804858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215804858 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682215805758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682215805758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "996 " "Peak virtual memory: 996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682215805777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 03:10:05 2023 " "Processing ended: Sun Apr 23 03:10:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682215805777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682215805777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682215805777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682215805777 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682215806518 ""}
