// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "04/01/2017 16:46:14"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FinalProject (
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
input 	[9:0] LEDR;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \LEDR[0]~input_o ;
wire \LEDR[1]~input_o ;
wire \LEDR[2]~input_o ;
wire \LEDR[3]~input_o ;
wire \LEDR[4]~input_o ;
wire \LEDR[5]~input_o ;
wire \LEDR[6]~input_o ;
wire \LEDR[7]~input_o ;
wire \LEDR[8]~input_o ;
wire \LEDR[9]~input_o ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~33_sumout ;
wire \KEY[0]~input_o ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Add0~26 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|Add1~6 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \b1|Add0~69_sumout ;
wire \comb_11|Equal0~2_combout ;
wire \comb_11|Equal0~1_combout ;
wire \comb_11|Equal0~0_combout ;
wire \b1|Add0~102 ;
wire \b1|Add0~97_sumout ;
wire \b1|Add0~98 ;
wire \b1|Add0~57_sumout ;
wire \b1|Add0~58 ;
wire \b1|Add0~93_sumout ;
wire \b1|Add0~94 ;
wire \b1|Add0~89_sumout ;
wire \b1|Add0~90 ;
wire \b1|Add0~85_sumout ;
wire \b1|Add0~86 ;
wire \b1|Add0~81_sumout ;
wire \b1|Add0~82 ;
wire \b1|Add0~77_sumout ;
wire \b1|Add0~78 ;
wire \b1|Add0~73_sumout ;
wire \comb_11|Equal0~3_combout ;
wire \comb_11|Equal0~5_combout ;
wire \b1|Add0~70 ;
wire \b1|Add0~65_sumout ;
wire \b1|Add0~66 ;
wire \b1|Add0~61_sumout ;
wire \b1|Add0~62 ;
wire \b1|Add0~5_sumout ;
wire \b1|count2[3]~DUPLICATE_q ;
wire \b1|Add0~6 ;
wire \b1|Add0~1_sumout ;
wire \b1|Add0~2 ;
wire \b1|Add0~29_sumout ;
wire \b1|Add0~30 ;
wire \b1|Add0~25_sumout ;
wire \b1|Add0~26 ;
wire \b1|Add0~21_sumout ;
wire \b1|Add0~22 ;
wire \b1|Add0~17_sumout ;
wire \b1|Add0~18 ;
wire \b1|Add0~13_sumout ;
wire \b1|Add0~14 ;
wire \b1|Add0~9_sumout ;
wire \b1|Add0~10 ;
wire \b1|Add0~53_sumout ;
wire \b1|Add0~54 ;
wire \b1|Add0~49_sumout ;
wire \b1|count2[12]~DUPLICATE_q ;
wire \b1|Add0~50 ;
wire \b1|Add0~45_sumout ;
wire \b1|Add0~46 ;
wire \b1|Add0~41_sumout ;
wire \b1|Add0~42 ;
wire \b1|Add0~37_sumout ;
wire \b1|Add0~38 ;
wire \b1|Add0~33_sumout ;
wire \b1|Add0~34 ;
wire \b1|Add0~101_sumout ;
wire \comb_11|Equal0~4_combout ;
wire \b1|blah~0_combout ;
wire \b1|blah~q ;
wire \c1|Selector4~0_combout ;
wire \~GND~combout ;
wire \c1|current_state.S_DRAW_BLOCK~q ;
wire \d1|blockcounter~1_combout ;
wire \d1|blockcounter[4]~0_combout ;
wire \d1|Add17~3_combout ;
wire \d1|Add17~2_combout ;
wire \d1|Add17~1_combout ;
wire \d1|Add17~0_combout ;
wire \c1|next_state.S_RESET_BLOCK_X~0_combout ;
wire \c1|current_state.S_RESET_BLOCK_X~q ;
wire \a1|Add0~69_sumout ;
wire \a1|Add0~66 ;
wire \a1|Add0~61_sumout ;
wire \a1|Add0~62 ;
wire \a1|Add0~57_sumout ;
wire \a1|Add0~58 ;
wire \a1|Add0~5_sumout ;
wire \a1|Add0~6 ;
wire \a1|Add0~1_sumout ;
wire \a1|Add0~2 ;
wire \a1|Add0~29_sumout ;
wire \a1|Add0~30 ;
wire \a1|Add0~25_sumout ;
wire \a1|Add0~26 ;
wire \a1|Add0~21_sumout ;
wire \a1|Add0~22 ;
wire \a1|Add0~17_sumout ;
wire \a1|Add0~18 ;
wire \a1|Add0~13_sumout ;
wire \a1|Add0~14 ;
wire \a1|Add0~9_sumout ;
wire \a1|Add0~10 ;
wire \a1|Add0~53_sumout ;
wire \a1|Add0~54 ;
wire \a1|Add0~49_sumout ;
wire \a1|Add0~50 ;
wire \a1|Add0~45_sumout ;
wire \a1|Add0~46 ;
wire \a1|Add0~101_sumout ;
wire \a1|Add0~102 ;
wire \a1|Add0~41_sumout ;
wire \a1|Add0~42 ;
wire \a1|Add0~37_sumout ;
wire \a1|Add0~38 ;
wire \a1|Add0~33_sumout ;
wire \a1|Add0~34 ;
wire \a1|Add0~97_sumout ;
wire \a1|Add0~98 ;
wire \a1|Add0~93_sumout ;
wire \a1|Add0~94 ;
wire \a1|Add0~89_sumout ;
wire \a1|Add0~90 ;
wire \a1|Add0~85_sumout ;
wire \a1|Add0~86 ;
wire \a1|Add0~81_sumout ;
wire \comb_12|Equal0~4_combout ;
wire \a1|count1[11]~DUPLICATE_q ;
wire \comb_12|Equal0~1_combout ;
wire \comb_12|Equal0~0_combout ;
wire \comb_12|Equal0~2_combout ;
wire \comb_12|Equal0~5_combout ;
wire \a1|Add0~70 ;
wire \a1|Add0~65_sumout ;
wire \a1|Add0~82 ;
wire \a1|Add0~77_sumout ;
wire \a1|Add0~78 ;
wire \a1|Add0~73_sumout ;
wire \comb_12|Equal0~3_combout ;
wire \a1|blah~0_combout ;
wire \a1|blah~q ;
wire \c1|Selector3~0_combout ;
wire \c1|current_state.S_LOAD_BLOCK~q ;
wire \c1|Selector5~0_combout ;
wire \c1|current_state.S_BLOCK_WAIT~q ;
wire \d1|blockclearcounter~4_combout ;
wire \d1|blockclearcounter~3_combout ;
wire \d1|blockclearcounter~2_combout ;
wire \d1|blockclearcounter~1_combout ;
wire \d1|blockclearcounter~0_combout ;
wire \d1|Add3~36_combout ;
wire \d1|Add10~21_sumout ;
wire \d1|blockmove[0]~1_combout ;
wire \d1|blockmove[1]~0_combout ;
wire \d1|Yblock1[0]~0_combout ;
wire \d1|Add10~22 ;
wire \d1|Add10~25_sumout ;
wire \d1|Add10~26 ;
wire \d1|Add10~17_sumout ;
wire \d1|Add10~18 ;
wire \d1|Add10~9_sumout ;
wire \d1|Add10~10 ;
wire \d1|Add10~5_sumout ;
wire \d1|Add10~6 ;
wire \d1|Add10~13_sumout ;
wire \d1|Add10~14 ;
wire \d1|Add10~1_sumout ;
wire \d1|Yblock1clear[6]~feeder_combout ;
wire \d1|Yblock1clear[0]~0_combout ;
wire \d1|Yblock1clear[5]~feeder_combout ;
wire \d1|Add3~32_combout ;
wire \KEY[3]~input_o ;
wire \KEY[1]~input_o ;
wire \c1|Selector1~0_combout ;
wire \c1|current_state.S_LOAD_X_WAIT~q ;
wire \d1|counter~6_combout ;
wire \d1|counter[2]~1_combout ;
wire \d1|counter~5_combout ;
wire \d1|counter~4_combout ;
wire \d1|counter~3_combout ;
wire \d1|Add8~0_combout ;
wire \d1|counter~0_combout ;
wire \c1|Selector2~0_combout ;
wire \c1|current_state.S_PLOT~q ;
wire \c1|Selector0~0_combout ;
wire \c1|current_state.S_LOAD_X~q ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \d1|move~2_combout ;
wire \d1|move[2]~3_combout ;
wire \d1|move~4_combout ;
wire \d1|Xorig[6]~1_combout ;
wire \d1|move[2]~0_combout ;
wire \d1|move[2]~1_combout ;
wire \d1|Yorig[1]~0_combout ;
wire \d1|counter[2]~7_combout ;
wire \d1|Add4~0_combout ;
wire \d1|Add4~17_combout ;
wire \d1|Yorig~1_combout ;
wire \d1|Add4~30_combout ;
wire \d1|clearcount~4_combout ;
wire \d1|counter[2]~2_combout ;
wire \d1|clearcount~3_combout ;
wire \d1|clearcount~2_combout ;
wire \d1|clearcount~1_combout ;
wire \d1|Add4~33_combout ;
wire \d1|Add4~34_combout ;
wire \d1|Add4~32_combout ;
wire \d1|Add4~31_combout ;
wire \d1|Add4~24 ;
wire \d1|Add4~28 ;
wire \d1|Add4~20 ;
wire \d1|Add4~11 ;
wire \d1|Add4~7 ;
wire \d1|Add4~15 ;
wire \d1|Add4~2_sumout ;
wire \d1|Add5~0_combout ;
wire \d1|clearcount~0_combout ;
wire \d1|X[7]~0_combout ;
wire \d1|Add4~10_sumout ;
wire \d1|Add4~6_sumout ;
wire \d1|Add4~19_sumout ;
wire \d1|Add9~13_sumout ;
wire \d1|Xblock1[0]~0_combout ;
wire \d1|Xblock1[0]~1_combout ;
wire \d1|Add9~14 ;
wire \d1|Add9~17_sumout ;
wire \d1|Add9~18 ;
wire \d1|Add9~21_sumout ;
wire \d1|Add9~22 ;
wire \d1|Add9~25_sumout ;
wire \d1|Add9~26 ;
wire \d1|Add9~29_sumout ;
wire \d1|Add9~30 ;
wire \d1|Add9~9_sumout ;
wire \d1|Add9~10 ;
wire \d1|Add9~5_sumout ;
wire \d1|Add9~6 ;
wire \d1|Add9~1_sumout ;
wire \d1|Add0~13_sumout ;
wire \d1|Xorig[5]~0_combout ;
wire \d1|Add0~14 ;
wire \d1|Add0~17_sumout ;
wire \d1|Add0~18 ;
wire \d1|Add0~21_sumout ;
wire \d1|Add0~22 ;
wire \d1|Add0~25_sumout ;
wire \d1|Add0~26 ;
wire \d1|Add0~9_sumout ;
wire \d1|Add0~10 ;
wire \d1|Add0~5_sumout ;
wire \d1|Add0~6 ;
wire \d1|Add0~1_sumout ;
wire \d1|Add3~33_combout ;
wire \d1|Xblock1clear[6]~feeder_combout ;
wire \d1|Add3~34_combout ;
wire \d1|Add3~35_combout ;
wire \d1|Add3~43_combout ;
wire \d1|Xblock1clear[3]~feeder_combout ;
wire \d1|Add3~42_combout ;
wire \d1|Add3~41_combout ;
wire \d1|Add3~40_combout ;
wire \d1|Add3~39_combout ;
wire \d1|Add3~38_combout ;
wire \d1|Add3~37_combout ;
wire \d1|Add3~14 ;
wire \d1|Add3~18 ;
wire \d1|Add3~22 ;
wire \d1|Add3~26 ;
wire \d1|Add3~30 ;
wire \d1|Add3~10 ;
wire \d1|Add3~6 ;
wire \d1|Add3~1_sumout ;
wire \d1|Add4~27_sumout ;
wire \d1|Add4~23_sumout ;
wire \VGA|user_input_translator|Add1~1_combout ;
wire \d1|Add4~14_sumout ;
wire \VGA|user_input_translator|Add1~0_combout ;
wire \d1|Add3~5_sumout ;
wire \d1|Add3~9_sumout ;
wire \VGA|user_input_translator|Add0~10 ;
wire \VGA|user_input_translator|Add0~14 ;
wire \VGA|user_input_translator|Add0~18 ;
wire \VGA|user_input_translator|Add0~22 ;
wire \VGA|user_input_translator|Add0~26 ;
wire \VGA|user_input_translator|Add0~30 ;
wire \VGA|user_input_translator|Add0~34 ;
wire \VGA|user_input_translator|Add0~38 ;
wire \VGA|user_input_translator|Add0~5_sumout ;
wire \VGA|user_input_translator|Add0~6 ;
wire \VGA|user_input_translator|Add0~1_sumout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|writeEn~0_combout ;
wire \VGA|writeEn~1_combout ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \d1|Add3~13_sumout ;
wire \d1|Add3~17_sumout ;
wire \d1|Add3~21_sumout ;
wire \d1|Add3~25_sumout ;
wire \d1|Add3~29_sumout ;
wire \VGA|user_input_translator|Add0~9_sumout ;
wire \VGA|user_input_translator|Add0~13_sumout ;
wire \VGA|user_input_translator|Add0~17_sumout ;
wire \VGA|user_input_translator|Add0~21_sumout ;
wire \VGA|user_input_translator|Add0~25_sumout ;
wire \VGA|user_input_translator|Add0~29_sumout ;
wire \VGA|user_input_translator|Add0~33_sumout ;
wire \VGA|controller|xCounter[6]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|user_input_translator|Add0~37_sumout ;
wire \VGA|controller|xCounter[4]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[6]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[7]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[8]~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[3]~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[4]~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[5]~5_combout ;
wire \d1|colour_out~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~6_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~7_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~8_combout ;
wire [2:0] \d1|colour_out ;
wire [6:0] \d1|Y ;
wire [9:0] \VGA|controller|xCounter ;
wire [9:0] \VGA|controller|yCounter ;
wire [6:0] \d1|Yblock1 ;
wire [7:0] \d1|Xblock1 ;
wire [4:0] \d1|blockcounter ;
wire [25:0] \a1|count1 ;
wire [7:0] \d1|Xorig ;
wire [25:0] \b1|count2 ;
wire [6:0] \d1|Yorig ;
wire [7:0] \d1|X ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [4:0] \d1|counter ;
wire [4:0] \d1|blockclearcounter ;
wire [4:0] \d1|clearcount ;
wire [7:0] \d1|xclear ;
wire [7:0] \d1|Xblock1clear ;
wire [6:0] \d1|Yblock1clear ;
wire [6:0] \d1|yclear ;
wire [3:0] \d1|move ;
wire [2:0] \d1|blockmove ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a25  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a26  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a23  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a19  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[7]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[8]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[7]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[8]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[7]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[8]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N93
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N53
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N30
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N27
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( !\VGA|controller|xCounter [6] & ( (\VGA|controller|xCounter [1] & (\VGA|controller|xCounter [0] & !\VGA|controller|xCounter [5])) ) )

	.dataa(!\VGA|controller|xCounter [1]),
	.datab(!\VGA|controller|xCounter [0]),
	.datac(!\VGA|controller|xCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h1010101000000000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N48
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N51
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y67_N52
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N54
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))
// \VGA|controller|Add0~26  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(\VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y67_N55
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N57
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y67_N58
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N45
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter [2] & ( (\VGA|controller|xCounter [8] & (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [3]))) ) )

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(!\VGA|controller|xCounter [9]),
	.datac(!\VGA|controller|xCounter [4]),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000000010001;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N57
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( !\VGA|controller|xCounter [7] & ( (\VGA|controller|Equal0~1_combout  & \VGA|controller|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~1_combout ),
	.datad(!\VGA|controller|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h000F000F00000000;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y67_N32
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N33
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y67_N35
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N36
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y67_N37
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N39
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y67_N41
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N42
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y67_N44
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N45
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y67_N46
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y67_N50
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N24
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [3] & ( \VGA|controller|xCounter [4] ) ) # ( !\VGA|controller|xCounter [3] & ( (\VGA|controller|xCounter [4] & (((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])) # 
// (\VGA|controller|xCounter [2]))) ) )

	.dataa(!\VGA|controller|xCounter [1]),
	.datab(!\VGA|controller|xCounter [0]),
	.datac(!\VGA|controller|xCounter [4]),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h010F010F0F0F0F0F;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N0
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [9] & ( ((!\VGA|controller|xCounter [6] & (!\VGA|controller|VGA_HS1~0_combout  & !\VGA|controller|xCounter [5])) # (\VGA|controller|xCounter [6] & 
// (\VGA|controller|VGA_HS1~0_combout  & \VGA|controller|xCounter [5]))) # (\VGA|controller|xCounter [8]) ) ) ) # ( !\VGA|controller|xCounter [7] & ( \VGA|controller|xCounter [9] ) ) # ( \VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [9] ) ) # ( 
// !\VGA|controller|xCounter [7] & ( !\VGA|controller|xCounter [9] ) )

	.dataa(!\VGA|controller|xCounter [6]),
	.datab(!\VGA|controller|xCounter [8]),
	.datac(!\VGA|controller|VGA_HS1~0_combout ),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(!\VGA|controller|xCounter [7]),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFFFFFB337;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y67_N1
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y73_N30
cyclonev_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = ( \VGA|controller|VGA_HS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_HS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_HS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y73_N31
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N0
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N3
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~6  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(\VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N6
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~6  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N8
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N9
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N11
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N12
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N14
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N36
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( \VGA|controller|yCounter [2] & ( (!\VGA|controller|yCounter [1] & (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [3]))) ) )

	.dataa(!\VGA|controller|yCounter [1]),
	.datab(!\VGA|controller|yCounter [0]),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0000000000800080;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N15
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N17
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N18
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N20
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N21
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N23
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N24
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N25
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N27
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N28
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N54
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [5] & ( (!\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [9] & (!\VGA|controller|yCounter [6] & !\VGA|controller|yCounter [7]))) ) )

	.dataa(!\VGA|controller|yCounter [8]),
	.datab(!\VGA|controller|yCounter [9]),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h2000200000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N30
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|always1~1_combout  & ( (\VGA|controller|always1~2_combout  & (\VGA|controller|Equal0~0_combout  & (!\VGA|controller|xCounter [7] & \VGA|controller|Equal0~1_combout ))) ) )

	.dataa(!\VGA|controller|always1~2_combout ),
	.datab(!\VGA|controller|Equal0~0_combout ),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|Equal0~1_combout ),
	.datae(!\VGA|controller|always1~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000001000000010;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N1
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y67_N5
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N51
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [2] & ( (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [3]) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N48
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [5] & ( (\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [6] & \VGA|controller|yCounter [8])) ) )

	.dataa(!\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000000050005;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N39
cyclonev_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = ( \VGA|controller|VGA_VS1~0_combout  & ( (!\VGA|controller|always1~0_combout ) # ((!\VGA|controller|yCounter [1] $ (\VGA|controller|yCounter [0])) # (\VGA|controller|yCounter [9])) ) ) # ( 
// !\VGA|controller|VGA_VS1~0_combout  )

	.dataa(!\VGA|controller|yCounter [1]),
	.datab(!\VGA|controller|yCounter [0]),
	.datac(!\VGA|controller|always1~0_combout ),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_VS1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFFFFFFFF9FFF9FF;
defparam \VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N40
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y67_N34
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N42
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( \VGA|controller|xCounter [7] & ( (!\VGA|controller|xCounter [9] & (!\VGA|controller|VGA_VS1~0_combout  & !\VGA|controller|yCounter [9])) ) ) # ( !\VGA|controller|xCounter [7] & ( 
// (!\VGA|controller|VGA_VS1~0_combout  & (!\VGA|controller|yCounter [9] & ((!\VGA|controller|xCounter [8]) # (!\VGA|controller|xCounter [9])))) ) )

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(!\VGA|controller|xCounter [9]),
	.datac(!\VGA|controller|VGA_VS1~0_combout ),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hE000E000C000C000;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N43
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y77_N30
cyclonev_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = ( \VGA|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y77_N32
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N30
cyclonev_lcell_comb \b1|Add0~69 (
// Equation(s):
// \b1|Add0~69_sumout  = SUM(( \b1|count2 [0] ) + ( VCC ) + ( !VCC ))
// \b1|Add0~70  = CARRY(( \b1|count2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\b1|count2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~69_sumout ),
	.cout(\b1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~69 .extended_lut = "off";
defparam \b1|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \b1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N7
dffeas \b1|count2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[12] .is_wysiwyg = "true";
defparam \b1|count2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N48
cyclonev_lcell_comb \comb_11|Equal0~2 (
// Equation(s):
// \comb_11|Equal0~2_combout  = ( \b1|count2 [11] & ( \b1|count2 [13] & ( (\b1|count2 [12] & (\b1|count2 [14] & (\b1|count2 [16] & !\b1|count2 [15]))) ) ) )

	.dataa(!\b1|count2 [12]),
	.datab(!\b1|count2 [14]),
	.datac(!\b1|count2 [16]),
	.datad(!\b1|count2 [15]),
	.datae(!\b1|count2 [11]),
	.dataf(!\b1|count2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_11|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_11|Equal0~2 .extended_lut = "off";
defparam \comb_11|Equal0~2 .lut_mask = 64'h0000000000000100;
defparam \comb_11|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N12
cyclonev_lcell_comb \comb_11|Equal0~1 (
// Equation(s):
// \comb_11|Equal0~1_combout  = ( !\b1|count2 [9] & ( \b1|count2 [6] & ( (!\b1|count2 [7] & (!\b1|count2 [10] & (!\b1|count2 [8] & !\b1|count2 [5]))) ) ) )

	.dataa(!\b1|count2 [7]),
	.datab(!\b1|count2 [10]),
	.datac(!\b1|count2 [8]),
	.datad(!\b1|count2 [5]),
	.datae(!\b1|count2 [9]),
	.dataf(!\b1|count2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_11|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_11|Equal0~1 .extended_lut = "off";
defparam \comb_11|Equal0~1 .lut_mask = 64'h0000000080000000;
defparam \comb_11|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N40
dffeas \b1|count2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[3] .is_wysiwyg = "true";
defparam \b1|count2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N6
cyclonev_lcell_comb \comb_11|Equal0~0 (
// Equation(s):
// \comb_11|Equal0~0_combout  = ( !\b1|count2 [4] & ( !\b1|count2 [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b1|count2 [3]),
	.datae(gnd),
	.dataf(!\b1|count2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_11|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_11|Equal0~0 .extended_lut = "off";
defparam \comb_11|Equal0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \comb_11|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N21
cyclonev_lcell_comb \b1|Add0~101 (
// Equation(s):
// \b1|Add0~101_sumout  = SUM(( \b1|count2 [17] ) + ( GND ) + ( \b1|Add0~34  ))
// \b1|Add0~102  = CARRY(( \b1|count2 [17] ) + ( GND ) + ( \b1|Add0~34  ))

	.dataa(!\b1|count2 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~101_sumout ),
	.cout(\b1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~101 .extended_lut = "off";
defparam \b1|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \b1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N24
cyclonev_lcell_comb \b1|Add0~97 (
// Equation(s):
// \b1|Add0~97_sumout  = SUM(( \b1|count2 [18] ) + ( GND ) + ( \b1|Add0~102  ))
// \b1|Add0~98  = CARRY(( \b1|count2 [18] ) + ( GND ) + ( \b1|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~97_sumout ),
	.cout(\b1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~97 .extended_lut = "off";
defparam \b1|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N26
dffeas \b1|count2[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[18] .is_wysiwyg = "true";
defparam \b1|count2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N27
cyclonev_lcell_comb \b1|Add0~57 (
// Equation(s):
// \b1|Add0~57_sumout  = SUM(( \b1|count2 [19] ) + ( GND ) + ( \b1|Add0~98  ))
// \b1|Add0~58  = CARRY(( \b1|count2 [19] ) + ( GND ) + ( \b1|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~57_sumout ),
	.cout(\b1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~57 .extended_lut = "off";
defparam \b1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N28
dffeas \b1|count2[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[19] .is_wysiwyg = "true";
defparam \b1|count2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N30
cyclonev_lcell_comb \b1|Add0~93 (
// Equation(s):
// \b1|Add0~93_sumout  = SUM(( \b1|count2 [20] ) + ( GND ) + ( \b1|Add0~58  ))
// \b1|Add0~94  = CARRY(( \b1|count2 [20] ) + ( GND ) + ( \b1|Add0~58  ))

	.dataa(gnd),
	.datab(!\b1|count2 [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~93_sumout ),
	.cout(\b1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~93 .extended_lut = "off";
defparam \b1|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \b1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N32
dffeas \b1|count2[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[20] .is_wysiwyg = "true";
defparam \b1|count2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N33
cyclonev_lcell_comb \b1|Add0~89 (
// Equation(s):
// \b1|Add0~89_sumout  = SUM(( \b1|count2 [21] ) + ( GND ) + ( \b1|Add0~94  ))
// \b1|Add0~90  = CARRY(( \b1|count2 [21] ) + ( GND ) + ( \b1|Add0~94  ))

	.dataa(!\b1|count2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~89_sumout ),
	.cout(\b1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~89 .extended_lut = "off";
defparam \b1|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \b1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N35
dffeas \b1|count2[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[21] .is_wysiwyg = "true";
defparam \b1|count2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N36
cyclonev_lcell_comb \b1|Add0~85 (
// Equation(s):
// \b1|Add0~85_sumout  = SUM(( \b1|count2 [22] ) + ( GND ) + ( \b1|Add0~90  ))
// \b1|Add0~86  = CARRY(( \b1|count2 [22] ) + ( GND ) + ( \b1|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~85_sumout ),
	.cout(\b1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~85 .extended_lut = "off";
defparam \b1|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N38
dffeas \b1|count2[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[22] .is_wysiwyg = "true";
defparam \b1|count2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N39
cyclonev_lcell_comb \b1|Add0~81 (
// Equation(s):
// \b1|Add0~81_sumout  = SUM(( \b1|count2 [23] ) + ( GND ) + ( \b1|Add0~86  ))
// \b1|Add0~82  = CARRY(( \b1|count2 [23] ) + ( GND ) + ( \b1|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~81_sumout ),
	.cout(\b1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~81 .extended_lut = "off";
defparam \b1|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N41
dffeas \b1|count2[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[23] .is_wysiwyg = "true";
defparam \b1|count2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N42
cyclonev_lcell_comb \b1|Add0~77 (
// Equation(s):
// \b1|Add0~77_sumout  = SUM(( \b1|count2 [24] ) + ( GND ) + ( \b1|Add0~82  ))
// \b1|Add0~78  = CARRY(( \b1|count2 [24] ) + ( GND ) + ( \b1|Add0~82  ))

	.dataa(gnd),
	.datab(!\b1|count2 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~77_sumout ),
	.cout(\b1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~77 .extended_lut = "off";
defparam \b1|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \b1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N43
dffeas \b1|count2[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[24] .is_wysiwyg = "true";
defparam \b1|count2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N45
cyclonev_lcell_comb \b1|Add0~73 (
// Equation(s):
// \b1|Add0~73_sumout  = SUM(( \b1|count2 [25] ) + ( GND ) + ( \b1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~73 .extended_lut = "off";
defparam \b1|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N47
dffeas \b1|count2[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[25] .is_wysiwyg = "true";
defparam \b1|count2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N18
cyclonev_lcell_comb \comb_11|Equal0~3 (
// Equation(s):
// \comb_11|Equal0~3_combout  = ( !\b1|count2 [2] & ( !\b1|count2 [1] & ( (!\b1|count2 [25] & (!\b1|count2 [0] & (\b1|count2 [19] & \b1|count2 [24]))) ) ) )

	.dataa(!\b1|count2 [25]),
	.datab(!\b1|count2 [0]),
	.datac(!\b1|count2 [19]),
	.datad(!\b1|count2 [24]),
	.datae(!\b1|count2 [2]),
	.dataf(!\b1|count2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_11|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_11|Equal0~3 .extended_lut = "off";
defparam \comb_11|Equal0~3 .lut_mask = 64'h0008000000000000;
defparam \comb_11|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N9
cyclonev_lcell_comb \comb_11|Equal0~5 (
// Equation(s):
// \comb_11|Equal0~5_combout  = ( \comb_11|Equal0~3_combout  & ( (\comb_11|Equal0~2_combout  & (\comb_11|Equal0~1_combout  & (\comb_11|Equal0~0_combout  & \comb_11|Equal0~4_combout ))) ) )

	.dataa(!\comb_11|Equal0~2_combout ),
	.datab(!\comb_11|Equal0~1_combout ),
	.datac(!\comb_11|Equal0~0_combout ),
	.datad(!\comb_11|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\comb_11|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_11|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_11|Equal0~5 .extended_lut = "off";
defparam \comb_11|Equal0~5 .lut_mask = 64'h0000000000010001;
defparam \comb_11|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N32
dffeas \b1|count2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[0] .is_wysiwyg = "true";
defparam \b1|count2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N33
cyclonev_lcell_comb \b1|Add0~65 (
// Equation(s):
// \b1|Add0~65_sumout  = SUM(( \b1|count2 [1] ) + ( GND ) + ( \b1|Add0~70  ))
// \b1|Add0~66  = CARRY(( \b1|count2 [1] ) + ( GND ) + ( \b1|Add0~70  ))

	.dataa(!\b1|count2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~65_sumout ),
	.cout(\b1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~65 .extended_lut = "off";
defparam \b1|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \b1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N35
dffeas \b1|count2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[1] .is_wysiwyg = "true";
defparam \b1|count2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N36
cyclonev_lcell_comb \b1|Add0~61 (
// Equation(s):
// \b1|Add0~61_sumout  = SUM(( \b1|count2 [2] ) + ( GND ) + ( \b1|Add0~66  ))
// \b1|Add0~62  = CARRY(( \b1|count2 [2] ) + ( GND ) + ( \b1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~61_sumout ),
	.cout(\b1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~61 .extended_lut = "off";
defparam \b1|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N38
dffeas \b1|count2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[2] .is_wysiwyg = "true";
defparam \b1|count2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N39
cyclonev_lcell_comb \b1|Add0~5 (
// Equation(s):
// \b1|Add0~5_sumout  = SUM(( \b1|count2[3]~DUPLICATE_q  ) + ( GND ) + ( \b1|Add0~62  ))
// \b1|Add0~6  = CARRY(( \b1|count2[3]~DUPLICATE_q  ) + ( GND ) + ( \b1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~5_sumout ),
	.cout(\b1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~5 .extended_lut = "off";
defparam \b1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N41
dffeas \b1|count2[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[3]~DUPLICATE .is_wysiwyg = "true";
defparam \b1|count2[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N42
cyclonev_lcell_comb \b1|Add0~1 (
// Equation(s):
// \b1|Add0~1_sumout  = SUM(( \b1|count2 [4] ) + ( GND ) + ( \b1|Add0~6  ))
// \b1|Add0~2  = CARRY(( \b1|count2 [4] ) + ( GND ) + ( \b1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~1_sumout ),
	.cout(\b1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~1 .extended_lut = "off";
defparam \b1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N43
dffeas \b1|count2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[4] .is_wysiwyg = "true";
defparam \b1|count2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N45
cyclonev_lcell_comb \b1|Add0~29 (
// Equation(s):
// \b1|Add0~29_sumout  = SUM(( \b1|count2 [5] ) + ( GND ) + ( \b1|Add0~2  ))
// \b1|Add0~30  = CARRY(( \b1|count2 [5] ) + ( GND ) + ( \b1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~29_sumout ),
	.cout(\b1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~29 .extended_lut = "off";
defparam \b1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N47
dffeas \b1|count2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[5] .is_wysiwyg = "true";
defparam \b1|count2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N48
cyclonev_lcell_comb \b1|Add0~25 (
// Equation(s):
// \b1|Add0~25_sumout  = SUM(( \b1|count2 [6] ) + ( GND ) + ( \b1|Add0~30  ))
// \b1|Add0~26  = CARRY(( \b1|count2 [6] ) + ( GND ) + ( \b1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~25_sumout ),
	.cout(\b1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~25 .extended_lut = "off";
defparam \b1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N50
dffeas \b1|count2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[6] .is_wysiwyg = "true";
defparam \b1|count2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N51
cyclonev_lcell_comb \b1|Add0~21 (
// Equation(s):
// \b1|Add0~21_sumout  = SUM(( \b1|count2 [7] ) + ( GND ) + ( \b1|Add0~26  ))
// \b1|Add0~22  = CARRY(( \b1|count2 [7] ) + ( GND ) + ( \b1|Add0~26  ))

	.dataa(!\b1|count2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~21_sumout ),
	.cout(\b1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~21 .extended_lut = "off";
defparam \b1|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \b1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N53
dffeas \b1|count2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[7] .is_wysiwyg = "true";
defparam \b1|count2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N54
cyclonev_lcell_comb \b1|Add0~17 (
// Equation(s):
// \b1|Add0~17_sumout  = SUM(( \b1|count2 [8] ) + ( GND ) + ( \b1|Add0~22  ))
// \b1|Add0~18  = CARRY(( \b1|count2 [8] ) + ( GND ) + ( \b1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~17_sumout ),
	.cout(\b1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~17 .extended_lut = "off";
defparam \b1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N56
dffeas \b1|count2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[8] .is_wysiwyg = "true";
defparam \b1|count2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N57
cyclonev_lcell_comb \b1|Add0~13 (
// Equation(s):
// \b1|Add0~13_sumout  = SUM(( \b1|count2 [9] ) + ( GND ) + ( \b1|Add0~18  ))
// \b1|Add0~14  = CARRY(( \b1|count2 [9] ) + ( GND ) + ( \b1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~13_sumout ),
	.cout(\b1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~13 .extended_lut = "off";
defparam \b1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N59
dffeas \b1|count2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[9] .is_wysiwyg = "true";
defparam \b1|count2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N0
cyclonev_lcell_comb \b1|Add0~9 (
// Equation(s):
// \b1|Add0~9_sumout  = SUM(( \b1|count2 [10] ) + ( GND ) + ( \b1|Add0~14  ))
// \b1|Add0~10  = CARRY(( \b1|count2 [10] ) + ( GND ) + ( \b1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~9_sumout ),
	.cout(\b1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~9 .extended_lut = "off";
defparam \b1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N1
dffeas \b1|count2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[10] .is_wysiwyg = "true";
defparam \b1|count2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N3
cyclonev_lcell_comb \b1|Add0~53 (
// Equation(s):
// \b1|Add0~53_sumout  = SUM(( \b1|count2 [11] ) + ( GND ) + ( \b1|Add0~10  ))
// \b1|Add0~54  = CARRY(( \b1|count2 [11] ) + ( GND ) + ( \b1|Add0~10  ))

	.dataa(!\b1|count2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~53_sumout ),
	.cout(\b1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~53 .extended_lut = "off";
defparam \b1|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \b1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N5
dffeas \b1|count2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[11] .is_wysiwyg = "true";
defparam \b1|count2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N6
cyclonev_lcell_comb \b1|Add0~49 (
// Equation(s):
// \b1|Add0~49_sumout  = SUM(( \b1|count2[12]~DUPLICATE_q  ) + ( GND ) + ( \b1|Add0~54  ))
// \b1|Add0~50  = CARRY(( \b1|count2[12]~DUPLICATE_q  ) + ( GND ) + ( \b1|Add0~54  ))

	.dataa(gnd),
	.datab(!\b1|count2[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~49_sumout ),
	.cout(\b1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~49 .extended_lut = "off";
defparam \b1|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \b1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N8
dffeas \b1|count2[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[12]~DUPLICATE .is_wysiwyg = "true";
defparam \b1|count2[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N9
cyclonev_lcell_comb \b1|Add0~45 (
// Equation(s):
// \b1|Add0~45_sumout  = SUM(( \b1|count2 [13] ) + ( GND ) + ( \b1|Add0~50  ))
// \b1|Add0~46  = CARRY(( \b1|count2 [13] ) + ( GND ) + ( \b1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~45_sumout ),
	.cout(\b1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~45 .extended_lut = "off";
defparam \b1|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N11
dffeas \b1|count2[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[13] .is_wysiwyg = "true";
defparam \b1|count2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N12
cyclonev_lcell_comb \b1|Add0~41 (
// Equation(s):
// \b1|Add0~41_sumout  = SUM(( \b1|count2 [14] ) + ( GND ) + ( \b1|Add0~46  ))
// \b1|Add0~42  = CARRY(( \b1|count2 [14] ) + ( GND ) + ( \b1|Add0~46  ))

	.dataa(gnd),
	.datab(!\b1|count2 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~41_sumout ),
	.cout(\b1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~41 .extended_lut = "off";
defparam \b1|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \b1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N14
dffeas \b1|count2[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[14] .is_wysiwyg = "true";
defparam \b1|count2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N15
cyclonev_lcell_comb \b1|Add0~37 (
// Equation(s):
// \b1|Add0~37_sumout  = SUM(( \b1|count2 [15] ) + ( GND ) + ( \b1|Add0~42  ))
// \b1|Add0~38  = CARRY(( \b1|count2 [15] ) + ( GND ) + ( \b1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~37_sumout ),
	.cout(\b1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~37 .extended_lut = "off";
defparam \b1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N17
dffeas \b1|count2[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[15] .is_wysiwyg = "true";
defparam \b1|count2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N18
cyclonev_lcell_comb \b1|Add0~33 (
// Equation(s):
// \b1|Add0~33_sumout  = SUM(( \b1|count2 [16] ) + ( GND ) + ( \b1|Add0~38  ))
// \b1|Add0~34  = CARRY(( \b1|count2 [16] ) + ( GND ) + ( \b1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|count2 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b1|Add0~33_sumout ),
	.cout(\b1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \b1|Add0~33 .extended_lut = "off";
defparam \b1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \b1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y65_N20
dffeas \b1|count2[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[16] .is_wysiwyg = "true";
defparam \b1|count2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y65_N23
dffeas \b1|count2[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_11|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|count2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \b1|count2[17] .is_wysiwyg = "true";
defparam \b1|count2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y65_N54
cyclonev_lcell_comb \comb_11|Equal0~4 (
// Equation(s):
// \comb_11|Equal0~4_combout  = ( \b1|count2 [22] & ( \b1|count2 [21] & ( (!\b1|count2 [17] & (\b1|count2 [20] & (\b1|count2 [18] & !\b1|count2 [23]))) ) ) )

	.dataa(!\b1|count2 [17]),
	.datab(!\b1|count2 [20]),
	.datac(!\b1|count2 [18]),
	.datad(!\b1|count2 [23]),
	.datae(!\b1|count2 [22]),
	.dataf(!\b1|count2 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_11|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_11|Equal0~4 .extended_lut = "off";
defparam \comb_11|Equal0~4 .lut_mask = 64'h0000000000000200;
defparam \comb_11|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N0
cyclonev_lcell_comb \b1|blah~0 (
// Equation(s):
// \b1|blah~0_combout  = ( \b1|blah~q  & ( \comb_11|Equal0~1_combout  & ( (!\comb_11|Equal0~4_combout ) # ((!\comb_11|Equal0~0_combout ) # ((!\comb_11|Equal0~3_combout ) # (!\comb_11|Equal0~2_combout ))) ) ) ) # ( !\b1|blah~q  & ( \comb_11|Equal0~1_combout  
// & ( (\comb_11|Equal0~4_combout  & (\comb_11|Equal0~0_combout  & (\comb_11|Equal0~3_combout  & \comb_11|Equal0~2_combout ))) ) ) ) # ( \b1|blah~q  & ( !\comb_11|Equal0~1_combout  ) )

	.dataa(!\comb_11|Equal0~4_combout ),
	.datab(!\comb_11|Equal0~0_combout ),
	.datac(!\comb_11|Equal0~3_combout ),
	.datad(!\comb_11|Equal0~2_combout ),
	.datae(!\b1|blah~q ),
	.dataf(!\comb_11|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b1|blah~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b1|blah~0 .extended_lut = "off";
defparam \b1|blah~0 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \b1|blah~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y66_N1
dffeas \b1|blah (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|blah~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|blah~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b1|blah .is_wysiwyg = "true";
defparam \b1|blah .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N12
cyclonev_lcell_comb \c1|Selector4~0 (
// Equation(s):
// \c1|Selector4~0_combout  = ( \d1|blockcounter [4] & ( (\c1|current_state.S_BLOCK_WAIT~q  & \b1|blah~q ) ) ) # ( !\d1|blockcounter [4] & ( ((\c1|current_state.S_BLOCK_WAIT~q  & \b1|blah~q )) # (\c1|current_state.S_DRAW_BLOCK~q ) ) )

	.dataa(gnd),
	.datab(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datac(!\b1|blah~q ),
	.datad(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datae(gnd),
	.dataf(!\d1|blockcounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector4~0 .extended_lut = "off";
defparam \c1|Selector4~0 .lut_mask = 64'h03FF03FF03030303;
defparam \c1|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y66_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N14
dffeas \c1|current_state.S_DRAW_BLOCK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector4~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.S_DRAW_BLOCK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.S_DRAW_BLOCK .is_wysiwyg = "true";
defparam \c1|current_state.S_DRAW_BLOCK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N39
cyclonev_lcell_comb \d1|blockcounter~1 (
// Equation(s):
// \d1|blockcounter~1_combout  = ( \c1|current_state.S_DRAW_BLOCK~q  & ( !\d1|blockcounter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|blockcounter [0]),
	.datae(gnd),
	.dataf(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|blockcounter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|blockcounter~1 .extended_lut = "off";
defparam \d1|blockcounter~1 .lut_mask = 64'h00000000FF00FF00;
defparam \d1|blockcounter~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N36
cyclonev_lcell_comb \d1|blockcounter[4]~0 (
// Equation(s):
// \d1|blockcounter[4]~0_combout  = ( \c1|current_state.S_BLOCK_WAIT~q  & ( \KEY[0]~input_o  ) ) # ( !\c1|current_state.S_BLOCK_WAIT~q  & ( (\c1|current_state.S_DRAW_BLOCK~q  & \KEY[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|blockcounter[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|blockcounter[4]~0 .extended_lut = "off";
defparam \d1|blockcounter[4]~0 .lut_mask = 64'h030303030F0F0F0F;
defparam \d1|blockcounter[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y66_N41
dffeas \d1|blockcounter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|blockcounter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|blockcounter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|blockcounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|blockcounter[0] .is_wysiwyg = "true";
defparam \d1|blockcounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N36
cyclonev_lcell_comb \d1|Add17~3 (
// Equation(s):
// \d1|Add17~3_combout  = !\d1|blockcounter [0] $ (!\d1|blockcounter [1])

	.dataa(gnd),
	.datab(!\d1|blockcounter [0]),
	.datac(gnd),
	.datad(!\d1|blockcounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add17~3 .extended_lut = "off";
defparam \d1|Add17~3 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \d1|Add17~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y66_N38
dffeas \d1|blockcounter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add17~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\c1|current_state.S_DRAW_BLOCK~q ),
	.sload(gnd),
	.ena(\d1|blockcounter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|blockcounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|blockcounter[1] .is_wysiwyg = "true";
defparam \d1|blockcounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N33
cyclonev_lcell_comb \d1|Add17~2 (
// Equation(s):
// \d1|Add17~2_combout  = ( \d1|blockcounter [1] & ( !\d1|blockcounter [0] $ (!\d1|blockcounter [2]) ) ) # ( !\d1|blockcounter [1] & ( \d1|blockcounter [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|blockcounter [0]),
	.datad(!\d1|blockcounter [2]),
	.datae(gnd),
	.dataf(!\d1|blockcounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add17~2 .extended_lut = "off";
defparam \d1|Add17~2 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \d1|Add17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y66_N35
dffeas \d1|blockcounter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add17~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\c1|current_state.S_DRAW_BLOCK~q ),
	.sload(gnd),
	.ena(\d1|blockcounter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|blockcounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|blockcounter[2] .is_wysiwyg = "true";
defparam \d1|blockcounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N27
cyclonev_lcell_comb \d1|Add17~1 (
// Equation(s):
// \d1|Add17~1_combout  = ( \d1|blockcounter [2] & ( !\d1|blockcounter [3] $ (((!\d1|blockcounter [1]) # (!\d1|blockcounter [0]))) ) ) # ( !\d1|blockcounter [2] & ( \d1|blockcounter [3] ) )

	.dataa(!\d1|blockcounter [1]),
	.datab(!\d1|blockcounter [0]),
	.datac(gnd),
	.datad(!\d1|blockcounter [3]),
	.datae(gnd),
	.dataf(!\d1|blockcounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add17~1 .extended_lut = "off";
defparam \d1|Add17~1 .lut_mask = 64'h00FF00FF11EE11EE;
defparam \d1|Add17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y66_N29
dffeas \d1|blockcounter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\c1|current_state.S_DRAW_BLOCK~q ),
	.sload(gnd),
	.ena(\d1|blockcounter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|blockcounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|blockcounter[3] .is_wysiwyg = "true";
defparam \d1|blockcounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N24
cyclonev_lcell_comb \d1|Add17~0 (
// Equation(s):
// \d1|Add17~0_combout  = ( \d1|blockcounter [2] & ( !\d1|blockcounter [4] $ (((!\d1|blockcounter [1]) # ((!\d1|blockcounter [0]) # (!\d1|blockcounter [3])))) ) ) # ( !\d1|blockcounter [2] & ( \d1|blockcounter [4] ) )

	.dataa(!\d1|blockcounter [1]),
	.datab(!\d1|blockcounter [0]),
	.datac(!\d1|blockcounter [3]),
	.datad(!\d1|blockcounter [4]),
	.datae(gnd),
	.dataf(!\d1|blockcounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add17~0 .extended_lut = "off";
defparam \d1|Add17~0 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \d1|Add17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y66_N26
dffeas \d1|blockcounter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\c1|current_state.S_DRAW_BLOCK~q ),
	.sload(gnd),
	.ena(\d1|blockcounter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|blockcounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|blockcounter[4] .is_wysiwyg = "true";
defparam \d1|blockcounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N6
cyclonev_lcell_comb \c1|next_state.S_RESET_BLOCK_X~0 (
// Equation(s):
// \c1|next_state.S_RESET_BLOCK_X~0_combout  = ( \c1|current_state.S_DRAW_BLOCK~q  & ( \d1|blockcounter [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|blockcounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|next_state.S_RESET_BLOCK_X~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|next_state.S_RESET_BLOCK_X~0 .extended_lut = "off";
defparam \c1|next_state.S_RESET_BLOCK_X~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \c1|next_state.S_RESET_BLOCK_X~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N8
dffeas \c1|current_state.S_RESET_BLOCK_X (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|next_state.S_RESET_BLOCK_X~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.S_RESET_BLOCK_X~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.S_RESET_BLOCK_X .is_wysiwyg = "true";
defparam \c1|current_state.S_RESET_BLOCK_X .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N30
cyclonev_lcell_comb \a1|Add0~69 (
// Equation(s):
// \a1|Add0~69_sumout  = SUM(( \a1|count1 [0] ) + ( VCC ) + ( !VCC ))
// \a1|Add0~70  = CARRY(( \a1|count1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\a1|count1 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~69_sumout ),
	.cout(\a1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~69 .extended_lut = "off";
defparam \a1|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \a1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N33
cyclonev_lcell_comb \a1|Add0~65 (
// Equation(s):
// \a1|Add0~65_sumout  = SUM(( \a1|count1 [1] ) + ( GND ) + ( \a1|Add0~70  ))
// \a1|Add0~66  = CARRY(( \a1|count1 [1] ) + ( GND ) + ( \a1|Add0~70  ))

	.dataa(!\a1|count1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~65_sumout ),
	.cout(\a1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~65 .extended_lut = "off";
defparam \a1|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \a1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N36
cyclonev_lcell_comb \a1|Add0~61 (
// Equation(s):
// \a1|Add0~61_sumout  = SUM(( \a1|count1 [2] ) + ( GND ) + ( \a1|Add0~66  ))
// \a1|Add0~62  = CARRY(( \a1|count1 [2] ) + ( GND ) + ( \a1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~61_sumout ),
	.cout(\a1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~61 .extended_lut = "off";
defparam \a1|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y66_N38
dffeas \a1|count1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[2] .is_wysiwyg = "true";
defparam \a1|count1[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N39
cyclonev_lcell_comb \a1|Add0~57 (
// Equation(s):
// \a1|Add0~57_sumout  = SUM(( \a1|count1 [3] ) + ( GND ) + ( \a1|Add0~62  ))
// \a1|Add0~58  = CARRY(( \a1|count1 [3] ) + ( GND ) + ( \a1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~57_sumout ),
	.cout(\a1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~57 .extended_lut = "off";
defparam \a1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y66_N41
dffeas \a1|count1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[3] .is_wysiwyg = "true";
defparam \a1|count1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N42
cyclonev_lcell_comb \a1|Add0~5 (
// Equation(s):
// \a1|Add0~5_sumout  = SUM(( \a1|count1 [4] ) + ( GND ) + ( \a1|Add0~58  ))
// \a1|Add0~6  = CARRY(( \a1|count1 [4] ) + ( GND ) + ( \a1|Add0~58  ))

	.dataa(gnd),
	.datab(!\a1|count1 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~5_sumout ),
	.cout(\a1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~5 .extended_lut = "off";
defparam \a1|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \a1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y66_N44
dffeas \a1|count1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[4] .is_wysiwyg = "true";
defparam \a1|count1[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N45
cyclonev_lcell_comb \a1|Add0~1 (
// Equation(s):
// \a1|Add0~1_sumout  = SUM(( \a1|count1 [5] ) + ( GND ) + ( \a1|Add0~6  ))
// \a1|Add0~2  = CARRY(( \a1|count1 [5] ) + ( GND ) + ( \a1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~1_sumout ),
	.cout(\a1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~1 .extended_lut = "off";
defparam \a1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y66_N47
dffeas \a1|count1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[5] .is_wysiwyg = "true";
defparam \a1|count1[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N48
cyclonev_lcell_comb \a1|Add0~29 (
// Equation(s):
// \a1|Add0~29_sumout  = SUM(( \a1|count1 [6] ) + ( GND ) + ( \a1|Add0~2  ))
// \a1|Add0~30  = CARRY(( \a1|count1 [6] ) + ( GND ) + ( \a1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~29_sumout ),
	.cout(\a1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~29 .extended_lut = "off";
defparam \a1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y66_N50
dffeas \a1|count1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[6] .is_wysiwyg = "true";
defparam \a1|count1[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N51
cyclonev_lcell_comb \a1|Add0~25 (
// Equation(s):
// \a1|Add0~25_sumout  = SUM(( \a1|count1 [7] ) + ( GND ) + ( \a1|Add0~30  ))
// \a1|Add0~26  = CARRY(( \a1|count1 [7] ) + ( GND ) + ( \a1|Add0~30  ))

	.dataa(!\a1|count1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~25_sumout ),
	.cout(\a1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~25 .extended_lut = "off";
defparam \a1|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \a1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y66_N53
dffeas \a1|count1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[7] .is_wysiwyg = "true";
defparam \a1|count1[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N54
cyclonev_lcell_comb \a1|Add0~21 (
// Equation(s):
// \a1|Add0~21_sumout  = SUM(( \a1|count1 [8] ) + ( GND ) + ( \a1|Add0~26  ))
// \a1|Add0~22  = CARRY(( \a1|count1 [8] ) + ( GND ) + ( \a1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~21_sumout ),
	.cout(\a1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~21 .extended_lut = "off";
defparam \a1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y66_N56
dffeas \a1|count1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[8] .is_wysiwyg = "true";
defparam \a1|count1[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N57
cyclonev_lcell_comb \a1|Add0~17 (
// Equation(s):
// \a1|Add0~17_sumout  = SUM(( \a1|count1 [9] ) + ( GND ) + ( \a1|Add0~22  ))
// \a1|Add0~18  = CARRY(( \a1|count1 [9] ) + ( GND ) + ( \a1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~17_sumout ),
	.cout(\a1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~17 .extended_lut = "off";
defparam \a1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y66_N59
dffeas \a1|count1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[9] .is_wysiwyg = "true";
defparam \a1|count1[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N0
cyclonev_lcell_comb \a1|Add0~13 (
// Equation(s):
// \a1|Add0~13_sumout  = SUM(( \a1|count1 [10] ) + ( GND ) + ( \a1|Add0~18  ))
// \a1|Add0~14  = CARRY(( \a1|count1 [10] ) + ( GND ) + ( \a1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~13_sumout ),
	.cout(\a1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~13 .extended_lut = "off";
defparam \a1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N2
dffeas \a1|count1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[10] .is_wysiwyg = "true";
defparam \a1|count1[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N3
cyclonev_lcell_comb \a1|Add0~9 (
// Equation(s):
// \a1|Add0~9_sumout  = SUM(( \a1|count1 [11] ) + ( GND ) + ( \a1|Add0~14  ))
// \a1|Add0~10  = CARRY(( \a1|count1 [11] ) + ( GND ) + ( \a1|Add0~14  ))

	.dataa(!\a1|count1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~9_sumout ),
	.cout(\a1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~9 .extended_lut = "off";
defparam \a1|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \a1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N5
dffeas \a1|count1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[11] .is_wysiwyg = "true";
defparam \a1|count1[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N6
cyclonev_lcell_comb \a1|Add0~53 (
// Equation(s):
// \a1|Add0~53_sumout  = SUM(( \a1|count1 [12] ) + ( GND ) + ( \a1|Add0~10  ))
// \a1|Add0~54  = CARRY(( \a1|count1 [12] ) + ( GND ) + ( \a1|Add0~10  ))

	.dataa(gnd),
	.datab(!\a1|count1 [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~53_sumout ),
	.cout(\a1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~53 .extended_lut = "off";
defparam \a1|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \a1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N8
dffeas \a1|count1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[12] .is_wysiwyg = "true";
defparam \a1|count1[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N9
cyclonev_lcell_comb \a1|Add0~49 (
// Equation(s):
// \a1|Add0~49_sumout  = SUM(( \a1|count1 [13] ) + ( GND ) + ( \a1|Add0~54  ))
// \a1|Add0~50  = CARRY(( \a1|count1 [13] ) + ( GND ) + ( \a1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~49_sumout ),
	.cout(\a1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~49 .extended_lut = "off";
defparam \a1|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N11
dffeas \a1|count1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[13] .is_wysiwyg = "true";
defparam \a1|count1[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N12
cyclonev_lcell_comb \a1|Add0~45 (
// Equation(s):
// \a1|Add0~45_sumout  = SUM(( \a1|count1 [14] ) + ( GND ) + ( \a1|Add0~50  ))
// \a1|Add0~46  = CARRY(( \a1|count1 [14] ) + ( GND ) + ( \a1|Add0~50  ))

	.dataa(gnd),
	.datab(!\a1|count1 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~45_sumout ),
	.cout(\a1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~45 .extended_lut = "off";
defparam \a1|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \a1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N14
dffeas \a1|count1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[14] .is_wysiwyg = "true";
defparam \a1|count1[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N15
cyclonev_lcell_comb \a1|Add0~101 (
// Equation(s):
// \a1|Add0~101_sumout  = SUM(( \a1|count1 [15] ) + ( GND ) + ( \a1|Add0~46  ))
// \a1|Add0~102  = CARRY(( \a1|count1 [15] ) + ( GND ) + ( \a1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~101_sumout ),
	.cout(\a1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~101 .extended_lut = "off";
defparam \a1|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N17
dffeas \a1|count1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[15] .is_wysiwyg = "true";
defparam \a1|count1[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N18
cyclonev_lcell_comb \a1|Add0~41 (
// Equation(s):
// \a1|Add0~41_sumout  = SUM(( \a1|count1 [16] ) + ( GND ) + ( \a1|Add0~102  ))
// \a1|Add0~42  = CARRY(( \a1|count1 [16] ) + ( GND ) + ( \a1|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~41_sumout ),
	.cout(\a1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~41 .extended_lut = "off";
defparam \a1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N20
dffeas \a1|count1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[16] .is_wysiwyg = "true";
defparam \a1|count1[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N21
cyclonev_lcell_comb \a1|Add0~37 (
// Equation(s):
// \a1|Add0~37_sumout  = SUM(( \a1|count1 [17] ) + ( GND ) + ( \a1|Add0~42  ))
// \a1|Add0~38  = CARRY(( \a1|count1 [17] ) + ( GND ) + ( \a1|Add0~42  ))

	.dataa(!\a1|count1 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~37_sumout ),
	.cout(\a1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~37 .extended_lut = "off";
defparam \a1|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \a1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N23
dffeas \a1|count1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[17] .is_wysiwyg = "true";
defparam \a1|count1[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N24
cyclonev_lcell_comb \a1|Add0~33 (
// Equation(s):
// \a1|Add0~33_sumout  = SUM(( \a1|count1 [18] ) + ( GND ) + ( \a1|Add0~38  ))
// \a1|Add0~34  = CARRY(( \a1|count1 [18] ) + ( GND ) + ( \a1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~33_sumout ),
	.cout(\a1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~33 .extended_lut = "off";
defparam \a1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N26
dffeas \a1|count1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[18] .is_wysiwyg = "true";
defparam \a1|count1[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N27
cyclonev_lcell_comb \a1|Add0~97 (
// Equation(s):
// \a1|Add0~97_sumout  = SUM(( \a1|count1 [19] ) + ( GND ) + ( \a1|Add0~34  ))
// \a1|Add0~98  = CARRY(( \a1|count1 [19] ) + ( GND ) + ( \a1|Add0~34  ))

	.dataa(!\a1|count1 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~97_sumout ),
	.cout(\a1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~97 .extended_lut = "off";
defparam \a1|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \a1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N29
dffeas \a1|count1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[19] .is_wysiwyg = "true";
defparam \a1|count1[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N30
cyclonev_lcell_comb \a1|Add0~93 (
// Equation(s):
// \a1|Add0~93_sumout  = SUM(( \a1|count1 [20] ) + ( GND ) + ( \a1|Add0~98  ))
// \a1|Add0~94  = CARRY(( \a1|count1 [20] ) + ( GND ) + ( \a1|Add0~98  ))

	.dataa(gnd),
	.datab(!\a1|count1 [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~93_sumout ),
	.cout(\a1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~93 .extended_lut = "off";
defparam \a1|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \a1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N32
dffeas \a1|count1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[20] .is_wysiwyg = "true";
defparam \a1|count1[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N33
cyclonev_lcell_comb \a1|Add0~89 (
// Equation(s):
// \a1|Add0~89_sumout  = SUM(( \a1|count1 [21] ) + ( GND ) + ( \a1|Add0~94  ))
// \a1|Add0~90  = CARRY(( \a1|count1 [21] ) + ( GND ) + ( \a1|Add0~94  ))

	.dataa(!\a1|count1 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~89_sumout ),
	.cout(\a1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~89 .extended_lut = "off";
defparam \a1|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \a1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N35
dffeas \a1|count1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[21] .is_wysiwyg = "true";
defparam \a1|count1[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N36
cyclonev_lcell_comb \a1|Add0~85 (
// Equation(s):
// \a1|Add0~85_sumout  = SUM(( \a1|count1 [22] ) + ( GND ) + ( \a1|Add0~90  ))
// \a1|Add0~86  = CARRY(( \a1|count1 [22] ) + ( GND ) + ( \a1|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~85_sumout ),
	.cout(\a1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~85 .extended_lut = "off";
defparam \a1|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N38
dffeas \a1|count1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[22] .is_wysiwyg = "true";
defparam \a1|count1[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N39
cyclonev_lcell_comb \a1|Add0~81 (
// Equation(s):
// \a1|Add0~81_sumout  = SUM(( \a1|count1 [23] ) + ( GND ) + ( \a1|Add0~86  ))
// \a1|Add0~82  = CARRY(( \a1|count1 [23] ) + ( GND ) + ( \a1|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~81_sumout ),
	.cout(\a1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~81 .extended_lut = "off";
defparam \a1|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N41
dffeas \a1|count1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[23] .is_wysiwyg = "true";
defparam \a1|count1[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N54
cyclonev_lcell_comb \comb_12|Equal0~4 (
// Equation(s):
// \comb_12|Equal0~4_combout  = ( \a1|count1 [22] & ( \a1|count1 [15] & ( (\a1|count1 [21] & (\a1|count1 [20] & (\a1|count1 [19] & \a1|count1 [23]))) ) ) )

	.dataa(!\a1|count1 [21]),
	.datab(!\a1|count1 [20]),
	.datac(!\a1|count1 [19]),
	.datad(!\a1|count1 [23]),
	.datae(!\a1|count1 [22]),
	.dataf(!\a1|count1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_12|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_12|Equal0~4 .extended_lut = "off";
defparam \comb_12|Equal0~4 .lut_mask = 64'h0000000000000001;
defparam \comb_12|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N4
dffeas \a1|count1[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[11]~DUPLICATE .is_wysiwyg = "true";
defparam \a1|count1[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N12
cyclonev_lcell_comb \comb_12|Equal0~1 (
// Equation(s):
// \comb_12|Equal0~1_combout  = ( !\a1|count1 [8] & ( \a1|count1 [7] & ( (!\a1|count1 [6] & (!\a1|count1[11]~DUPLICATE_q  & (!\a1|count1 [10] & !\a1|count1 [9]))) ) ) )

	.dataa(!\a1|count1 [6]),
	.datab(!\a1|count1[11]~DUPLICATE_q ),
	.datac(!\a1|count1 [10]),
	.datad(!\a1|count1 [9]),
	.datae(!\a1|count1 [8]),
	.dataf(!\a1|count1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_12|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_12|Equal0~1 .extended_lut = "off";
defparam \comb_12|Equal0~1 .lut_mask = 64'h0000000080000000;
defparam \comb_12|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N6
cyclonev_lcell_comb \comb_12|Equal0~0 (
// Equation(s):
// \comb_12|Equal0~0_combout  = ( !\a1|count1 [4] & ( !\a1|count1 [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\a1|count1 [5]),
	.datae(gnd),
	.dataf(!\a1|count1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_12|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_12|Equal0~0 .extended_lut = "off";
defparam \comb_12|Equal0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \comb_12|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N48
cyclonev_lcell_comb \comb_12|Equal0~2 (
// Equation(s):
// \comb_12|Equal0~2_combout  = ( \a1|count1 [17] & ( \a1|count1 [12] & ( (!\a1|count1 [18] & (\a1|count1 [14] & (!\a1|count1 [16] & \a1|count1 [13]))) ) ) )

	.dataa(!\a1|count1 [18]),
	.datab(!\a1|count1 [14]),
	.datac(!\a1|count1 [16]),
	.datad(!\a1|count1 [13]),
	.datae(!\a1|count1 [17]),
	.dataf(!\a1|count1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_12|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_12|Equal0~2 .extended_lut = "off";
defparam \comb_12|Equal0~2 .lut_mask = 64'h0000000000000020;
defparam \comb_12|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N9
cyclonev_lcell_comb \comb_12|Equal0~5 (
// Equation(s):
// \comb_12|Equal0~5_combout  = ( \comb_12|Equal0~2_combout  & ( (\comb_12|Equal0~3_combout  & (\comb_12|Equal0~4_combout  & (\comb_12|Equal0~1_combout  & \comb_12|Equal0~0_combout ))) ) )

	.dataa(!\comb_12|Equal0~3_combout ),
	.datab(!\comb_12|Equal0~4_combout ),
	.datac(!\comb_12|Equal0~1_combout ),
	.datad(!\comb_12|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\comb_12|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_12|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_12|Equal0~5 .extended_lut = "off";
defparam \comb_12|Equal0~5 .lut_mask = 64'h0000000000010001;
defparam \comb_12|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y66_N32
dffeas \a1|count1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[0] .is_wysiwyg = "true";
defparam \a1|count1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y66_N35
dffeas \a1|count1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[1] .is_wysiwyg = "true";
defparam \a1|count1[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N42
cyclonev_lcell_comb \a1|Add0~77 (
// Equation(s):
// \a1|Add0~77_sumout  = SUM(( \a1|count1 [24] ) + ( GND ) + ( \a1|Add0~82  ))
// \a1|Add0~78  = CARRY(( \a1|count1 [24] ) + ( GND ) + ( \a1|Add0~82  ))

	.dataa(gnd),
	.datab(!\a1|count1 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~77_sumout ),
	.cout(\a1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~77 .extended_lut = "off";
defparam \a1|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \a1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N44
dffeas \a1|count1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[24] .is_wysiwyg = "true";
defparam \a1|count1[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y65_N45
cyclonev_lcell_comb \a1|Add0~73 (
// Equation(s):
// \a1|Add0~73_sumout  = SUM(( \a1|count1 [25] ) + ( GND ) + ( \a1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a1|count1 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a1|Add0~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a1|Add0~73 .extended_lut = "off";
defparam \a1|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y65_N47
dffeas \a1|count1[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_12|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|count1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \a1|count1[25] .is_wysiwyg = "true";
defparam \a1|count1[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N18
cyclonev_lcell_comb \comb_12|Equal0~3 (
// Equation(s):
// \comb_12|Equal0~3_combout  = ( !\a1|count1 [2] & ( !\a1|count1 [0] & ( (!\a1|count1 [1] & (\a1|count1 [25] & (!\a1|count1 [24] & !\a1|count1 [3]))) ) ) )

	.dataa(!\a1|count1 [1]),
	.datab(!\a1|count1 [25]),
	.datac(!\a1|count1 [24]),
	.datad(!\a1|count1 [3]),
	.datae(!\a1|count1 [2]),
	.dataf(!\a1|count1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_12|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_12|Equal0~3 .extended_lut = "off";
defparam \comb_12|Equal0~3 .lut_mask = 64'h2000000000000000;
defparam \comb_12|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N0
cyclonev_lcell_comb \a1|blah~0 (
// Equation(s):
// \a1|blah~0_combout  = ( \a1|blah~q  & ( \comb_12|Equal0~1_combout  & ( (!\comb_12|Equal0~3_combout ) # ((!\comb_12|Equal0~4_combout ) # ((!\comb_12|Equal0~2_combout ) # (!\comb_12|Equal0~0_combout ))) ) ) ) # ( !\a1|blah~q  & ( \comb_12|Equal0~1_combout  
// & ( (\comb_12|Equal0~3_combout  & (\comb_12|Equal0~4_combout  & (\comb_12|Equal0~2_combout  & \comb_12|Equal0~0_combout ))) ) ) ) # ( \a1|blah~q  & ( !\comb_12|Equal0~1_combout  ) )

	.dataa(!\comb_12|Equal0~3_combout ),
	.datab(!\comb_12|Equal0~4_combout ),
	.datac(!\comb_12|Equal0~2_combout ),
	.datad(!\comb_12|Equal0~0_combout ),
	.datae(!\a1|blah~q ),
	.dataf(!\comb_12|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a1|blah~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a1|blah~0 .extended_lut = "off";
defparam \a1|blah~0 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \a1|blah~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y66_N1
dffeas \a1|blah (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\a1|blah~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a1|blah~q ),
	.prn(vcc));
// synopsys translate_off
defparam \a1|blah .is_wysiwyg = "true";
defparam \a1|blah .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N0
cyclonev_lcell_comb \c1|Selector3~0 (
// Equation(s):
// \c1|Selector3~0_combout  = ( \a1|blah~q  & ( (\c1|current_state.S_LOAD_BLOCK~q ) # (\c1|current_state.S_RESET_BLOCK_X~q ) ) ) # ( !\a1|blah~q  & ( \c1|current_state.S_RESET_BLOCK_X~q  ) )

	.dataa(gnd),
	.datab(!\c1|current_state.S_RESET_BLOCK_X~q ),
	.datac(gnd),
	.datad(!\c1|current_state.S_LOAD_BLOCK~q ),
	.datae(gnd),
	.dataf(!\a1|blah~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector3~0 .extended_lut = "off";
defparam \c1|Selector3~0 .lut_mask = 64'h3333333333FF33FF;
defparam \c1|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N2
dffeas \c1|current_state.S_LOAD_BLOCK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector3~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.S_LOAD_BLOCK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.S_LOAD_BLOCK .is_wysiwyg = "true";
defparam \c1|current_state.S_LOAD_BLOCK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N9
cyclonev_lcell_comb \c1|Selector5~0 (
// Equation(s):
// \c1|Selector5~0_combout  = (!\c1|current_state.S_LOAD_BLOCK~q  & (((!\b1|blah~q  & \c1|current_state.S_BLOCK_WAIT~q )))) # (\c1|current_state.S_LOAD_BLOCK~q  & ((!\a1|blah~q ) # ((!\b1|blah~q  & \c1|current_state.S_BLOCK_WAIT~q ))))

	.dataa(!\c1|current_state.S_LOAD_BLOCK~q ),
	.datab(!\a1|blah~q ),
	.datac(!\b1|blah~q ),
	.datad(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector5~0 .extended_lut = "off";
defparam \c1|Selector5~0 .lut_mask = 64'h44F444F444F444F4;
defparam \c1|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N11
dffeas \c1|current_state.S_BLOCK_WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector5~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.S_BLOCK_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.S_BLOCK_WAIT .is_wysiwyg = "true";
defparam \c1|current_state.S_BLOCK_WAIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N54
cyclonev_lcell_comb \d1|blockclearcounter~4 (
// Equation(s):
// \d1|blockclearcounter~4_combout  = ( !\d1|blockclearcounter [0] & ( \c1|current_state.S_BLOCK_WAIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\d1|blockclearcounter [0]),
	.dataf(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|blockclearcounter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|blockclearcounter~4 .extended_lut = "off";
defparam \d1|blockclearcounter~4 .lut_mask = 64'h00000000FFFF0000;
defparam \d1|blockclearcounter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N56
dffeas \d1|blockclearcounter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|blockclearcounter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|blockcounter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|blockclearcounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|blockclearcounter[0] .is_wysiwyg = "true";
defparam \d1|blockclearcounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N51
cyclonev_lcell_comb \d1|blockclearcounter~3 (
// Equation(s):
// \d1|blockclearcounter~3_combout  = ( \d1|blockclearcounter [0] & ( (\c1|current_state.S_BLOCK_WAIT~q  & !\d1|blockclearcounter [1]) ) ) # ( !\d1|blockclearcounter [0] & ( (\c1|current_state.S_BLOCK_WAIT~q  & \d1|blockclearcounter [1]) ) )

	.dataa(gnd),
	.datab(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datac(gnd),
	.datad(!\d1|blockclearcounter [1]),
	.datae(gnd),
	.dataf(!\d1|blockclearcounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|blockclearcounter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|blockclearcounter~3 .extended_lut = "off";
defparam \d1|blockclearcounter~3 .lut_mask = 64'h0033003333003300;
defparam \d1|blockclearcounter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N53
dffeas \d1|blockclearcounter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|blockclearcounter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|blockcounter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|blockclearcounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|blockclearcounter[1] .is_wysiwyg = "true";
defparam \d1|blockclearcounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N48
cyclonev_lcell_comb \d1|blockclearcounter~2 (
// Equation(s):
// \d1|blockclearcounter~2_combout  = ( \d1|blockclearcounter [0] & ( (\c1|current_state.S_BLOCK_WAIT~q  & (!\d1|blockclearcounter [1] $ (!\d1|blockclearcounter [2]))) ) ) # ( !\d1|blockclearcounter [0] & ( (\c1|current_state.S_BLOCK_WAIT~q  & 
// \d1|blockclearcounter [2]) ) )

	.dataa(gnd),
	.datab(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datac(!\d1|blockclearcounter [1]),
	.datad(!\d1|blockclearcounter [2]),
	.datae(gnd),
	.dataf(!\d1|blockclearcounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|blockclearcounter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|blockclearcounter~2 .extended_lut = "off";
defparam \d1|blockclearcounter~2 .lut_mask = 64'h0033003303300330;
defparam \d1|blockclearcounter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N50
dffeas \d1|blockclearcounter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|blockclearcounter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|blockcounter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|blockclearcounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|blockclearcounter[2] .is_wysiwyg = "true";
defparam \d1|blockclearcounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N15
cyclonev_lcell_comb \d1|blockclearcounter~1 (
// Equation(s):
// \d1|blockclearcounter~1_combout  = ( \d1|blockclearcounter [2] & ( (\c1|current_state.S_BLOCK_WAIT~q  & (!\d1|blockclearcounter [3] $ (((!\d1|blockclearcounter [1]) # (!\d1|blockclearcounter [0]))))) ) ) # ( !\d1|blockclearcounter [2] & ( 
// (\c1|current_state.S_BLOCK_WAIT~q  & \d1|blockclearcounter [3]) ) )

	.dataa(!\d1|blockclearcounter [1]),
	.datab(!\d1|blockclearcounter [0]),
	.datac(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datad(!\d1|blockclearcounter [3]),
	.datae(gnd),
	.dataf(!\d1|blockclearcounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|blockclearcounter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|blockclearcounter~1 .extended_lut = "off";
defparam \d1|blockclearcounter~1 .lut_mask = 64'h000F000F010E010E;
defparam \d1|blockclearcounter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N17
dffeas \d1|blockclearcounter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|blockclearcounter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|blockcounter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|blockclearcounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|blockclearcounter[3] .is_wysiwyg = "true";
defparam \d1|blockclearcounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N18
cyclonev_lcell_comb \d1|blockclearcounter~0 (
// Equation(s):
// \d1|blockclearcounter~0_combout  = ( \d1|blockclearcounter [4] & ( \d1|blockclearcounter [2] & ( (\c1|current_state.S_BLOCK_WAIT~q  & ((!\d1|blockclearcounter [1]) # ((!\d1|blockclearcounter [0]) # (!\d1|blockclearcounter [3])))) ) ) ) # ( 
// !\d1|blockclearcounter [4] & ( \d1|blockclearcounter [2] & ( (\d1|blockclearcounter [1] & (\c1|current_state.S_BLOCK_WAIT~q  & (\d1|blockclearcounter [0] & \d1|blockclearcounter [3]))) ) ) ) # ( \d1|blockclearcounter [4] & ( !\d1|blockclearcounter [2] & ( 
// \c1|current_state.S_BLOCK_WAIT~q  ) ) )

	.dataa(!\d1|blockclearcounter [1]),
	.datab(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datac(!\d1|blockclearcounter [0]),
	.datad(!\d1|blockclearcounter [3]),
	.datae(!\d1|blockclearcounter [4]),
	.dataf(!\d1|blockclearcounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|blockclearcounter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|blockclearcounter~0 .extended_lut = "off";
defparam \d1|blockclearcounter~0 .lut_mask = 64'h0000333300013332;
defparam \d1|blockclearcounter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N20
dffeas \d1|blockclearcounter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|blockclearcounter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|blockcounter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|blockclearcounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|blockclearcounter[4] .is_wysiwyg = "true";
defparam \d1|blockclearcounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N15
cyclonev_lcell_comb \d1|Add3~36 (
// Equation(s):
// \d1|Add3~36_combout  = (!\d1|blockclearcounter [4] & \c1|current_state.S_BLOCK_WAIT~q )

	.dataa(!\d1|blockclearcounter [4]),
	.datab(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~36 .extended_lut = "off";
defparam \d1|Add3~36 .lut_mask = 64'h2222222222222222;
defparam \d1|Add3~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N30
cyclonev_lcell_comb \d1|Add10~21 (
// Equation(s):
// \d1|Add10~21_sumout  = SUM(( \d1|Yblock1 [0] ) + ( VCC ) + ( !VCC ))
// \d1|Add10~22  = CARRY(( \d1|Yblock1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Yblock1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add10~21_sumout ),
	.cout(\d1|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add10~21 .extended_lut = "off";
defparam \d1|Add10~21 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N21
cyclonev_lcell_comb \d1|blockmove[0]~1 (
// Equation(s):
// \d1|blockmove[0]~1_combout  = ( \KEY[0]~input_o  & ( (!\c1|current_state.S_DRAW_BLOCK~q  & (!\d1|blockmove [0] $ (((!\c1|current_state.S_LOAD_BLOCK~q ) # (\d1|blockmove [1]))))) ) )

	.dataa(!\c1|current_state.S_LOAD_BLOCK~q ),
	.datab(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datac(!\d1|blockmove [1]),
	.datad(!\d1|blockmove [0]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|blockmove[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|blockmove[0]~1 .extended_lut = "off";
defparam \d1|blockmove[0]~1 .lut_mask = 64'h00000000408C408C;
defparam \d1|blockmove[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N23
dffeas \d1|blockmove[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|blockmove[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|blockmove [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|blockmove[0] .is_wysiwyg = "true";
defparam \d1|blockmove[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N18
cyclonev_lcell_comb \d1|blockmove[1]~0 (
// Equation(s):
// \d1|blockmove[1]~0_combout  = ( \KEY[0]~input_o  & ( (!\c1|current_state.S_DRAW_BLOCK~q  & (((\c1|current_state.S_LOAD_BLOCK~q  & \d1|blockmove [0])) # (\d1|blockmove [1]))) ) )

	.dataa(!\c1|current_state.S_LOAD_BLOCK~q ),
	.datab(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datac(!\d1|blockmove [0]),
	.datad(!\d1|blockmove [1]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|blockmove[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|blockmove[1]~0 .extended_lut = "off";
defparam \d1|blockmove[1]~0 .lut_mask = 64'h0000000004CC04CC;
defparam \d1|blockmove[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N20
dffeas \d1|blockmove[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|blockmove[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|blockmove [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|blockmove[1] .is_wysiwyg = "true";
defparam \d1|blockmove[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N54
cyclonev_lcell_comb \d1|Yblock1[0]~0 (
// Equation(s):
// \d1|Yblock1[0]~0_combout  = ( \KEY[0]~input_o  & ( (\c1|current_state.S_LOAD_BLOCK~q  & !\d1|blockmove [1]) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\c1|current_state.S_LOAD_BLOCK~q ),
	.datab(!\d1|blockmove [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Yblock1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Yblock1[0]~0 .extended_lut = "off";
defparam \d1|Yblock1[0]~0 .lut_mask = 64'hFFFFFFFF44444444;
defparam \d1|Yblock1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N32
dffeas \d1|Yblock1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add10~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Yblock1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1[0] .is_wysiwyg = "true";
defparam \d1|Yblock1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N33
cyclonev_lcell_comb \d1|Add10~25 (
// Equation(s):
// \d1|Add10~25_sumout  = SUM(( \d1|Yblock1 [1] ) + ( GND ) + ( \d1|Add10~22  ))
// \d1|Add10~26  = CARRY(( \d1|Yblock1 [1] ) + ( GND ) + ( \d1|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Yblock1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add10~25_sumout ),
	.cout(\d1|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add10~25 .extended_lut = "off";
defparam \d1|Add10~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N35
dffeas \d1|Yblock1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add10~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Yblock1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1[1] .is_wysiwyg = "true";
defparam \d1|Yblock1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N36
cyclonev_lcell_comb \d1|Add10~17 (
// Equation(s):
// \d1|Add10~17_sumout  = SUM(( \d1|Yblock1 [2] ) + ( GND ) + ( \d1|Add10~26  ))
// \d1|Add10~18  = CARRY(( \d1|Yblock1 [2] ) + ( GND ) + ( \d1|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Yblock1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add10~17_sumout ),
	.cout(\d1|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add10~17 .extended_lut = "off";
defparam \d1|Add10~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N38
dffeas \d1|Yblock1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add10~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Yblock1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1[2] .is_wysiwyg = "true";
defparam \d1|Yblock1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N39
cyclonev_lcell_comb \d1|Add10~9 (
// Equation(s):
// \d1|Add10~9_sumout  = SUM(( \d1|Yblock1 [3] ) + ( GND ) + ( \d1|Add10~18  ))
// \d1|Add10~10  = CARRY(( \d1|Yblock1 [3] ) + ( GND ) + ( \d1|Add10~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Yblock1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add10~9_sumout ),
	.cout(\d1|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add10~9 .extended_lut = "off";
defparam \d1|Add10~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N41
dffeas \d1|Yblock1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add10~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Yblock1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1[3] .is_wysiwyg = "true";
defparam \d1|Yblock1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N42
cyclonev_lcell_comb \d1|Add10~5 (
// Equation(s):
// \d1|Add10~5_sumout  = SUM(( \d1|Yblock1 [4] ) + ( GND ) + ( \d1|Add10~10  ))
// \d1|Add10~6  = CARRY(( \d1|Yblock1 [4] ) + ( GND ) + ( \d1|Add10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Yblock1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add10~5_sumout ),
	.cout(\d1|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add10~5 .extended_lut = "off";
defparam \d1|Add10~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N44
dffeas \d1|Yblock1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add10~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Yblock1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1[4] .is_wysiwyg = "true";
defparam \d1|Yblock1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N45
cyclonev_lcell_comb \d1|Add10~13 (
// Equation(s):
// \d1|Add10~13_sumout  = SUM(( \d1|Yblock1 [5] ) + ( GND ) + ( \d1|Add10~6  ))
// \d1|Add10~14  = CARRY(( \d1|Yblock1 [5] ) + ( GND ) + ( \d1|Add10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Yblock1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add10~13_sumout ),
	.cout(\d1|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add10~13 .extended_lut = "off";
defparam \d1|Add10~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N47
dffeas \d1|Yblock1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add10~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Yblock1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1[5] .is_wysiwyg = "true";
defparam \d1|Yblock1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N48
cyclonev_lcell_comb \d1|Add10~1 (
// Equation(s):
// \d1|Add10~1_sumout  = SUM(( \d1|Yblock1 [6] ) + ( GND ) + ( \d1|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Yblock1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add10~1 .extended_lut = "off";
defparam \d1|Add10~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N50
dffeas \d1|Yblock1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add10~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Yblock1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1[6] .is_wysiwyg = "true";
defparam \d1|Yblock1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y65_N9
cyclonev_lcell_comb \d1|Yblock1clear[6]~feeder (
// Equation(s):
// \d1|Yblock1clear[6]~feeder_combout  = ( \d1|Yblock1 [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Yblock1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Yblock1clear[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Yblock1clear[6]~feeder .extended_lut = "off";
defparam \d1|Yblock1clear[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d1|Yblock1clear[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y65_N48
cyclonev_lcell_comb \d1|Yblock1clear[0]~0 (
// Equation(s):
// \d1|Yblock1clear[0]~0_combout  = ( \KEY[0]~input_o  & ( \c1|current_state.S_DRAW_BLOCK~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Yblock1clear[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Yblock1clear[0]~0 .extended_lut = "off";
defparam \d1|Yblock1clear[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \d1|Yblock1clear[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y65_N10
dffeas \d1|Yblock1clear[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Yblock1clear[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1clear [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1clear[6] .is_wysiwyg = "true";
defparam \d1|Yblock1clear[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y66_N27
cyclonev_lcell_comb \d1|Yblock1clear[5]~feeder (
// Equation(s):
// \d1|Yblock1clear[5]~feeder_combout  = ( \d1|Yblock1 [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Yblock1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Yblock1clear[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Yblock1clear[5]~feeder .extended_lut = "off";
defparam \d1|Yblock1clear[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d1|Yblock1clear[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y66_N28
dffeas \d1|Yblock1clear[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Yblock1clear[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1clear [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1clear[5] .is_wysiwyg = "true";
defparam \d1|Yblock1clear[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y65_N34
dffeas \d1|Yblock1clear[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Yblock1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1clear [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1clear[4] .is_wysiwyg = "true";
defparam \d1|Yblock1clear[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y65_N12
cyclonev_lcell_comb \d1|Add3~32 (
// Equation(s):
// \d1|Add3~32_combout  = ( !\c1|current_state.S_DRAW_BLOCK~q  & ( \d1|blockclearcounter [4] ) ) # ( !\c1|current_state.S_DRAW_BLOCK~q  & ( !\d1|blockclearcounter [4] & ( !\c1|current_state.S_BLOCK_WAIT~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datad(gnd),
	.datae(!\c1|current_state.S_DRAW_BLOCK~q ),
	.dataf(!\d1|blockclearcounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~32 .extended_lut = "off";
defparam \d1|Add3~32 .lut_mask = 64'hF0F00000FFFF0000;
defparam \d1|Add3~32 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N3
cyclonev_lcell_comb \c1|Selector1~0 (
// Equation(s):
// \c1|Selector1~0_combout  = ( \c1|current_state.S_LOAD_X~q  & ( (\KEY[1]~input_o  & \c1|current_state.S_LOAD_X_WAIT~q ) ) ) # ( !\c1|current_state.S_LOAD_X~q  & ( (!\KEY[3]~input_o ) # ((\KEY[1]~input_o  & \c1|current_state.S_LOAD_X_WAIT~q )) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\c1|current_state.S_LOAD_X_WAIT~q ),
	.datae(gnd),
	.dataf(!\c1|current_state.S_LOAD_X~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector1~0 .extended_lut = "off";
defparam \c1|Selector1~0 .lut_mask = 64'hAAAFAAAF000F000F;
defparam \c1|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N5
dffeas \c1|current_state.S_LOAD_X_WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector1~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.S_LOAD_X_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.S_LOAD_X_WAIT .is_wysiwyg = "true";
defparam \c1|current_state.S_LOAD_X_WAIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N33
cyclonev_lcell_comb \d1|counter~6 (
// Equation(s):
// \d1|counter~6_combout  = (\KEY[0]~input_o  & (\c1|current_state.S_PLOT~q  & !\d1|counter [0]))

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\c1|current_state.S_PLOT~q ),
	.datad(!\d1|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|counter~6 .extended_lut = "off";
defparam \d1|counter~6 .lut_mask = 64'h0500050005000500;
defparam \d1|counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N3
cyclonev_lcell_comb \d1|counter[2]~1 (
// Equation(s):
// \d1|counter[2]~1_combout  = ( \c1|current_state.S_LOAD_X~q  & ( ((!\KEY[0]~input_o ) # (\c1|current_state.S_LOAD_X_WAIT~q )) # (\c1|current_state.S_PLOT~q ) ) ) # ( !\c1|current_state.S_LOAD_X~q  )

	.dataa(!\c1|current_state.S_PLOT~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\c1|current_state.S_LOAD_X_WAIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c1|current_state.S_LOAD_X~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|counter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|counter[2]~1 .extended_lut = "off";
defparam \d1|counter[2]~1 .lut_mask = 64'hFFFFFFFFDFDFDFDF;
defparam \d1|counter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N35
dffeas \d1|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[0] .is_wysiwyg = "true";
defparam \d1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N30
cyclonev_lcell_comb \d1|counter~5 (
// Equation(s):
// \d1|counter~5_combout  = ( \d1|counter [0] & ( (\KEY[0]~input_o  & (\c1|current_state.S_PLOT~q  & !\d1|counter [1])) ) ) # ( !\d1|counter [0] & ( (\KEY[0]~input_o  & (\c1|current_state.S_PLOT~q  & \d1|counter [1])) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\c1|current_state.S_PLOT~q ),
	.datac(gnd),
	.datad(!\d1|counter [1]),
	.datae(gnd),
	.dataf(!\d1|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|counter~5 .extended_lut = "off";
defparam \d1|counter~5 .lut_mask = 64'h0011001111001100;
defparam \d1|counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N32
dffeas \d1|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[1] .is_wysiwyg = "true";
defparam \d1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N45
cyclonev_lcell_comb \d1|counter~4 (
// Equation(s):
// \d1|counter~4_combout  = ( \KEY[0]~input_o  & ( (\c1|current_state.S_PLOT~q  & (!\d1|counter [2] $ (((!\d1|counter [0]) # (!\d1|counter [1]))))) ) )

	.dataa(!\d1|counter [0]),
	.datab(!\c1|current_state.S_PLOT~q ),
	.datac(!\d1|counter [1]),
	.datad(!\d1|counter [2]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|counter~4 .extended_lut = "off";
defparam \d1|counter~4 .lut_mask = 64'h0000000001320132;
defparam \d1|counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N47
dffeas \d1|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[2] .is_wysiwyg = "true";
defparam \d1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N24
cyclonev_lcell_comb \d1|counter~3 (
// Equation(s):
// \d1|counter~3_combout  = ( \d1|counter [3] & ( \d1|counter [2] & ( (\KEY[0]~input_o  & (\c1|current_state.S_PLOT~q  & ((!\d1|counter [0]) # (!\d1|counter [1])))) ) ) ) # ( !\d1|counter [3] & ( \d1|counter [2] & ( (\KEY[0]~input_o  & 
// (\c1|current_state.S_PLOT~q  & (\d1|counter [0] & \d1|counter [1]))) ) ) ) # ( \d1|counter [3] & ( !\d1|counter [2] & ( (\KEY[0]~input_o  & \c1|current_state.S_PLOT~q ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\c1|current_state.S_PLOT~q ),
	.datac(!\d1|counter [0]),
	.datad(!\d1|counter [1]),
	.datae(!\d1|counter [3]),
	.dataf(!\d1|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|counter~3 .extended_lut = "off";
defparam \d1|counter~3 .lut_mask = 64'h0000111100011110;
defparam \d1|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N26
dffeas \d1|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[3] .is_wysiwyg = "true";
defparam \d1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N39
cyclonev_lcell_comb \d1|Add8~0 (
// Equation(s):
// \d1|Add8~0_combout  = ( \d1|counter [3] & ( (\d1|counter [0] & (\d1|counter [1] & \d1|counter [2])) ) )

	.dataa(!\d1|counter [0]),
	.datab(gnd),
	.datac(!\d1|counter [1]),
	.datad(!\d1|counter [2]),
	.datae(gnd),
	.dataf(!\d1|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add8~0 .extended_lut = "off";
defparam \d1|Add8~0 .lut_mask = 64'h0000000000050005;
defparam \d1|Add8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N42
cyclonev_lcell_comb \d1|counter~0 (
// Equation(s):
// \d1|counter~0_combout  = ( \d1|Add8~0_combout  & ( (\c1|current_state.S_PLOT~q  & (\KEY[0]~input_o  & !\d1|counter [4])) ) ) # ( !\d1|Add8~0_combout  & ( (\c1|current_state.S_PLOT~q  & (\KEY[0]~input_o  & \d1|counter [4])) ) )

	.dataa(gnd),
	.datab(!\c1|current_state.S_PLOT~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\d1|counter [4]),
	.datae(gnd),
	.dataf(!\d1|Add8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|counter~0 .extended_lut = "off";
defparam \d1|counter~0 .lut_mask = 64'h0003000303000300;
defparam \d1|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N44
dffeas \d1|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|counter[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|counter[4] .is_wysiwyg = "true";
defparam \d1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N6
cyclonev_lcell_comb \c1|Selector2~0 (
// Equation(s):
// \c1|Selector2~0_combout  = ( \d1|counter [4] & ( (\c1|current_state.S_LOAD_X_WAIT~q  & !\KEY[1]~input_o ) ) ) # ( !\d1|counter [4] & ( ((\c1|current_state.S_LOAD_X_WAIT~q  & !\KEY[1]~input_o )) # (\c1|current_state.S_PLOT~q ) ) )

	.dataa(!\c1|current_state.S_LOAD_X_WAIT~q ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\c1|current_state.S_PLOT~q ),
	.datae(gnd),
	.dataf(!\d1|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector2~0 .extended_lut = "off";
defparam \c1|Selector2~0 .lut_mask = 64'h50FF50FF50505050;
defparam \c1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N8
dffeas \c1|current_state.S_PLOT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector2~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.S_PLOT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.S_PLOT .is_wysiwyg = "true";
defparam \c1|current_state.S_PLOT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N0
cyclonev_lcell_comb \c1|Selector0~0 (
// Equation(s):
// \c1|Selector0~0_combout  = ( \d1|counter [4] & ( (!\c1|current_state.S_PLOT~q  & ((!\KEY[3]~input_o ) # (\c1|current_state.S_LOAD_X~q ))) ) ) # ( !\d1|counter [4] & ( (!\KEY[3]~input_o ) # (\c1|current_state.S_LOAD_X~q ) ) )

	.dataa(gnd),
	.datab(!\c1|current_state.S_PLOT~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\c1|current_state.S_LOAD_X~q ),
	.datae(gnd),
	.dataf(!\d1|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c1|Selector0~0 .extended_lut = "off";
defparam \c1|Selector0~0 .lut_mask = 64'hF0FFF0FFC0CCC0CC;
defparam \c1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N2
dffeas \c1|current_state.S_LOAD_X (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c1|Selector0~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c1|current_state.S_LOAD_X~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c1|current_state.S_LOAD_X .is_wysiwyg = "true";
defparam \c1|current_state.S_LOAD_X .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N0
cyclonev_lcell_comb \d1|move~2 (
// Equation(s):
// \d1|move~2_combout  = (!\c1|current_state.S_PLOT~q  & (\KEY[0]~input_o  & !\d1|move [0]))

	.dataa(!\c1|current_state.S_PLOT~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\d1|move [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|move~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|move~2 .extended_lut = "off";
defparam \d1|move~2 .lut_mask = 64'h2200220022002200;
defparam \d1|move~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N54
cyclonev_lcell_comb \d1|move[2]~3 (
// Equation(s):
// \d1|move[2]~3_combout  = ( \SW[1]~input_o  & ( \c1|current_state.S_LOAD_X~q  & ( (!\KEY[0]~input_o ) # (\c1|current_state.S_PLOT~q ) ) ) ) # ( !\SW[1]~input_o  & ( \c1|current_state.S_LOAD_X~q  & ( (!\KEY[0]~input_o ) # (\c1|current_state.S_PLOT~q ) ) ) ) 
// # ( \SW[1]~input_o  & ( !\c1|current_state.S_LOAD_X~q  & ( ((!\KEY[0]~input_o ) # ((!\d1|move [2] & !\SW[0]~input_o ))) # (\c1|current_state.S_PLOT~q ) ) ) ) # ( !\SW[1]~input_o  & ( !\c1|current_state.S_LOAD_X~q  & ( ((!\KEY[0]~input_o ) # ((!\d1|move 
// [2] & \SW[0]~input_o ))) # (\c1|current_state.S_PLOT~q ) ) ) )

	.dataa(!\c1|current_state.S_PLOT~q ),
	.datab(!\d1|move [2]),
	.datac(!\SW[0]~input_o ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!\c1|current_state.S_LOAD_X~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|move[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|move[2]~3 .extended_lut = "off";
defparam \d1|move[2]~3 .lut_mask = 64'hFF5DFFD5FF55FF55;
defparam \d1|move[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y65_N2
dffeas \d1|move[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|move~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|move[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|move [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|move[0] .is_wysiwyg = "true";
defparam \d1|move[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N24
cyclonev_lcell_comb \d1|move~4 (
// Equation(s):
// \d1|move~4_combout  = (!\c1|current_state.S_PLOT~q  & (\KEY[0]~input_o  & (!\d1|move [0] $ (!\d1|move [1]))))

	.dataa(!\c1|current_state.S_PLOT~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\d1|move [0]),
	.datad(!\d1|move [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|move~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|move~4 .extended_lut = "off";
defparam \d1|move~4 .lut_mask = 64'h0220022002200220;
defparam \d1|move~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y65_N25
dffeas \d1|move[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|move~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|move[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|move [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|move[1] .is_wysiwyg = "true";
defparam \d1|move[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N21
cyclonev_lcell_comb \d1|Xorig[6]~1 (
// Equation(s):
// \d1|Xorig[6]~1_combout  = !\SW[0]~input_o  $ (!\SW[1]~input_o )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Xorig[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Xorig[6]~1 .extended_lut = "off";
defparam \d1|Xorig[6]~1 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \d1|Xorig[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N27
cyclonev_lcell_comb \d1|move[2]~0 (
// Equation(s):
// \d1|move[2]~0_combout  = (!\c1|current_state.S_PLOT~q  & \KEY[0]~input_o )

	.dataa(!\c1|current_state.S_PLOT~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|move[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|move[2]~0 .extended_lut = "off";
defparam \d1|move[2]~0 .lut_mask = 64'h2222222222222222;
defparam \d1|move[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N12
cyclonev_lcell_comb \d1|move[2]~1 (
// Equation(s):
// \d1|move[2]~1_combout  = ( \d1|move [2] & ( \c1|current_state.S_LOAD_X~q  & ( \d1|move[2]~0_combout  ) ) ) # ( \d1|move [2] & ( !\c1|current_state.S_LOAD_X~q  & ( \d1|move[2]~0_combout  ) ) ) # ( !\d1|move [2] & ( !\c1|current_state.S_LOAD_X~q  & ( 
// (\d1|move [0] & (\d1|move [1] & (\d1|Xorig[6]~1_combout  & \d1|move[2]~0_combout ))) ) ) )

	.dataa(!\d1|move [0]),
	.datab(!\d1|move [1]),
	.datac(!\d1|Xorig[6]~1_combout ),
	.datad(!\d1|move[2]~0_combout ),
	.datae(!\d1|move [2]),
	.dataf(!\c1|current_state.S_LOAD_X~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|move[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|move[2]~1 .extended_lut = "off";
defparam \d1|move[2]~1 .lut_mask = 64'h000100FF000000FF;
defparam \d1|move[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y65_N14
dffeas \d1|move[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|move[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|move [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|move[2] .is_wysiwyg = "true";
defparam \d1|move[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N6
cyclonev_lcell_comb \d1|Yorig[1]~0 (
// Equation(s):
// \d1|Yorig[1]~0_combout  = ( \d1|Yorig [1] & ( \KEY[0]~input_o  & ( ((!\SW[1]~input_o  $ (\SW[0]~input_o )) # (\d1|move [2])) # (\c1|current_state.S_LOAD_X~q ) ) ) ) # ( \d1|Yorig [1] & ( !\KEY[0]~input_o  ) ) # ( !\d1|Yorig [1] & ( !\KEY[0]~input_o  ) )

	.dataa(!\c1|current_state.S_LOAD_X~q ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\d1|move [2]),
	.datae(!\d1|Yorig [1]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Yorig[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Yorig[1]~0 .extended_lut = "off";
defparam \d1|Yorig[1]~0 .lut_mask = 64'hFFFFFFFF0000D7FF;
defparam \d1|Yorig[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y65_N8
dffeas \d1|Yorig[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Yorig[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yorig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yorig[1] .is_wysiwyg = "true";
defparam \d1|Yorig[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y65_N15
cyclonev_lcell_comb \d1|counter[2]~7 (
// Equation(s):
// \d1|counter[2]~7_combout  = ( \KEY[0]~input_o  & ( \c1|current_state.S_PLOT~q  ) )

	.dataa(!\c1|current_state.S_PLOT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|counter[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|counter[2]~7 .extended_lut = "off";
defparam \d1|counter[2]~7 .lut_mask = 64'h0000000055555555;
defparam \d1|counter[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y66_N49
dffeas \d1|yclear[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Yorig [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|counter[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|yclear [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|yclear[1] .is_wysiwyg = "true";
defparam \d1|yclear[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y65_N9
cyclonev_lcell_comb \d1|Add4~0 (
// Equation(s):
// \d1|Add4~0_combout  = ( \d1|blockclearcounter [4] & ( !\c1|current_state.S_PLOT~q  ) ) # ( !\d1|blockclearcounter [4] & ( (!\c1|current_state.S_BLOCK_WAIT~q  & !\c1|current_state.S_PLOT~q ) ) )

	.dataa(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c1|current_state.S_PLOT~q ),
	.datae(gnd),
	.dataf(!\d1|blockclearcounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~0 .extended_lut = "off";
defparam \d1|Add4~0 .lut_mask = 64'hAA00AA00FF00FF00;
defparam \d1|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y65_N8
dffeas \d1|Yblock1clear[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Yblock1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1clear [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1clear[3] .is_wysiwyg = "true";
defparam \d1|Yblock1clear[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y65_N6
cyclonev_lcell_comb \d1|Add4~17 (
// Equation(s):
// \d1|Add4~17_combout  = ( \d1|Yblock1clear [3] & ( \d1|Yorig [1] & ( (!\d1|Add4~0_combout ) # ((!\d1|Add3~32_combout  & ((\d1|Yblock1 [3]))) # (\d1|Add3~32_combout  & (\d1|yclear [1]))) ) ) ) # ( !\d1|Yblock1clear [3] & ( \d1|Yorig [1] & ( 
// (!\d1|Add3~32_combout  & (((\d1|Yblock1 [3] & \d1|Add4~0_combout )))) # (\d1|Add3~32_combout  & (((!\d1|Add4~0_combout )) # (\d1|yclear [1]))) ) ) ) # ( \d1|Yblock1clear [3] & ( !\d1|Yorig [1] & ( (!\d1|Add3~32_combout  & (((!\d1|Add4~0_combout ) # 
// (\d1|Yblock1 [3])))) # (\d1|Add3~32_combout  & (\d1|yclear [1] & ((\d1|Add4~0_combout )))) ) ) ) # ( !\d1|Yblock1clear [3] & ( !\d1|Yorig [1] & ( (\d1|Add4~0_combout  & ((!\d1|Add3~32_combout  & ((\d1|Yblock1 [3]))) # (\d1|Add3~32_combout  & (\d1|yclear 
// [1])))) ) ) )

	.dataa(!\d1|Add3~32_combout ),
	.datab(!\d1|yclear [1]),
	.datac(!\d1|Yblock1 [3]),
	.datad(!\d1|Add4~0_combout ),
	.datae(!\d1|Yblock1clear [3]),
	.dataf(!\d1|Yorig [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add4~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~17 .extended_lut = "off";
defparam \d1|Add4~17 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \d1|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y66_N1
dffeas \d1|Yblock1clear[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Yblock1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1clear [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1clear[2] .is_wysiwyg = "true";
defparam \d1|Yblock1clear[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y65_N3
cyclonev_lcell_comb \d1|Yorig~1 (
// Equation(s):
// \d1|Yorig~1_combout  = ( \d1|Yorig [2] & ( \c1|current_state.S_LOAD_X~q  ) ) # ( \d1|Yorig [2] & ( !\c1|current_state.S_LOAD_X~q  ) ) # ( !\d1|Yorig [2] & ( !\c1|current_state.S_LOAD_X~q  & ( (!\d1|move [2] & (!\SW[0]~input_o  $ (!\SW[1]~input_o ))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\d1|move [2]),
	.datad(gnd),
	.datae(!\d1|Yorig [2]),
	.dataf(!\c1|current_state.S_LOAD_X~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Yorig~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Yorig~1 .extended_lut = "off";
defparam \d1|Yorig~1 .lut_mask = 64'h6060FFFF0000FFFF;
defparam \d1|Yorig~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y65_N5
dffeas \d1|Yorig[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Yorig~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yorig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yorig[2] .is_wysiwyg = "true";
defparam \d1|Yorig[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y65_N38
dffeas \d1|yclear[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Yorig [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|counter[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|yclear [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|yclear[2] .is_wysiwyg = "true";
defparam \d1|yclear[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y65_N36
cyclonev_lcell_comb \d1|Add4~30 (
// Equation(s):
// \d1|Add4~30_combout  = ( \d1|Yorig [2] & ( \d1|Add4~0_combout  & ( (!\d1|Add3~32_combout  & (\d1|Yblock1 [2])) # (\d1|Add3~32_combout  & ((\d1|yclear [2]))) ) ) ) # ( !\d1|Yorig [2] & ( \d1|Add4~0_combout  & ( (!\d1|Add3~32_combout  & (\d1|Yblock1 [2])) # 
// (\d1|Add3~32_combout  & ((\d1|yclear [2]))) ) ) ) # ( \d1|Yorig [2] & ( !\d1|Add4~0_combout  & ( (\d1|Add3~32_combout ) # (\d1|Yblock1clear [2]) ) ) ) # ( !\d1|Yorig [2] & ( !\d1|Add4~0_combout  & ( (\d1|Yblock1clear [2] & !\d1|Add3~32_combout ) ) ) )

	.dataa(!\d1|Yblock1clear [2]),
	.datab(!\d1|Yblock1 [2]),
	.datac(!\d1|yclear [2]),
	.datad(!\d1|Add3~32_combout ),
	.datae(!\d1|Yorig [2]),
	.dataf(!\d1|Add4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add4~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~30 .extended_lut = "off";
defparam \d1|Add4~30 .lut_mask = 64'h550055FF330F330F;
defparam \d1|Add4~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y65_N56
dffeas \d1|Yblock1clear[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Yblock1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1clear [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1clear[1] .is_wysiwyg = "true";
defparam \d1|Yblock1clear[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y65_N21
cyclonev_lcell_comb \d1|clearcount~4 (
// Equation(s):
// \d1|clearcount~4_combout  = ( \KEY[0]~input_o  & ( (!\c1|current_state.S_PLOT~q  & !\d1|clearcount [0]) ) )

	.dataa(!\c1|current_state.S_PLOT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|clearcount [0]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|clearcount~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|clearcount~4 .extended_lut = "off";
defparam \d1|clearcount~4 .lut_mask = 64'h00000000AA00AA00;
defparam \d1|clearcount~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y65_N27
cyclonev_lcell_comb \d1|counter[2]~2 (
// Equation(s):
// \d1|counter[2]~2_combout  = ( \c1|current_state.S_LOAD_X_WAIT~q  & ( \KEY[0]~input_o  ) ) # ( !\c1|current_state.S_LOAD_X_WAIT~q  & ( \KEY[0]~input_o  & ( \c1|current_state.S_PLOT~q  ) ) ) # ( \c1|current_state.S_LOAD_X_WAIT~q  & ( !\KEY[0]~input_o  ) ) # 
// ( !\c1|current_state.S_LOAD_X_WAIT~q  & ( !\KEY[0]~input_o  ) )

	.dataa(!\c1|current_state.S_PLOT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c1|current_state.S_LOAD_X_WAIT~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|counter[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|counter[2]~2 .extended_lut = "off";
defparam \d1|counter[2]~2 .lut_mask = 64'hFFFFFFFF5555FFFF;
defparam \d1|counter[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y65_N23
dffeas \d1|clearcount[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|clearcount~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|clearcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|clearcount[0] .is_wysiwyg = "true";
defparam \d1|clearcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y65_N18
cyclonev_lcell_comb \d1|clearcount~3 (
// Equation(s):
// \d1|clearcount~3_combout  = ( \KEY[0]~input_o  & ( (!\c1|current_state.S_PLOT~q  & (!\d1|clearcount [0] $ (!\d1|clearcount [1]))) ) )

	.dataa(!\c1|current_state.S_PLOT~q ),
	.datab(gnd),
	.datac(!\d1|clearcount [0]),
	.datad(!\d1|clearcount [1]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|clearcount~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|clearcount~3 .extended_lut = "off";
defparam \d1|clearcount~3 .lut_mask = 64'h000000000AA00AA0;
defparam \d1|clearcount~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y65_N20
dffeas \d1|clearcount[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|clearcount~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|clearcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|clearcount[1] .is_wysiwyg = "true";
defparam \d1|clearcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y65_N45
cyclonev_lcell_comb \d1|clearcount~2 (
// Equation(s):
// \d1|clearcount~2_combout  = ( \d1|clearcount [2] & ( !\c1|current_state.S_PLOT~q  & ( (\KEY[0]~input_o  & ((!\d1|clearcount [0]) # (!\d1|clearcount [1]))) ) ) ) # ( !\d1|clearcount [2] & ( !\c1|current_state.S_PLOT~q  & ( (\d1|clearcount [0] & 
// (\KEY[0]~input_o  & \d1|clearcount [1])) ) ) )

	.dataa(!\d1|clearcount [0]),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\d1|clearcount [1]),
	.datae(!\d1|clearcount [2]),
	.dataf(!\c1|current_state.S_PLOT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|clearcount~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|clearcount~2 .extended_lut = "off";
defparam \d1|clearcount~2 .lut_mask = 64'h00050F0A00000000;
defparam \d1|clearcount~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y65_N47
dffeas \d1|clearcount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|clearcount~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|clearcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|clearcount[2] .is_wysiwyg = "true";
defparam \d1|clearcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y65_N36
cyclonev_lcell_comb \d1|clearcount~1 (
// Equation(s):
// \d1|clearcount~1_combout  = ( \d1|clearcount [3] & ( \d1|clearcount [2] & ( (!\c1|current_state.S_PLOT~q  & (\KEY[0]~input_o  & ((!\d1|clearcount [1]) # (!\d1|clearcount [0])))) ) ) ) # ( !\d1|clearcount [3] & ( \d1|clearcount [2] & ( (\d1|clearcount [1] 
// & (!\c1|current_state.S_PLOT~q  & (\d1|clearcount [0] & \KEY[0]~input_o ))) ) ) ) # ( \d1|clearcount [3] & ( !\d1|clearcount [2] & ( (!\c1|current_state.S_PLOT~q  & \KEY[0]~input_o ) ) ) )

	.dataa(!\d1|clearcount [1]),
	.datab(!\c1|current_state.S_PLOT~q ),
	.datac(!\d1|clearcount [0]),
	.datad(!\KEY[0]~input_o ),
	.datae(!\d1|clearcount [3]),
	.dataf(!\d1|clearcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|clearcount~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|clearcount~1 .extended_lut = "off";
defparam \d1|clearcount~1 .lut_mask = 64'h000000CC000400C8;
defparam \d1|clearcount~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y65_N38
dffeas \d1|clearcount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|clearcount~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|clearcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|clearcount[3] .is_wysiwyg = "true";
defparam \d1|clearcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y65_N54
cyclonev_lcell_comb \d1|Add4~33 (
// Equation(s):
// \d1|Add4~33_combout  = ( \d1|Yblock1 [1] & ( \d1|Yorig [1] & ( (!\d1|Add4~0_combout  & (((\d1|Add3~32_combout )) # (\d1|Yblock1clear [1]))) # (\d1|Add4~0_combout  & (((!\d1|Add3~32_combout ) # (\d1|clearcount [3])))) ) ) ) # ( !\d1|Yblock1 [1] & ( 
// \d1|Yorig [1] & ( (!\d1|Add4~0_combout  & (((\d1|Add3~32_combout )) # (\d1|Yblock1clear [1]))) # (\d1|Add4~0_combout  & (((\d1|clearcount [3] & \d1|Add3~32_combout )))) ) ) ) # ( \d1|Yblock1 [1] & ( !\d1|Yorig [1] & ( (!\d1|Add4~0_combout  & 
// (\d1|Yblock1clear [1] & ((!\d1|Add3~32_combout )))) # (\d1|Add4~0_combout  & (((!\d1|Add3~32_combout ) # (\d1|clearcount [3])))) ) ) ) # ( !\d1|Yblock1 [1] & ( !\d1|Yorig [1] & ( (!\d1|Add4~0_combout  & (\d1|Yblock1clear [1] & ((!\d1|Add3~32_combout )))) 
// # (\d1|Add4~0_combout  & (((\d1|clearcount [3] & \d1|Add3~32_combout )))) ) ) )

	.dataa(!\d1|Yblock1clear [1]),
	.datab(!\d1|Add4~0_combout ),
	.datac(!\d1|clearcount [3]),
	.datad(!\d1|Add3~32_combout ),
	.datae(!\d1|Yblock1 [1]),
	.dataf(!\d1|Yorig [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add4~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~33 .extended_lut = "off";
defparam \d1|Add4~33 .lut_mask = 64'h4403770344CF77CF;
defparam \d1|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N48
cyclonev_lcell_comb \d1|Add4~34 (
// Equation(s):
// \d1|Add4~34_combout  = ( \d1|yclear [1] & ( \d1|counter [3] & ( ((!\d1|Add4~0_combout  & ((\d1|blockclearcounter [3]))) # (\d1|Add4~0_combout  & (\d1|blockcounter [3]))) # (\d1|Add3~32_combout ) ) ) ) # ( !\d1|yclear [1] & ( \d1|counter [3] & ( 
// (!\d1|Add3~32_combout  & ((!\d1|Add4~0_combout  & ((\d1|blockclearcounter [3]))) # (\d1|Add4~0_combout  & (\d1|blockcounter [3])))) # (\d1|Add3~32_combout  & (((!\d1|Add4~0_combout )))) ) ) ) # ( \d1|yclear [1] & ( !\d1|counter [3] & ( 
// (!\d1|Add3~32_combout  & ((!\d1|Add4~0_combout  & ((\d1|blockclearcounter [3]))) # (\d1|Add4~0_combout  & (\d1|blockcounter [3])))) # (\d1|Add3~32_combout  & (((\d1|Add4~0_combout )))) ) ) ) # ( !\d1|yclear [1] & ( !\d1|counter [3] & ( 
// (!\d1|Add3~32_combout  & ((!\d1|Add4~0_combout  & ((\d1|blockclearcounter [3]))) # (\d1|Add4~0_combout  & (\d1|blockcounter [3])))) ) ) )

	.dataa(!\d1|blockcounter [3]),
	.datab(!\d1|Add3~32_combout ),
	.datac(!\d1|Add4~0_combout ),
	.datad(!\d1|blockclearcounter [3]),
	.datae(!\d1|yclear [1]),
	.dataf(!\d1|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add4~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~34 .extended_lut = "off";
defparam \d1|Add4~34 .lut_mask = 64'h04C407C734F437F7;
defparam \d1|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N27
cyclonev_lcell_comb \d1|Add4~32 (
// Equation(s):
// \d1|Add4~32_combout  = ( \c1|current_state.S_PLOT~q  & ( (!\d1|blockclearcounter [4] & ((!\c1|current_state.S_BLOCK_WAIT~q  & ((\d1|counter [2]))) # (\c1|current_state.S_BLOCK_WAIT~q  & (\d1|blockclearcounter [2])))) # (\d1|blockclearcounter [4] & 
// (((\d1|counter [2])))) ) ) # ( !\c1|current_state.S_PLOT~q  & ( (!\d1|blockclearcounter [4] & (\c1|current_state.S_BLOCK_WAIT~q  & \d1|blockclearcounter [2])) ) )

	.dataa(!\d1|blockclearcounter [4]),
	.datab(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datac(!\d1|blockclearcounter [2]),
	.datad(!\d1|counter [2]),
	.datae(gnd),
	.dataf(!\c1|current_state.S_PLOT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add4~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~32 .extended_lut = "off";
defparam \d1|Add4~32 .lut_mask = 64'h0202020202DF02DF;
defparam \d1|Add4~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y66_N26
dffeas \d1|Yblock1clear[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Yblock1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Yblock1clear [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Yblock1clear[0] .is_wysiwyg = "true";
defparam \d1|Yblock1clear[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N24
cyclonev_lcell_comb \d1|Add4~31 (
// Equation(s):
// \d1|Add4~31_combout  = ( \c1|current_state.S_PLOT~q  & ( (!\d1|blockclearcounter [4] & (\c1|current_state.S_BLOCK_WAIT~q  & \d1|Yblock1clear [0])) ) ) # ( !\c1|current_state.S_PLOT~q  & ( (!\d1|blockclearcounter [4] & ((!\c1|current_state.S_BLOCK_WAIT~q  
// & (\d1|clearcount [2])) # (\c1|current_state.S_BLOCK_WAIT~q  & ((\d1|Yblock1clear [0]))))) # (\d1|blockclearcounter [4] & (((\d1|clearcount [2])))) ) )

	.dataa(!\d1|blockclearcounter [4]),
	.datab(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datac(!\d1|clearcount [2]),
	.datad(!\d1|Yblock1clear [0]),
	.datae(gnd),
	.dataf(!\c1|current_state.S_PLOT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add4~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~31 .extended_lut = "off";
defparam \d1|Add4~31 .lut_mask = 64'h0D2F0D2F00220022;
defparam \d1|Add4~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N0
cyclonev_lcell_comb \d1|Add4~23 (
// Equation(s):
// \d1|Add4~23_sumout  = SUM(( (!\c1|current_state.S_DRAW_BLOCK~q  & ((\d1|Add4~32_combout ))) # (\c1|current_state.S_DRAW_BLOCK~q  & (\d1|blockcounter [2])) ) + ( (!\c1|current_state.S_DRAW_BLOCK~q  & ((\d1|Add4~31_combout ))) # 
// (\c1|current_state.S_DRAW_BLOCK~q  & (\d1|Yblock1 [0])) ) + ( !VCC ))
// \d1|Add4~24  = CARRY(( (!\c1|current_state.S_DRAW_BLOCK~q  & ((\d1|Add4~32_combout ))) # (\c1|current_state.S_DRAW_BLOCK~q  & (\d1|blockcounter [2])) ) + ( (!\c1|current_state.S_DRAW_BLOCK~q  & ((\d1|Add4~31_combout ))) # (\c1|current_state.S_DRAW_BLOCK~q 
//  & (\d1|Yblock1 [0])) ) + ( !VCC ))

	.dataa(!\d1|Yblock1 [0]),
	.datab(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datac(!\d1|blockcounter [2]),
	.datad(!\d1|Add4~32_combout ),
	.datae(gnd),
	.dataf(!\d1|Add4~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add4~23_sumout ),
	.cout(\d1|Add4~24 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~23 .extended_lut = "off";
defparam \d1|Add4~23 .lut_mask = 64'h0000EE22000003CF;
defparam \d1|Add4~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N3
cyclonev_lcell_comb \d1|Add4~27 (
// Equation(s):
// \d1|Add4~27_sumout  = SUM(( \d1|Add4~34_combout  ) + ( \d1|Add4~33_combout  ) + ( \d1|Add4~24  ))
// \d1|Add4~28  = CARRY(( \d1|Add4~34_combout  ) + ( \d1|Add4~33_combout  ) + ( \d1|Add4~24  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add4~33_combout ),
	.datad(!\d1|Add4~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add4~24 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add4~27_sumout ),
	.cout(\d1|Add4~28 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~27 .extended_lut = "off";
defparam \d1|Add4~27 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Add4~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N6
cyclonev_lcell_comb \d1|Add4~19 (
// Equation(s):
// \d1|Add4~19_sumout  = SUM(( \d1|Add4~30_combout  ) + ( GND ) + ( \d1|Add4~28  ))
// \d1|Add4~20  = CARRY(( \d1|Add4~30_combout  ) + ( GND ) + ( \d1|Add4~28  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add4~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add4~28 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add4~19_sumout ),
	.cout(\d1|Add4~20 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~19 .extended_lut = "off";
defparam \d1|Add4~19 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add4~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N9
cyclonev_lcell_comb \d1|Add4~10 (
// Equation(s):
// \d1|Add4~10_sumout  = SUM(( \d1|Add4~17_combout  ) + ( GND ) + ( \d1|Add4~20  ))
// \d1|Add4~11  = CARRY(( \d1|Add4~17_combout  ) + ( GND ) + ( \d1|Add4~20  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add4~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add4~20 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add4~10_sumout ),
	.cout(\d1|Add4~11 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~10 .extended_lut = "off";
defparam \d1|Add4~10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N12
cyclonev_lcell_comb \d1|Add4~6 (
// Equation(s):
// \d1|Add4~6_sumout  = SUM(( (!\c1|current_state.S_DRAW_BLOCK~q  & (\d1|Add3~36_combout  & ((\d1|Yblock1clear [4])))) # (\c1|current_state.S_DRAW_BLOCK~q  & (((\d1|Yblock1 [4])))) ) + ( GND ) + ( \d1|Add4~11  ))
// \d1|Add4~7  = CARRY(( (!\c1|current_state.S_DRAW_BLOCK~q  & (\d1|Add3~36_combout  & ((\d1|Yblock1clear [4])))) # (\c1|current_state.S_DRAW_BLOCK~q  & (((\d1|Yblock1 [4])))) ) + ( GND ) + ( \d1|Add4~11  ))

	.dataa(!\d1|Add3~36_combout ),
	.datab(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datac(!\d1|Yblock1 [4]),
	.datad(!\d1|Yblock1clear [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add4~11 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add4~6_sumout ),
	.cout(\d1|Add4~7 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~6 .extended_lut = "off";
defparam \d1|Add4~6 .lut_mask = 64'h0000FFFF00000347;
defparam \d1|Add4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N15
cyclonev_lcell_comb \d1|Add4~14 (
// Equation(s):
// \d1|Add4~14_sumout  = SUM(( GND ) + ( (!\c1|current_state.S_DRAW_BLOCK~q  & ((!\d1|Add3~36_combout ) # ((\d1|Yblock1clear [5])))) # (\c1|current_state.S_DRAW_BLOCK~q  & (((\d1|Yblock1 [5])))) ) + ( \d1|Add4~7  ))
// \d1|Add4~15  = CARRY(( GND ) + ( (!\c1|current_state.S_DRAW_BLOCK~q  & ((!\d1|Add3~36_combout ) # ((\d1|Yblock1clear [5])))) # (\c1|current_state.S_DRAW_BLOCK~q  & (((\d1|Yblock1 [5])))) ) + ( \d1|Add4~7  ))

	.dataa(!\d1|Add3~36_combout ),
	.datab(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datac(!\d1|Yblock1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Yblock1clear [5]),
	.datag(gnd),
	.cin(\d1|Add4~7 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add4~14_sumout ),
	.cout(\d1|Add4~15 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~14 .extended_lut = "off";
defparam \d1|Add4~14 .lut_mask = 64'h0000743000000000;
defparam \d1|Add4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N18
cyclonev_lcell_comb \d1|Add4~2 (
// Equation(s):
// \d1|Add4~2_sumout  = SUM(( GND ) + ( (!\c1|current_state.S_DRAW_BLOCK~q  & ((!\d1|Add3~36_combout ) # ((\d1|Yblock1clear [6])))) # (\c1|current_state.S_DRAW_BLOCK~q  & (((\d1|Yblock1 [6])))) ) + ( \d1|Add4~15  ))

	.dataa(!\d1|Add3~36_combout ),
	.datab(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datac(!\d1|Yblock1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Yblock1clear [6]),
	.datag(gnd),
	.cin(\d1|Add4~15 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add4~2_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~2 .extended_lut = "off";
defparam \d1|Add4~2 .lut_mask = 64'h0000743000000000;
defparam \d1|Add4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y65_N3
cyclonev_lcell_comb \d1|Add5~0 (
// Equation(s):
// \d1|Add5~0_combout  = ( \d1|clearcount [1] & ( (\d1|clearcount [0] & (\d1|clearcount [2] & \d1|clearcount [3])) ) )

	.dataa(!\d1|clearcount [0]),
	.datab(gnd),
	.datac(!\d1|clearcount [2]),
	.datad(!\d1|clearcount [3]),
	.datae(gnd),
	.dataf(!\d1|clearcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add5~0 .extended_lut = "off";
defparam \d1|Add5~0 .lut_mask = 64'h0000000000050005;
defparam \d1|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y65_N0
cyclonev_lcell_comb \d1|clearcount~0 (
// Equation(s):
// \d1|clearcount~0_combout  = ( \d1|Add5~0_combout  & ( (!\c1|current_state.S_PLOT~q  & (\KEY[0]~input_o  & !\d1|clearcount [4])) ) ) # ( !\d1|Add5~0_combout  & ( (!\c1|current_state.S_PLOT~q  & (\KEY[0]~input_o  & \d1|clearcount [4])) ) )

	.dataa(gnd),
	.datab(!\c1|current_state.S_PLOT~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\d1|clearcount [4]),
	.datae(gnd),
	.dataf(!\d1|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|clearcount~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|clearcount~0 .extended_lut = "off";
defparam \d1|clearcount~0 .lut_mask = 64'h000C000C0C000C00;
defparam \d1|clearcount~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y65_N1
dffeas \d1|clearcount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|clearcount~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|counter[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|clearcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|clearcount[4] .is_wysiwyg = "true";
defparam \d1|clearcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N30
cyclonev_lcell_comb \d1|X[7]~0 (
// Equation(s):
// \d1|X[7]~0_combout  = ( \d1|clearcount [4] & ( (\KEY[0]~input_o  & ((!\d1|Add4~0_combout ) # (\c1|current_state.S_DRAW_BLOCK~q ))) ) ) # ( !\d1|clearcount [4] & ( (\KEY[0]~input_o  & (((!\d1|Add4~0_combout ) # (\c1|current_state.S_LOAD_X_WAIT~q )) # 
// (\c1|current_state.S_DRAW_BLOCK~q ))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datac(!\d1|Add4~0_combout ),
	.datad(!\c1|current_state.S_LOAD_X_WAIT~q ),
	.datae(gnd),
	.dataf(!\d1|clearcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|X[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|X[7]~0 .extended_lut = "off";
defparam \d1|X[7]~0 .lut_mask = 64'h5155515551515151;
defparam \d1|X[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y66_N20
dffeas \d1|Y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add4~2_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Y[6] .is_wysiwyg = "true";
defparam \d1|Y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y66_N11
dffeas \d1|Y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add4~10_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Y[3] .is_wysiwyg = "true";
defparam \d1|Y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y66_N14
dffeas \d1|Y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add4~6_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Y[4] .is_wysiwyg = "true";
defparam \d1|Y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y66_N8
dffeas \d1|Y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add4~19_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Y[2] .is_wysiwyg = "true";
defparam \d1|Y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N30
cyclonev_lcell_comb \d1|Add9~13 (
// Equation(s):
// \d1|Add9~13_sumout  = SUM(( \d1|Xblock1 [0] ) + ( VCC ) + ( !VCC ))
// \d1|Add9~14  = CARRY(( \d1|Xblock1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Xblock1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~13_sumout ),
	.cout(\d1|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~13 .extended_lut = "off";
defparam \d1|Add9~13 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N3
cyclonev_lcell_comb \d1|Xblock1[0]~0 (
// Equation(s):
// \d1|Xblock1[0]~0_combout  = (!\KEY[0]~input_o ) # (\c1|current_state.S_RESET_BLOCK_X~q )

	.dataa(gnd),
	.datab(!\c1|current_state.S_RESET_BLOCK_X~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Xblock1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Xblock1[0]~0 .extended_lut = "off";
defparam \d1|Xblock1[0]~0 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \d1|Xblock1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y66_N57
cyclonev_lcell_comb \d1|Xblock1[0]~1 (
// Equation(s):
// \d1|Xblock1[0]~1_combout  = ( \KEY[0]~input_o  & ( ((\c1|current_state.S_LOAD_BLOCK~q  & !\d1|blockmove [1])) # (\c1|current_state.S_RESET_BLOCK_X~q ) ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\c1|current_state.S_LOAD_BLOCK~q ),
	.datab(!\d1|blockmove [1]),
	.datac(!\c1|current_state.S_RESET_BLOCK_X~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Xblock1[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Xblock1[0]~1 .extended_lut = "off";
defparam \d1|Xblock1[0]~1 .lut_mask = 64'hFFFFFFFF4F4F4F4F;
defparam \d1|Xblock1[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y65_N32
dffeas \d1|Xblock1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add9~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d1|Xblock1[0]~0_combout ),
	.ena(\d1|Xblock1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1[0] .is_wysiwyg = "true";
defparam \d1|Xblock1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N33
cyclonev_lcell_comb \d1|Add9~17 (
// Equation(s):
// \d1|Add9~17_sumout  = SUM(( \d1|Xblock1 [1] ) + ( GND ) + ( \d1|Add9~14  ))
// \d1|Add9~18  = CARRY(( \d1|Xblock1 [1] ) + ( GND ) + ( \d1|Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Xblock1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~17_sumout ),
	.cout(\d1|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~17 .extended_lut = "off";
defparam \d1|Add9~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y65_N35
dffeas \d1|Xblock1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add9~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d1|Xblock1[0]~0_combout ),
	.ena(\d1|Xblock1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1[1] .is_wysiwyg = "true";
defparam \d1|Xblock1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N36
cyclonev_lcell_comb \d1|Add9~21 (
// Equation(s):
// \d1|Add9~21_sumout  = SUM(( \d1|Xblock1 [2] ) + ( GND ) + ( \d1|Add9~18  ))
// \d1|Add9~22  = CARRY(( \d1|Xblock1 [2] ) + ( GND ) + ( \d1|Add9~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Xblock1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~21_sumout ),
	.cout(\d1|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~21 .extended_lut = "off";
defparam \d1|Add9~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y65_N38
dffeas \d1|Xblock1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add9~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d1|Xblock1[0]~0_combout ),
	.ena(\d1|Xblock1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1[2] .is_wysiwyg = "true";
defparam \d1|Xblock1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N39
cyclonev_lcell_comb \d1|Add9~25 (
// Equation(s):
// \d1|Add9~25_sumout  = SUM(( \d1|Xblock1 [3] ) + ( GND ) + ( \d1|Add9~22  ))
// \d1|Add9~26  = CARRY(( \d1|Xblock1 [3] ) + ( GND ) + ( \d1|Add9~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Xblock1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~25_sumout ),
	.cout(\d1|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~25 .extended_lut = "off";
defparam \d1|Add9~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y65_N41
dffeas \d1|Xblock1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add9~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d1|Xblock1[0]~0_combout ),
	.ena(\d1|Xblock1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1[3] .is_wysiwyg = "true";
defparam \d1|Xblock1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N42
cyclonev_lcell_comb \d1|Add9~29 (
// Equation(s):
// \d1|Add9~29_sumout  = SUM(( \d1|Xblock1 [4] ) + ( GND ) + ( \d1|Add9~26  ))
// \d1|Add9~30  = CARRY(( \d1|Xblock1 [4] ) + ( GND ) + ( \d1|Add9~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Xblock1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~29_sumout ),
	.cout(\d1|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~29 .extended_lut = "off";
defparam \d1|Add9~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y65_N44
dffeas \d1|Xblock1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add9~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d1|Xblock1[0]~0_combout ),
	.ena(\d1|Xblock1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1[4] .is_wysiwyg = "true";
defparam \d1|Xblock1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N45
cyclonev_lcell_comb \d1|Add9~9 (
// Equation(s):
// \d1|Add9~9_sumout  = SUM(( \d1|Xblock1 [5] ) + ( GND ) + ( \d1|Add9~30  ))
// \d1|Add9~10  = CARRY(( \d1|Xblock1 [5] ) + ( GND ) + ( \d1|Add9~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Xblock1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~9_sumout ),
	.cout(\d1|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~9 .extended_lut = "off";
defparam \d1|Add9~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y65_N47
dffeas \d1|Xblock1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add9~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d1|Xblock1[0]~0_combout ),
	.ena(\d1|Xblock1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1[5] .is_wysiwyg = "true";
defparam \d1|Xblock1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N48
cyclonev_lcell_comb \d1|Add9~5 (
// Equation(s):
// \d1|Add9~5_sumout  = SUM(( \d1|Xblock1 [6] ) + ( GND ) + ( \d1|Add9~10  ))
// \d1|Add9~6  = CARRY(( \d1|Xblock1 [6] ) + ( GND ) + ( \d1|Add9~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Xblock1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~5_sumout ),
	.cout(\d1|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~5 .extended_lut = "off";
defparam \d1|Add9~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y65_N50
dffeas \d1|Xblock1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add9~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d1|Xblock1[0]~0_combout ),
	.ena(\d1|Xblock1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1[6] .is_wysiwyg = "true";
defparam \d1|Xblock1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N51
cyclonev_lcell_comb \d1|Add9~1 (
// Equation(s):
// \d1|Add9~1_sumout  = SUM(( \d1|Xblock1 [7] ) + ( GND ) + ( \d1|Add9~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Xblock1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~1 .extended_lut = "off";
defparam \d1|Add9~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y65_N53
dffeas \d1|Xblock1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add9~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\d1|Xblock1[0]~0_combout ),
	.ena(\d1|Xblock1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1[7] .is_wysiwyg = "true";
defparam \d1|Xblock1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y65_N8
dffeas \d1|Xblock1clear[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Xblock1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1clear [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1clear[7] .is_wysiwyg = "true";
defparam \d1|Xblock1clear[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N30
cyclonev_lcell_comb \d1|Add0~13 (
// Equation(s):
// \d1|Add0~13_sumout  = SUM(( \d1|Xorig [1] ) + ( VCC ) + ( !VCC ))
// \d1|Add0~14  = CARRY(( \d1|Xorig [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Xorig [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~13_sumout ),
	.cout(\d1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~13 .extended_lut = "off";
defparam \d1|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N18
cyclonev_lcell_comb \d1|Xorig[5]~0 (
// Equation(s):
// \d1|Xorig[5]~0_combout  = ( \d1|move [2] & ( !\KEY[0]~input_o  ) ) # ( !\d1|move [2] & ( (!\KEY[0]~input_o ) # ((!\c1|current_state.S_LOAD_X~q  & (!\SW[0]~input_o  $ (!\SW[1]~input_o )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\c1|current_state.S_LOAD_X~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\d1|move [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Xorig[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Xorig[5]~0 .extended_lut = "off";
defparam \d1|Xorig[5]~0 .lut_mask = 64'hFF60FF60FF00FF00;
defparam \d1|Xorig[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y65_N32
dffeas \d1|Xorig[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Xorig[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xorig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xorig[1] .is_wysiwyg = "true";
defparam \d1|Xorig[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N33
cyclonev_lcell_comb \d1|Add0~17 (
// Equation(s):
// \d1|Add0~17_sumout  = SUM(( \d1|Xorig [2] ) + ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) + ( \d1|Add0~14  ))
// \d1|Add0~18  = CARRY(( \d1|Xorig [2] ) + ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) + ( \d1|Add0~14  ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\d1|Xorig [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~17_sumout ),
	.cout(\d1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~17 .extended_lut = "off";
defparam \d1|Add0~17 .lut_mask = 64'h00003030000000FF;
defparam \d1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y65_N35
dffeas \d1|Xorig[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Xorig[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xorig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xorig[2] .is_wysiwyg = "true";
defparam \d1|Xorig[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N36
cyclonev_lcell_comb \d1|Add0~21 (
// Equation(s):
// \d1|Add0~21_sumout  = SUM(( \d1|Xorig [3] ) + ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) + ( \d1|Add0~18  ))
// \d1|Add0~22  = CARRY(( \d1|Xorig [3] ) + ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) + ( \d1|Add0~18  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\d1|Xorig [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~21_sumout ),
	.cout(\d1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~21 .extended_lut = "off";
defparam \d1|Add0~21 .lut_mask = 64'h00000C0C000000FF;
defparam \d1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y65_N38
dffeas \d1|Xorig[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Xorig[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xorig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xorig[3] .is_wysiwyg = "true";
defparam \d1|Xorig[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N39
cyclonev_lcell_comb \d1|Add0~25 (
// Equation(s):
// \d1|Add0~25_sumout  = SUM(( \d1|Xorig [4] ) + ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) + ( \d1|Add0~22  ))
// \d1|Add0~26  = CARRY(( \d1|Xorig [4] ) + ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) + ( \d1|Add0~22  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\d1|Xorig [4]),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(\d1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~25_sumout ),
	.cout(\d1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~25 .extended_lut = "off";
defparam \d1|Add0~25 .lut_mask = 64'h000000CC000000FF;
defparam \d1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y65_N41
dffeas \d1|Xorig[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Xorig[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xorig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xorig[4] .is_wysiwyg = "true";
defparam \d1|Xorig[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N42
cyclonev_lcell_comb \d1|Add0~9 (
// Equation(s):
// \d1|Add0~9_sumout  = SUM(( \d1|Xorig [5] ) + ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) + ( \d1|Add0~26  ))
// \d1|Add0~10  = CARRY(( \d1|Xorig [5] ) + ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) + ( \d1|Add0~26  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\d1|Xorig [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~9_sumout ),
	.cout(\d1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~9 .extended_lut = "off";
defparam \d1|Add0~9 .lut_mask = 64'h00000C0C000000FF;
defparam \d1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y65_N44
dffeas \d1|Xorig[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Xorig[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xorig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xorig[5] .is_wysiwyg = "true";
defparam \d1|Xorig[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N45
cyclonev_lcell_comb \d1|Add0~5 (
// Equation(s):
// \d1|Add0~5_sumout  = SUM(( \d1|Xorig [6] ) + ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) + ( \d1|Add0~10  ))
// \d1|Add0~6  = CARRY(( \d1|Xorig [6] ) + ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) + ( \d1|Add0~10  ))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\d1|Xorig [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~5_sumout ),
	.cout(\d1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~5 .extended_lut = "off";
defparam \d1|Add0~5 .lut_mask = 64'h00004444000000FF;
defparam \d1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y65_N47
dffeas \d1|Xorig[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Xorig[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xorig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xorig[6] .is_wysiwyg = "true";
defparam \d1|Xorig[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y65_N48
cyclonev_lcell_comb \d1|Add0~1 (
// Equation(s):
// \d1|Add0~1_sumout  = SUM(( \d1|Xorig [7] ) + ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) + ( \d1|Add0~6  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\d1|Xorig [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~1 .extended_lut = "off";
defparam \d1|Add0~1 .lut_mask = 64'h00000C0C000000FF;
defparam \d1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y65_N50
dffeas \d1|Xorig[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\d1|Xorig[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xorig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xorig[7] .is_wysiwyg = "true";
defparam \d1|Xorig[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y65_N5
dffeas \d1|xclear[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Xorig [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|counter[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|xclear [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|xclear[7] .is_wysiwyg = "true";
defparam \d1|xclear[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N6
cyclonev_lcell_comb \d1|Add3~33 (
// Equation(s):
// \d1|Add3~33_combout  = ( \d1|xclear [7] & ( \d1|Xorig [7] & ( ((!\d1|Add4~0_combout  & ((\d1|Xblock1clear [7]))) # (\d1|Add4~0_combout  & (\d1|Xblock1 [7]))) # (\d1|Add3~32_combout ) ) ) ) # ( !\d1|xclear [7] & ( \d1|Xorig [7] & ( (!\d1|Add4~0_combout  & 
// (((\d1|Xblock1clear [7]) # (\d1|Add3~32_combout )))) # (\d1|Add4~0_combout  & (\d1|Xblock1 [7] & (!\d1|Add3~32_combout ))) ) ) ) # ( \d1|xclear [7] & ( !\d1|Xorig [7] & ( (!\d1|Add4~0_combout  & (((!\d1|Add3~32_combout  & \d1|Xblock1clear [7])))) # 
// (\d1|Add4~0_combout  & (((\d1|Add3~32_combout )) # (\d1|Xblock1 [7]))) ) ) ) # ( !\d1|xclear [7] & ( !\d1|Xorig [7] & ( (!\d1|Add3~32_combout  & ((!\d1|Add4~0_combout  & ((\d1|Xblock1clear [7]))) # (\d1|Add4~0_combout  & (\d1|Xblock1 [7])))) ) ) )

	.dataa(!\d1|Xblock1 [7]),
	.datab(!\d1|Add4~0_combout ),
	.datac(!\d1|Add3~32_combout ),
	.datad(!\d1|Xblock1clear [7]),
	.datae(!\d1|xclear [7]),
	.dataf(!\d1|Xorig [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~33 .extended_lut = "off";
defparam \d1|Add3~33 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \d1|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y65_N20
dffeas \d1|xclear[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Xorig [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|counter[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|xclear [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|xclear[6] .is_wysiwyg = "true";
defparam \d1|xclear[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y65_N30
cyclonev_lcell_comb \d1|Xblock1clear[6]~feeder (
// Equation(s):
// \d1|Xblock1clear[6]~feeder_combout  = ( \d1|Xblock1 [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Xblock1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Xblock1clear[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Xblock1clear[6]~feeder .extended_lut = "off";
defparam \d1|Xblock1clear[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d1|Xblock1clear[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y65_N31
dffeas \d1|Xblock1clear[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Xblock1clear[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1clear [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1clear[6] .is_wysiwyg = "true";
defparam \d1|Xblock1clear[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y65_N18
cyclonev_lcell_comb \d1|Add3~34 (
// Equation(s):
// \d1|Add3~34_combout  = ( \d1|Xorig [6] & ( \d1|Add4~0_combout  & ( (!\d1|Add3~32_combout  & ((\d1|Xblock1 [6]))) # (\d1|Add3~32_combout  & (\d1|xclear [6])) ) ) ) # ( !\d1|Xorig [6] & ( \d1|Add4~0_combout  & ( (!\d1|Add3~32_combout  & ((\d1|Xblock1 [6]))) 
// # (\d1|Add3~32_combout  & (\d1|xclear [6])) ) ) ) # ( \d1|Xorig [6] & ( !\d1|Add4~0_combout  & ( (\d1|Xblock1clear [6]) # (\d1|Add3~32_combout ) ) ) ) # ( !\d1|Xorig [6] & ( !\d1|Add4~0_combout  & ( (!\d1|Add3~32_combout  & \d1|Xblock1clear [6]) ) ) )

	.dataa(!\d1|xclear [6]),
	.datab(!\d1|Add3~32_combout ),
	.datac(!\d1|Xblock1clear [6]),
	.datad(!\d1|Xblock1 [6]),
	.datae(!\d1|Xorig [6]),
	.dataf(!\d1|Add4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~34 .extended_lut = "off";
defparam \d1|Add3~34 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \d1|Add3~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y65_N32
dffeas \d1|Xblock1clear[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Xblock1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1clear [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1clear[5] .is_wysiwyg = "true";
defparam \d1|Xblock1clear[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y65_N26
dffeas \d1|xclear[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Xorig [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|counter[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|xclear [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|xclear[5] .is_wysiwyg = "true";
defparam \d1|xclear[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y65_N24
cyclonev_lcell_comb \d1|Add3~35 (
// Equation(s):
// \d1|Add3~35_combout  = ( \d1|Xorig [5] & ( \d1|Add4~0_combout  & ( (!\d1|Add3~32_combout  & (\d1|Xblock1 [5])) # (\d1|Add3~32_combout  & ((\d1|xclear [5]))) ) ) ) # ( !\d1|Xorig [5] & ( \d1|Add4~0_combout  & ( (!\d1|Add3~32_combout  & (\d1|Xblock1 [5])) # 
// (\d1|Add3~32_combout  & ((\d1|xclear [5]))) ) ) ) # ( \d1|Xorig [5] & ( !\d1|Add4~0_combout  & ( (\d1|Add3~32_combout ) # (\d1|Xblock1clear [5]) ) ) ) # ( !\d1|Xorig [5] & ( !\d1|Add4~0_combout  & ( (\d1|Xblock1clear [5] & !\d1|Add3~32_combout ) ) ) )

	.dataa(!\d1|Xblock1 [5]),
	.datab(!\d1|Xblock1clear [5]),
	.datac(!\d1|xclear [5]),
	.datad(!\d1|Add3~32_combout ),
	.datae(!\d1|Xorig [5]),
	.dataf(!\d1|Add4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~35 .extended_lut = "off";
defparam \d1|Add3~35 .lut_mask = 64'h330033FF550F550F;
defparam \d1|Add3~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y65_N17
dffeas \d1|Xblock1clear[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Xblock1 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1clear [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1clear[4] .is_wysiwyg = "true";
defparam \d1|Xblock1clear[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y65_N25
dffeas \d1|xclear[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Xorig [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|counter[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|xclear [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|xclear[4] .is_wysiwyg = "true";
defparam \d1|xclear[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N24
cyclonev_lcell_comb \d1|Add3~43 (
// Equation(s):
// \d1|Add3~43_combout  = ( \d1|Xblock1 [4] & ( \d1|xclear [4] & ( ((!\d1|Add3~32_combout  & ((\d1|Xblock1clear [4]))) # (\d1|Add3~32_combout  & (\d1|Xorig [4]))) # (\d1|Add4~0_combout ) ) ) ) # ( !\d1|Xblock1 [4] & ( \d1|xclear [4] & ( (!\d1|Add4~0_combout  
// & ((!\d1|Add3~32_combout  & ((\d1|Xblock1clear [4]))) # (\d1|Add3~32_combout  & (\d1|Xorig [4])))) # (\d1|Add4~0_combout  & (((\d1|Add3~32_combout )))) ) ) ) # ( \d1|Xblock1 [4] & ( !\d1|xclear [4] & ( (!\d1|Add4~0_combout  & ((!\d1|Add3~32_combout  & 
// ((\d1|Xblock1clear [4]))) # (\d1|Add3~32_combout  & (\d1|Xorig [4])))) # (\d1|Add4~0_combout  & (((!\d1|Add3~32_combout )))) ) ) ) # ( !\d1|Xblock1 [4] & ( !\d1|xclear [4] & ( (!\d1|Add4~0_combout  & ((!\d1|Add3~32_combout  & ((\d1|Xblock1clear [4]))) # 
// (\d1|Add3~32_combout  & (\d1|Xorig [4])))) ) ) )

	.dataa(!\d1|Xorig [4]),
	.datab(!\d1|Add4~0_combout ),
	.datac(!\d1|Add3~32_combout ),
	.datad(!\d1|Xblock1clear [4]),
	.datae(!\d1|Xblock1 [4]),
	.dataf(!\d1|xclear [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~43 .extended_lut = "off";
defparam \d1|Add3~43 .lut_mask = 64'h04C434F407C737F7;
defparam \d1|Add3~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y65_N56
dffeas \d1|xclear[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Xorig [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|counter[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|xclear [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|xclear[3] .is_wysiwyg = "true";
defparam \d1|xclear[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N21
cyclonev_lcell_comb \d1|Xblock1clear[3]~feeder (
// Equation(s):
// \d1|Xblock1clear[3]~feeder_combout  = \d1|Xblock1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Xblock1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Xblock1clear[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Xblock1clear[3]~feeder .extended_lut = "off";
defparam \d1|Xblock1clear[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \d1|Xblock1clear[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y65_N22
dffeas \d1|Xblock1clear[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Xblock1clear[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1clear [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1clear[3] .is_wysiwyg = "true";
defparam \d1|Xblock1clear[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N54
cyclonev_lcell_comb \d1|Add3~42 (
// Equation(s):
// \d1|Add3~42_combout  = ( \d1|Xorig [3] & ( \d1|Xblock1clear [3] & ( (!\d1|Add4~0_combout ) # ((!\d1|Add3~32_combout  & ((\d1|Xblock1 [3]))) # (\d1|Add3~32_combout  & (\d1|xclear [3]))) ) ) ) # ( !\d1|Xorig [3] & ( \d1|Xblock1clear [3] & ( 
// (!\d1|Add3~32_combout  & ((!\d1|Add4~0_combout ) # ((\d1|Xblock1 [3])))) # (\d1|Add3~32_combout  & (\d1|Add4~0_combout  & (\d1|xclear [3]))) ) ) ) # ( \d1|Xorig [3] & ( !\d1|Xblock1clear [3] & ( (!\d1|Add3~32_combout  & (\d1|Add4~0_combout  & 
// ((\d1|Xblock1 [3])))) # (\d1|Add3~32_combout  & ((!\d1|Add4~0_combout ) # ((\d1|xclear [3])))) ) ) ) # ( !\d1|Xorig [3] & ( !\d1|Xblock1clear [3] & ( (\d1|Add4~0_combout  & ((!\d1|Add3~32_combout  & ((\d1|Xblock1 [3]))) # (\d1|Add3~32_combout  & 
// (\d1|xclear [3])))) ) ) )

	.dataa(!\d1|Add3~32_combout ),
	.datab(!\d1|Add4~0_combout ),
	.datac(!\d1|xclear [3]),
	.datad(!\d1|Xblock1 [3]),
	.datae(!\d1|Xorig [3]),
	.dataf(!\d1|Xblock1clear [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~42 .extended_lut = "off";
defparam \d1|Add3~42 .lut_mask = 64'h0123456789ABCDEF;
defparam \d1|Add3~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y65_N2
dffeas \d1|xclear[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Xorig [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|counter[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|xclear [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|xclear[2] .is_wysiwyg = "true";
defparam \d1|xclear[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y65_N19
dffeas \d1|Xblock1clear[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Xblock1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1clear [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1clear[2] .is_wysiwyg = "true";
defparam \d1|Xblock1clear[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N0
cyclonev_lcell_comb \d1|Add3~41 (
// Equation(s):
// \d1|Add3~41_combout  = ( \d1|Xorig [2] & ( \d1|Add3~32_combout  & ( (!\d1|Add4~0_combout ) # (\d1|xclear [2]) ) ) ) # ( !\d1|Xorig [2] & ( \d1|Add3~32_combout  & ( (\d1|Add4~0_combout  & \d1|xclear [2]) ) ) ) # ( \d1|Xorig [2] & ( !\d1|Add3~32_combout  & 
// ( (!\d1|Add4~0_combout  & ((\d1|Xblock1clear [2]))) # (\d1|Add4~0_combout  & (\d1|Xblock1 [2])) ) ) ) # ( !\d1|Xorig [2] & ( !\d1|Add3~32_combout  & ( (!\d1|Add4~0_combout  & ((\d1|Xblock1clear [2]))) # (\d1|Add4~0_combout  & (\d1|Xblock1 [2])) ) ) )

	.dataa(!\d1|Xblock1 [2]),
	.datab(!\d1|Add4~0_combout ),
	.datac(!\d1|xclear [2]),
	.datad(!\d1|Xblock1clear [2]),
	.datae(!\d1|Xorig [2]),
	.dataf(!\d1|Add3~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~41 .extended_lut = "off";
defparam \d1|Add3~41 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \d1|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y65_N14
dffeas \d1|Xblock1clear[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Xblock1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1clear [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1clear[1] .is_wysiwyg = "true";
defparam \d1|Xblock1clear[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y65_N12
cyclonev_lcell_comb \d1|Add3~40 (
// Equation(s):
// \d1|Add3~40_combout  = ( \d1|Add3~32_combout  & ( \d1|clearcount [1] & ( (\d1|Add4~0_combout ) # (\d1|Xorig [1]) ) ) ) # ( !\d1|Add3~32_combout  & ( \d1|clearcount [1] & ( (!\d1|Add4~0_combout  & ((\d1|Xblock1clear [1]))) # (\d1|Add4~0_combout  & 
// (\d1|Xblock1 [1])) ) ) ) # ( \d1|Add3~32_combout  & ( !\d1|clearcount [1] & ( (\d1|Xorig [1] & !\d1|Add4~0_combout ) ) ) ) # ( !\d1|Add3~32_combout  & ( !\d1|clearcount [1] & ( (!\d1|Add4~0_combout  & ((\d1|Xblock1clear [1]))) # (\d1|Add4~0_combout  & 
// (\d1|Xblock1 [1])) ) ) )

	.dataa(!\d1|Xblock1 [1]),
	.datab(!\d1|Xblock1clear [1]),
	.datac(!\d1|Xorig [1]),
	.datad(!\d1|Add4~0_combout ),
	.datae(!\d1|Add3~32_combout ),
	.dataf(!\d1|clearcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~40 .extended_lut = "off";
defparam \d1|Add3~40 .lut_mask = 64'h33550F0033550FFF;
defparam \d1|Add3~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y66_N56
dffeas \d1|xclear[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Xorig [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|counter[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|xclear [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|xclear[1] .is_wysiwyg = "true";
defparam \d1|xclear[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N54
cyclonev_lcell_comb \d1|Add3~39 (
// Equation(s):
// \d1|Add3~39_combout  = ( \d1|xclear [1] & ( \d1|counter [1] & ( ((!\d1|Add4~0_combout  & ((\d1|blockclearcounter [1]))) # (\d1|Add4~0_combout  & (\d1|blockcounter [1]))) # (\d1|Add3~32_combout ) ) ) ) # ( !\d1|xclear [1] & ( \d1|counter [1] & ( 
// (!\d1|Add3~32_combout  & ((!\d1|Add4~0_combout  & ((\d1|blockclearcounter [1]))) # (\d1|Add4~0_combout  & (\d1|blockcounter [1])))) # (\d1|Add3~32_combout  & (((!\d1|Add4~0_combout )))) ) ) ) # ( \d1|xclear [1] & ( !\d1|counter [1] & ( 
// (!\d1|Add3~32_combout  & ((!\d1|Add4~0_combout  & ((\d1|blockclearcounter [1]))) # (\d1|Add4~0_combout  & (\d1|blockcounter [1])))) # (\d1|Add3~32_combout  & (((\d1|Add4~0_combout )))) ) ) ) # ( !\d1|xclear [1] & ( !\d1|counter [1] & ( 
// (!\d1|Add3~32_combout  & ((!\d1|Add4~0_combout  & ((\d1|blockclearcounter [1]))) # (\d1|Add4~0_combout  & (\d1|blockcounter [1])))) ) ) )

	.dataa(!\d1|blockcounter [1]),
	.datab(!\d1|Add3~32_combout ),
	.datac(!\d1|Add4~0_combout ),
	.datad(!\d1|blockclearcounter [1]),
	.datae(!\d1|xclear [1]),
	.dataf(!\d1|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~39 .extended_lut = "off";
defparam \d1|Add3~39 .lut_mask = 64'h04C407C734F437F7;
defparam \d1|Add3~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N12
cyclonev_lcell_comb \d1|Add3~38 (
// Equation(s):
// \d1|Add3~38_combout  = ( \d1|blockclearcounter [4] ) # ( !\d1|blockclearcounter [4] & ( \d1|blockclearcounter [0] ) )

	.dataa(gnd),
	.datab(!\d1|blockclearcounter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|blockclearcounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~38 .extended_lut = "off";
defparam \d1|Add3~38 .lut_mask = 64'h33333333FFFFFFFF;
defparam \d1|Add3~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y65_N32
dffeas \d1|Xblock1clear[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Xblock1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d1|Yblock1clear[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Xblock1clear [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Xblock1clear[0] .is_wysiwyg = "true";
defparam \d1|Xblock1clear[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y65_N30
cyclonev_lcell_comb \d1|Add3~37 (
// Equation(s):
// \d1|Add3~37_combout  = ( \d1|Xblock1 [0] & ( \d1|counter [0] & ( (!\d1|Add3~32_combout  & (((\d1|Add4~0_combout )) # (\d1|Xblock1clear [0]))) # (\d1|Add3~32_combout  & (((!\d1|Add4~0_combout ) # (\d1|clearcount [0])))) ) ) ) # ( !\d1|Xblock1 [0] & ( 
// \d1|counter [0] & ( (!\d1|Add3~32_combout  & (\d1|Xblock1clear [0] & ((!\d1|Add4~0_combout )))) # (\d1|Add3~32_combout  & (((!\d1|Add4~0_combout ) # (\d1|clearcount [0])))) ) ) ) # ( \d1|Xblock1 [0] & ( !\d1|counter [0] & ( (!\d1|Add3~32_combout  & 
// (((\d1|Add4~0_combout )) # (\d1|Xblock1clear [0]))) # (\d1|Add3~32_combout  & (((\d1|clearcount [0] & \d1|Add4~0_combout )))) ) ) ) # ( !\d1|Xblock1 [0] & ( !\d1|counter [0] & ( (!\d1|Add3~32_combout  & (\d1|Xblock1clear [0] & ((!\d1|Add4~0_combout )))) # 
// (\d1|Add3~32_combout  & (((\d1|clearcount [0] & \d1|Add4~0_combout )))) ) ) )

	.dataa(!\d1|Add3~32_combout ),
	.datab(!\d1|Xblock1clear [0]),
	.datac(!\d1|clearcount [0]),
	.datad(!\d1|Add4~0_combout ),
	.datae(!\d1|Xblock1 [0]),
	.dataf(!\d1|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~37 .extended_lut = "off";
defparam \d1|Add3~37 .lut_mask = 64'h220522AF770577AF;
defparam \d1|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N0
cyclonev_lcell_comb \d1|Add3~13 (
// Equation(s):
// \d1|Add3~13_sumout  = SUM(( (!\c1|current_state.S_DRAW_BLOCK~q  & (((!\c1|current_state.S_BLOCK_WAIT~q ) # (\d1|Add3~38_combout )))) # (\c1|current_state.S_DRAW_BLOCK~q  & (\d1|blockcounter [0])) ) + ( \d1|Add3~37_combout  ) + ( !VCC ))
// \d1|Add3~14  = CARRY(( (!\c1|current_state.S_DRAW_BLOCK~q  & (((!\c1|current_state.S_BLOCK_WAIT~q ) # (\d1|Add3~38_combout )))) # (\c1|current_state.S_DRAW_BLOCK~q  & (\d1|blockcounter [0])) ) + ( \d1|Add3~37_combout  ) + ( !VCC ))

	.dataa(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datab(!\d1|blockcounter [0]),
	.datac(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datad(!\d1|Add3~38_combout ),
	.datae(gnd),
	.dataf(!\d1|Add3~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~13_sumout ),
	.cout(\d1|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~13 .extended_lut = "off";
defparam \d1|Add3~13 .lut_mask = 64'h0000FF000000B1BB;
defparam \d1|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N3
cyclonev_lcell_comb \d1|Add3~17 (
// Equation(s):
// \d1|Add3~17_sumout  = SUM(( \d1|Add3~39_combout  ) + ( \d1|Add3~40_combout  ) + ( \d1|Add3~14  ))
// \d1|Add3~18  = CARRY(( \d1|Add3~39_combout  ) + ( \d1|Add3~40_combout  ) + ( \d1|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add3~40_combout ),
	.datad(!\d1|Add3~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~17_sumout ),
	.cout(\d1|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~17 .extended_lut = "off";
defparam \d1|Add3~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N6
cyclonev_lcell_comb \d1|Add3~21 (
// Equation(s):
// \d1|Add3~21_sumout  = SUM(( \d1|Add3~41_combout  ) + ( GND ) + ( \d1|Add3~18  ))
// \d1|Add3~22  = CARRY(( \d1|Add3~41_combout  ) + ( GND ) + ( \d1|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add3~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~21_sumout ),
	.cout(\d1|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~21 .extended_lut = "off";
defparam \d1|Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N9
cyclonev_lcell_comb \d1|Add3~25 (
// Equation(s):
// \d1|Add3~25_sumout  = SUM(( \d1|Add3~42_combout  ) + ( GND ) + ( \d1|Add3~22  ))
// \d1|Add3~26  = CARRY(( \d1|Add3~42_combout  ) + ( GND ) + ( \d1|Add3~22  ))

	.dataa(!\d1|Add3~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~25_sumout ),
	.cout(\d1|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~25 .extended_lut = "off";
defparam \d1|Add3~25 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N12
cyclonev_lcell_comb \d1|Add3~29 (
// Equation(s):
// \d1|Add3~29_sumout  = SUM(( \d1|Add3~43_combout  ) + ( GND ) + ( \d1|Add3~26  ))
// \d1|Add3~30  = CARRY(( \d1|Add3~43_combout  ) + ( GND ) + ( \d1|Add3~26  ))

	.dataa(gnd),
	.datab(!\d1|Add3~43_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~29_sumout ),
	.cout(\d1|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~29 .extended_lut = "off";
defparam \d1|Add3~29 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N15
cyclonev_lcell_comb \d1|Add3~9 (
// Equation(s):
// \d1|Add3~9_sumout  = SUM(( \d1|Add3~35_combout  ) + ( GND ) + ( \d1|Add3~30  ))
// \d1|Add3~10  = CARRY(( \d1|Add3~35_combout  ) + ( GND ) + ( \d1|Add3~30  ))

	.dataa(!\d1|Add3~35_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~9_sumout ),
	.cout(\d1|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~9 .extended_lut = "off";
defparam \d1|Add3~9 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N18
cyclonev_lcell_comb \d1|Add3~5 (
// Equation(s):
// \d1|Add3~5_sumout  = SUM(( \d1|Add3~34_combout  ) + ( GND ) + ( \d1|Add3~10  ))
// \d1|Add3~6  = CARRY(( \d1|Add3~34_combout  ) + ( GND ) + ( \d1|Add3~10  ))

	.dataa(gnd),
	.datab(!\d1|Add3~34_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~5_sumout ),
	.cout(\d1|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~5 .extended_lut = "off";
defparam \d1|Add3~5 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N21
cyclonev_lcell_comb \d1|Add3~1 (
// Equation(s):
// \d1|Add3~1_sumout  = SUM(( \d1|Add3~33_combout  ) + ( GND ) + ( \d1|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add3~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~1 .extended_lut = "off";
defparam \d1|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y66_N23
dffeas \d1|X[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|X[7] .is_wysiwyg = "true";
defparam \d1|X[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y66_N5
dffeas \d1|Y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add4~27_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Y[1] .is_wysiwyg = "true";
defparam \d1|Y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y66_N2
dffeas \d1|Y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add4~23_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Y[0] .is_wysiwyg = "true";
defparam \d1|Y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N24
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_combout  = (\d1|X [7] & (\d1|Y [1] & \d1|Y [0]))

	.dataa(!\d1|X [7]),
	.datab(gnd),
	.datac(!\d1|Y [1]),
	.datad(!\d1|Y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|user_input_translator|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0005000500050005;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y66_N17
dffeas \d1|Y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add4~14_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|Y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|Y[5] .is_wysiwyg = "true";
defparam \d1|Y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add1~0 (
// Equation(s):
// \VGA|user_input_translator|Add1~0_combout  = (\d1|X [7] & \d1|Y [0])

	.dataa(!\d1|X [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|user_input_translator|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~0 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~0 .lut_mask = 64'h0055005500550055;
defparam \VGA|user_input_translator|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y66_N20
dffeas \d1|X[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|X[6] .is_wysiwyg = "true";
defparam \d1|X[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y66_N17
dffeas \d1|X[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|X[5] .is_wysiwyg = "true";
defparam \d1|X[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add0~9 (
// Equation(s):
// \VGA|user_input_translator|Add0~9_sumout  = SUM(( \d1|X [5] ) + ( \d1|Y [0] ) + ( !VCC ))
// \VGA|user_input_translator|Add0~10  = CARRY(( \d1|X [5] ) + ( \d1|Y [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\d1|X [5]),
	.datac(!\d1|Y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~9_sumout ),
	.cout(\VGA|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~9 .lut_mask = 64'h0000F0F000003333;
defparam \VGA|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N33
cyclonev_lcell_comb \VGA|user_input_translator|Add0~13 (
// Equation(s):
// \VGA|user_input_translator|Add0~13_sumout  = SUM(( \d1|X [6] ) + ( \d1|Y [1] ) + ( \VGA|user_input_translator|Add0~10  ))
// \VGA|user_input_translator|Add0~14  = CARRY(( \d1|X [6] ) + ( \d1|Y [1] ) + ( \VGA|user_input_translator|Add0~10  ))

	.dataa(!\d1|Y [1]),
	.datab(gnd),
	.datac(!\d1|X [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~13_sumout ),
	.cout(\VGA|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \VGA|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N36
cyclonev_lcell_comb \VGA|user_input_translator|Add0~17 (
// Equation(s):
// \VGA|user_input_translator|Add0~17_sumout  = SUM(( !\d1|Y [0] $ (!\d1|X [7]) ) + ( \d1|Y [2] ) + ( \VGA|user_input_translator|Add0~14  ))
// \VGA|user_input_translator|Add0~18  = CARRY(( !\d1|Y [0] $ (!\d1|X [7]) ) + ( \d1|Y [2] ) + ( \VGA|user_input_translator|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Y [0]),
	.datad(!\d1|X [7]),
	.datae(gnd),
	.dataf(!\d1|Y [2]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~17_sumout ),
	.cout(\VGA|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~17 .lut_mask = 64'h0000FF0000000FF0;
defparam \VGA|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N39
cyclonev_lcell_comb \VGA|user_input_translator|Add0~21 (
// Equation(s):
// \VGA|user_input_translator|Add0~21_sumout  = SUM(( !\d1|Y [1] $ (((!\d1|Y [0]) # (!\d1|X [7]))) ) + ( \d1|Y [3] ) + ( \VGA|user_input_translator|Add0~18  ))
// \VGA|user_input_translator|Add0~22  = CARRY(( !\d1|Y [1] $ (((!\d1|Y [0]) # (!\d1|X [7]))) ) + ( \d1|Y [3] ) + ( \VGA|user_input_translator|Add0~18  ))

	.dataa(!\d1|Y [0]),
	.datab(!\d1|Y [1]),
	.datac(!\d1|Y [3]),
	.datad(!\d1|X [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~21_sumout ),
	.cout(\VGA|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~21 .lut_mask = 64'h0000F0F000003366;
defparam \VGA|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N42
cyclonev_lcell_comb \VGA|user_input_translator|Add0~25 (
// Equation(s):
// \VGA|user_input_translator|Add0~25_sumout  = SUM(( !\d1|Y [2] $ (((!\d1|Y [1]) # (!\VGA|user_input_translator|Add1~0_combout ))) ) + ( \d1|Y [4] ) + ( \VGA|user_input_translator|Add0~22  ))
// \VGA|user_input_translator|Add0~26  = CARRY(( !\d1|Y [2] $ (((!\d1|Y [1]) # (!\VGA|user_input_translator|Add1~0_combout ))) ) + ( \d1|Y [4] ) + ( \VGA|user_input_translator|Add0~22  ))

	.dataa(!\d1|Y [1]),
	.datab(!\d1|Y [2]),
	.datac(!\VGA|user_input_translator|Add1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Y [4]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~25_sumout ),
	.cout(\VGA|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~25 .lut_mask = 64'h0000FF0000003636;
defparam \VGA|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N45
cyclonev_lcell_comb \VGA|user_input_translator|Add0~29 (
// Equation(s):
// \VGA|user_input_translator|Add0~29_sumout  = SUM(( !\d1|Y [3] $ (((!\d1|Y [1]) # ((!\d1|Y [2]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \d1|Y [5] ) + ( \VGA|user_input_translator|Add0~26  ))
// \VGA|user_input_translator|Add0~30  = CARRY(( !\d1|Y [3] $ (((!\d1|Y [1]) # ((!\d1|Y [2]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \d1|Y [5] ) + ( \VGA|user_input_translator|Add0~26  ))

	.dataa(!\d1|Y [1]),
	.datab(!\d1|Y [2]),
	.datac(!\d1|Y [3]),
	.datad(!\VGA|user_input_translator|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\d1|Y [5]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~29_sumout ),
	.cout(\VGA|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~29 .lut_mask = 64'h0000FF0000000F1E;
defparam \VGA|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N48
cyclonev_lcell_comb \VGA|user_input_translator|Add0~33 (
// Equation(s):
// \VGA|user_input_translator|Add0~33_sumout  = SUM(( \d1|Y [6] ) + ( !\d1|Y [4] $ (((!\d1|Y [3]) # ((!\d1|Y [2]) # (!\VGA|user_input_translator|Add1~1_combout )))) ) + ( \VGA|user_input_translator|Add0~30  ))
// \VGA|user_input_translator|Add0~34  = CARRY(( \d1|Y [6] ) + ( !\d1|Y [4] $ (((!\d1|Y [3]) # ((!\d1|Y [2]) # (!\VGA|user_input_translator|Add1~1_combout )))) ) + ( \VGA|user_input_translator|Add0~30  ))

	.dataa(!\d1|Y [3]),
	.datab(!\d1|Y [4]),
	.datac(!\d1|Y [2]),
	.datad(!\d1|Y [6]),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~1_combout ),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~33_sumout ),
	.cout(\VGA|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~33 .lut_mask = 64'h0000CCC9000000FF;
defparam \VGA|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N51
cyclonev_lcell_comb \VGA|user_input_translator|Add0~37 (
// Equation(s):
// \VGA|user_input_translator|Add0~37_sumout  = SUM(( (\d1|Y [3] & (\d1|Y [4] & (\d1|Y [2] & \VGA|user_input_translator|Add1~1_combout ))) ) + ( \d1|Y [5] ) + ( \VGA|user_input_translator|Add0~34  ))
// \VGA|user_input_translator|Add0~38  = CARRY(( (\d1|Y [3] & (\d1|Y [4] & (\d1|Y [2] & \VGA|user_input_translator|Add1~1_combout ))) ) + ( \d1|Y [5] ) + ( \VGA|user_input_translator|Add0~34  ))

	.dataa(!\d1|Y [3]),
	.datab(!\d1|Y [4]),
	.datac(!\d1|Y [2]),
	.datad(!\VGA|user_input_translator|Add1~1_combout ),
	.datae(gnd),
	.dataf(!\d1|Y [5]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~37_sumout ),
	.cout(\VGA|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~37 .lut_mask = 64'h0000FF0000000001;
defparam \VGA|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N54
cyclonev_lcell_comb \VGA|user_input_translator|Add0~5 (
// Equation(s):
// \VGA|user_input_translator|Add0~5_sumout  = SUM(( \d1|Y [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~38  ))
// \VGA|user_input_translator|Add0~6  = CARRY(( \d1|Y [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~5_sumout ),
	.cout(\VGA|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y66_N57
cyclonev_lcell_comb \VGA|user_input_translator|Add0~1 (
// Equation(s):
// \VGA|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N45
cyclonev_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = ( \d1|Y [5] & ( (\d1|Y [6] & (\d1|Y [3] & \d1|Y [4])) ) )

	.dataa(!\d1|Y [6]),
	.datab(!\d1|Y [3]),
	.datac(!\d1|Y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .extended_lut = "off";
defparam \VGA|LessThan3~0 .lut_mask = 64'h0000000001010101;
defparam \VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y66_N42
cyclonev_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ( \d1|X [5] & ( \d1|X [7] ) ) # ( !\d1|X [5] & ( (\d1|X [6] & \d1|X [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|X [6]),
	.datad(!\d1|X [7]),
	.datae(gnd),
	.dataf(!\d1|X [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~0 .extended_lut = "off";
defparam \VGA|writeEn~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N9
cyclonev_lcell_comb \VGA|writeEn~1 (
// Equation(s):
// \VGA|writeEn~1_combout  = ( \c1|current_state.S_LOAD_X~q  & ( !\VGA|writeEn~0_combout  & ( (!\c1|current_state.S_RESET_BLOCK_X~q  & (!\c1|current_state.S_LOAD_BLOCK~q  & !\VGA|LessThan3~0_combout )) ) ) )

	.dataa(!\c1|current_state.S_RESET_BLOCK_X~q ),
	.datab(gnd),
	.datac(!\c1|current_state.S_LOAD_BLOCK~q ),
	.datad(!\VGA|LessThan3~0_combout ),
	.datae(!\c1|current_state.S_LOAD_X~q ),
	.dataf(!\VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~1 .extended_lut = "off";
defparam \VGA|writeEn~1 .lut_mask = 64'h0000A00000000000;
defparam \VGA|writeEn~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( \VGA|user_input_translator|Add0~1_sumout  & ( \VGA|writeEn~1_combout  & ( !\VGA|user_input_translator|Add0~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|user_input_translator|Add0~1_sumout ),
	.dataf(!\VGA|writeEn~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h000000000000F0F0;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N0
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter [2]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter [2]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~11  = SHARE((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [2]))

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|yCounter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N3
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\VGA|controller|yCounter [3] $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( !\VGA|controller|yCounter [3] $ (!\VGA|controller|xCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE((\VGA|controller|yCounter [3] & \VGA|controller|xCounter [8]))

	.dataa(!\VGA|controller|yCounter [3]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N6
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|xCounter [9] $ (\VGA|controller|yCounter [2])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|xCounter [9] $ (\VGA|controller|yCounter [2])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((!\VGA|controller|yCounter [4] & (\VGA|controller|xCounter [9] & \VGA|controller|yCounter [2])) # (\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [2]) # (\VGA|controller|xCounter [9]))))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(!\VGA|controller|xCounter [9]),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N9
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [3]) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter [3]))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h00000055000055AA;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N12
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h00000033000033CC;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N15
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [7] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [7] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [7] & \VGA|controller|yCounter [5]))

	.dataa(!\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h00000055000055AA;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N18
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [8]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter [6] & \VGA|controller|yCounter [8]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [6]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N21
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(!\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N24
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N27
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( \VGA|controller|controller_translator|Add1~5_sumout  & ( !\VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y66_N2
dffeas \d1|X[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|X[0] .is_wysiwyg = "true";
defparam \d1|X[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y66_N5
dffeas \d1|X[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|X[1] .is_wysiwyg = "true";
defparam \d1|X[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y66_N8
dffeas \d1|X[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|X[2] .is_wysiwyg = "true";
defparam \d1|X[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y66_N11
dffeas \d1|X[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|X[3] .is_wysiwyg = "true";
defparam \d1|X[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y66_N14
dffeas \d1|X[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|X[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|X[4] .is_wysiwyg = "true";
defparam \d1|X[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y67_N49
dffeas \VGA|controller|xCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N21
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( \VGA|writeEn~1_combout  & ( (\VGA|user_input_translator|Add0~5_sumout  & !\VGA|user_input_translator|Add0~1_sumout ) ) )

	.dataa(!\VGA|user_input_translator|Add0~5_sumout ),
	.datab(!\VGA|user_input_translator|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|writeEn~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h0000000044444444;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( \VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h00000000FFFF0000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y67_N43
dffeas \VGA|controller|xCounter[4]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X21_Y67_N40
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout  = ( \VGA|VideoMemory|auto_generated|address_reg_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y69_N32
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y67_N49
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout  = ( \VGA|VideoMemory|auto_generated|address_reg_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y69_N37
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y67_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( \VGA|writeEn~1_combout  & ( (!\VGA|user_input_translator|Add0~5_sumout  & !\VGA|user_input_translator|Add0~1_sumout ) ) )

	.dataa(!\VGA|user_input_translator|Add0~5_sumout ),
	.datab(!\VGA|user_input_translator|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|writeEn~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h0000000088888888;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y67_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( !\VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hFFFF000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[6]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[6]~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout 
//  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[6]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[6]~0 .lut_mask = 64'h00330F33FF330F33;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N21
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[7]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[7]~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a25 )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a25 ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a25 )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a25  & 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a25 ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[7]~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[7]~1 .lut_mask = 64'h11111D1DDDDD1D1D;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[8]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[8]~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a26 ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a26 ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a26 ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a26 ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a26 ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[8]~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[8]~2 .lut_mask = 64'h03034747CFCF4747;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N3
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[3]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[3]~3_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # (\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  
// & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  
// & ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( ((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [0])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[3]~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[3]~3 .lut_mask = 64'h04043737C4C4F7F7;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],
\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[4]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[4]~4_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] 
// & (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[4]~4 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[4]~4 .lut_mask = 64'h000FCC0F330FFF0F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[5]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[5]~5_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a23  ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a23 ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[5]~5 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[5]~5 .lut_mask = 64'h447744770F0F0F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y66_N9
cyclonev_lcell_comb \d1|colour_out~0 (
// Equation(s):
// \d1|colour_out~0_combout  = ( \c1|current_state.S_DRAW_BLOCK~q  ) # ( !\c1|current_state.S_DRAW_BLOCK~q  & ( ((!\c1|current_state.S_PLOT~q  & ((\d1|colour_out [0]) # (\c1|current_state.S_LOAD_X_WAIT~q )))) # (\c1|current_state.S_BLOCK_WAIT~q ) ) )

	.dataa(!\c1|current_state.S_LOAD_X_WAIT~q ),
	.datab(!\c1|current_state.S_BLOCK_WAIT~q ),
	.datac(!\c1|current_state.S_PLOT~q ),
	.datad(!\d1|colour_out [0]),
	.datae(gnd),
	.dataf(!\c1|current_state.S_DRAW_BLOCK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|colour_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|colour_out~0 .extended_lut = "off";
defparam \d1|colour_out~0 .lut_mask = 64'h73F373F3FFFFFFFF;
defparam \d1|colour_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y66_N11
dffeas \d1|colour_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|colour_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|colour_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|colour_out[0] .is_wysiwyg = "true";
defparam \d1|colour_out[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFF00000FFFFFFFE07FC1FC0FF83FFFFFFFFFC000FF00000FFFFFFFE07FC1FC0FF83FFFFFFFFFC000FF0039CFFFFFFFE07FC1FC0FF83FFFFFFFFFC000FF0039CFFFFFFFE07FC1FC0FF83FFFFFFFFFC000FF0039CFFFFFFFE07FC1FC0FF83FFFFFFFFFC000FF0039CFFFFFFFE00001FC00003FFFFFFFFFC000FF00000FFFFFFFE00001FC00003FFFFFFFFFC000FF00000FFFFFFFE00001FC00003FFFFFFFFFDDC0FF0039CFFFFFFFFE0001FFC0003FFFFFFFFFDDC0FF0039CFFFFFFFFE0001FFC0003FFFFFFFFFDDC0FF0039CFFFFFFFFE0001FFC0003FFFFFFFFFDDC0FF0039CFFFFFFFFE0001FFC0003FFFFFFFFFC000FFF8000FFFFFFFFE";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "001FFFC003FFFFFFFFFFC00FFFF8000FFFFFFFFE001FFFC003FFFFFFFFFFDDCFFFF807FFFFFFFFFE001FFFC003FFFFFFFFFFDDCFFFF807FFFFFFFFFE001FFFC003FFFFFFFFFFDDCFFFF807FFFFFFFFFFF1FFFFFC7FFFFFFFFFFFDDCFFFF807FFFFFFFFFFF1FFFFFC7FFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour_out [0],\d1|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],
\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~6 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~6_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  
// & ( ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~6 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~6 .lut_mask = 64'h0300CF0003FFCFFF;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFF00000FFFFFFFE07FC1FC0FF83FFFFFFFFFC000FF00000FFFFFFFE07FC1FC0FF83FFFFFFFFFC000FF0039CFFFFFFFE07FC1FC0FF83FFFFFFFFFC000FF0039CFFFFFFFE07FC1FC0FF83FFFFFFFFFC000FF0039CFFFFFFFE07FC1FC0FF83FFFFFFFFFC000FF0039CFFFFFFFE00001FC00003FFFFFFFFFC000FF00000FFFFFFFE00001FC00003FFFFFFFFFC000FF00000FFFFFFFE00001FC00003FFFFFFFFFDDC0FF0039CFFFFFFFFE0001FFC0003FFFFFFFFFDDC0FF0039CFFFFFFFFE0001FFC0003FFFFFFFFFDDC0FF0039CFFFFFFFFE0001FFC0003FFFFFFFFFDDC0FF0039CFFFFFFFFE0001FFC0003FFFFFFFFFC000FFF8000FFFFFFFFE";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "001FFFC003FFFFFFFFFFC00FFFF8000FFFFFFFFE001FFFC003FFFFFFFFFFDDCFFFF807FFFFFFFFFE001FFFC003FFFFFFFFFFDDCFFFF807FFFFFFFFFE001FFFC003FFFFFFFFFFDDCFFFF807FFFFFFFFFFF1FFFFFC7FFFFFFFFFFFDDCFFFF807FFFFFFFFFFF1FFFFFC7FFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X17_Y69_N27
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~7 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~7_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a19  ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a19  ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a19 ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~7 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~7 .lut_mask = 64'h444477770F0F0F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFF000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "000000000000000000000000000000007FC0000FF80000000000000000000000000000007FC0000FF800000000000000000039C0000000007FC0000FF800000000000000000039C0000000007FC0000FF800000000000000000039C0000000007FC0000FF800000000000000000039C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DC0000039C000000000000000000000000000001DC0000039C000000000000000000000000000001DC0000039C000000000000000000000000000001DC0000039C0000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000001DC00000000000000000000000000000000000001DC00000000000000000000000000000000000001DC00000000000000000000000000000000000001DC0000000000000000000000000000000000000000000000000000000000E000003800000000000000000000000000000000E0000038000000000000001000000000000000038000005000000000000000000000000000000007C000003D0000000000000057F000000000000001E000007F00000000000000DFFE00000000000003F000007FC0000000000000DFFF0000000001900DE000007780000000040001FFFFC0000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00001B81DF000007F80000000400045BFFFE800000003F83FF00000FFC0000400002033FFFFF000000003FC1FF00001FF80400600303807FFFFF400000003BC3FF88000F301306F420743E5FFFFFD00000003FF7FEE80016202F04B849BFCE2EFFFFA80000011FF3DF7F000EA01F8CF8027BF46BFFFFF00002056FF1FFEF000CF6BAC7F2509FFE3EFFFFFC0002DCFFFAFFFF440DFF76BFF2ABFFD9BFFFFFEFC52642BB9267FFB993FFFBBFA37FFF97FFFFFFFFB4FDECF3F677DFB0FBFEDF8FE79FBFFFFFFFFFFFE7BBFA7FD09EFFA97C2FFFF7ABFF6FFFEFFFFFFFEED5197FC94B7EA2ACF7FFDF1FFFCFFEFFFFFFBFFFFFF77DD9E2FD8BFBFFEB7FDEFFD9EFDF";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\d1|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],
\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: FF_X17_Y69_N31
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\d1|X [4],\d1|X [3],\d1|X [2],\d1|X [1],\d1|X [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_5om1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y68_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~8 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~8_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0])) # (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )))) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~8 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~8 .lut_mask = 64'h440F770F440F770F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \LEDR[0]~input (
	.i(LEDR[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\LEDR[0]~input_o ));
// synopsys translate_off
defparam \LEDR[0]~input .bus_hold = "false";
defparam \LEDR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \LEDR[1]~input (
	.i(LEDR[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\LEDR[1]~input_o ));
// synopsys translate_off
defparam \LEDR[1]~input .bus_hold = "false";
defparam \LEDR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \LEDR[2]~input (
	.i(LEDR[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\LEDR[2]~input_o ));
// synopsys translate_off
defparam \LEDR[2]~input .bus_hold = "false";
defparam \LEDR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N1
cyclonev_io_ibuf \LEDR[3]~input (
	.i(LEDR[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\LEDR[3]~input_o ));
// synopsys translate_off
defparam \LEDR[3]~input .bus_hold = "false";
defparam \LEDR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \LEDR[4]~input (
	.i(LEDR[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\LEDR[4]~input_o ));
// synopsys translate_off
defparam \LEDR[4]~input .bus_hold = "false";
defparam \LEDR[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N18
cyclonev_io_ibuf \LEDR[5]~input (
	.i(LEDR[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\LEDR[5]~input_o ));
// synopsys translate_off
defparam \LEDR[5]~input .bus_hold = "false";
defparam \LEDR[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \LEDR[6]~input (
	.i(LEDR[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\LEDR[6]~input_o ));
// synopsys translate_off
defparam \LEDR[6]~input .bus_hold = "false";
defparam \LEDR[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \LEDR[7]~input (
	.i(LEDR[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\LEDR[7]~input_o ));
// synopsys translate_off
defparam \LEDR[7]~input .bus_hold = "false";
defparam \LEDR[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \LEDR[8]~input (
	.i(LEDR[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\LEDR[8]~input_o ));
// synopsys translate_off
defparam \LEDR[8]~input .bus_hold = "false";
defparam \LEDR[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \LEDR[9]~input (
	.i(LEDR[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\LEDR[9]~input_o ));
// synopsys translate_off
defparam \LEDR[9]~input .bus_hold = "false";
defparam \LEDR[9]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
