OPT_DESIGN_PATH=D:/RTL_FPGA/SD3_files/aula3-8b10b/sim_SERDES/work/@_opt
