module ldw_ID(mwreg, mrn, ern, ewreg, em2reg, mm2reg, dpc4, inst, wrn, wdi, ealu, malu, mmo, wwreg, clk, clrn,
					bpc, jpc, pcsource, nostall,wreg ,m2reg,wmem,aluc,aluimm,a,b,imm,rn, shift, jal);
	input [31:0] dpc4, inst, wdi, ealu, malu, mmo;
	input [4:0] ern, mrn, wrn;
	input mwreg, ewreg, em2reg, mm2reg, wwreg;
	input clk, clrn;
	output [31 :0] bpc,jpc,a,b,imm;
	output [4:0] rn;
	output [3:0] aluc;
	output [1:0] pcsource;
	
endmodule 