-- VHDL for IBM SMS ALD page 12.12.31.1
-- Title: CYCLE LENGTH CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/26/2020 1:33:34 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_31_1_CYCLE_LENGTH_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_STOP_AT_F_DOT_LOGIC_GATE_D:	 in STD_LOGIC;
		MS_STOP_AT_H_DOT_LOGIC_GATE_F:	 in STD_LOGIC;
		MS_STOP_AT_G_DOT_LOGIC_GATE_E:	 in STD_LOGIC;
		MS_STOP_AT_J_DOT_LOGIC_GATE_G:	 in STD_LOGIC;
		MS_STOP_AT_K_DOT_LOGIC_GATE_H:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3_JRJ:	 in STD_LOGIC;
		MS_COMPUTER_RESET_1:	 in STD_LOGIC;
		PS_NEXT_TO_AND_LAST_LOGIC_GATE:	 out STD_LOGIC;
		MS_LAST_LOGIC_GATE_1:	 out STD_LOGIC;
		PS_NEXT_TO_LAST_LOGIC_GATE:	 out STD_LOGIC;
		PS_LAST_LOGIC_GATE_2:	 out STD_LOGIC;
		PS_LAST_LOGIC_GATE_1:	 out STD_LOGIC);
end ALD_12_12_31_1_CYCLE_LENGTH_CONTROLS_ACC;

architecture behavioral of ALD_12_12_31_1_CYCLE_LENGTH_CONTROLS_ACC is 

	signal OUT_5A_E: STD_LOGIC;
	signal OUT_4A_C: STD_LOGIC;
	signal OUT_2A_K: STD_LOGIC;
	signal OUT_5B_G: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_3B_K: STD_LOGIC;
	signal OUT_2B_F: STD_LOGIC;
	signal OUT_4C_H: STD_LOGIC;
	signal OUT_4C_E: STD_LOGIC;
	signal OUT_3C_A: STD_LOGIC;
	signal OUT_5D_D: STD_LOGIC;
	signal OUT_3D_B: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_DOT_5A: STD_LOGIC;

begin

	OUT_5A_E <= NOT(MS_STOP_AT_F_DOT_LOGIC_GATE_D AND MS_STOP_AT_G_DOT_LOGIC_GATE_E AND MS_STOP_AT_H_DOT_LOGIC_GATE_F );
	OUT_4A_C <= NOT(OUT_DOT_5A AND OUT_DOT_5A AND OUT_DOT_5A );
	OUT_2A_K <= NOT(OUT_3D_B AND OUT_2B_F );
	OUT_5B_G <= NOT(MS_STOP_AT_J_DOT_LOGIC_GATE_G AND MS_STOP_AT_K_DOT_LOGIC_GATE_H );
	OUT_4B_C <= NOT(OUT_4A_C AND OUT_3D_B );
	OUT_3B_K <= NOT(OUT_4B_C );
	OUT_2B_F <= NOT OUT_4E_D;

	SMS_DEZ_4C: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_3D_B,	-- Pin A
		ACSET => OUT_5D_D,	-- Pin G
		GATEOFF => OUT_3C_A,	-- Pin F
		DCRESET => MS_COMPUTER_RESET_1,	-- Pin B
		DCRFORCE => OUT_3B_K,	-- Pin W
		OUTON => OUT_4C_H,
		OUTOFF => OUT_4C_E );


	SMS_AEK_3C: entity SMS_AEK
	    port map (
		IN1 => OUT_4C_E,	-- Pin F
		OUT1 => OUT_3C_A,
		IN2 => OPEN );

	OUT_5D_D <= NOT PS_2ND_CLOCK_PULSE_3_JRJ;
	OUT_3D_B <= NOT OUT_4C_H;
	OUT_2D_C <= OUT_3E_D;

	SMS_DEZ_4E: entity SMS_DEZ
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => OUT_3C_A,	-- Pin Q
		ACSET => OUT_5D_D,	-- Pin R
		GATEOFF => OUT_3D_B,	-- Pin L
		DCRESET => MS_COMPUTER_RESET_1,	-- Pin P
		OUTON => OUT_4E_D,
		OUTOFF => OUT_4E_C,
		DCSET => OPEN,
		DCSFORCE => OPEN,
		DCRFORCE => OPEN );

	OUT_3E_D <= NOT OUT_4E_C;
	OUT_1F_C <= OUT_3E_D;
	OUT_DOT_5A <= OUT_5A_E OR OUT_5B_G;

	PS_NEXT_TO_AND_LAST_LOGIC_GATE <= OUT_2A_K;
	MS_LAST_LOGIC_GATE_1 <= OUT_2B_F;
	PS_NEXT_TO_LAST_LOGIC_GATE <= OUT_3C_A;
	PS_LAST_LOGIC_GATE_2 <= OUT_2D_C;
	PS_LAST_LOGIC_GATE_1 <= OUT_1F_C;


end;
