// Seed: 1530905286
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_6;
  wire id_7 = id_7;
  assign id_6[(1)] = id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    output tri1 id_4,
    output wor id_5,
    output wand id_6,
    input supply1 id_7,
    output wor id_8
    , id_13,
    input uwire id_9,
    input wor id_10,
    input wor id_11
);
  assign id_0 = 1;
  module_0(
      id_13, id_13, id_13, id_13, id_13
  );
endmodule
