
*** Running vivado
    with args -log SCPU_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SCPU_top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source SCPU_top.tcl -notrace
Command: synth_design -top SCPU_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 284.652 ; gain = 74.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SCPU_top' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/SCPU_top.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_div' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-638] synthesizing module 'Button_Scaning' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Button_Scaning.v:22]
INFO: [Synth 8-256] done synthesizing module 'Button_Scaning' (2#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Button_Scaning.v:22]
INFO: [Synth 8-638] synthesizing module 'artificial_impulse' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/artificial_impulse.v:23]
INFO: [Synth 8-256] done synthesizing module 'artificial_impulse' (3#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/artificial_impulse.v:23]
INFO: [Synth 8-638] synthesizing module 'SCPU' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/SCPU.v:22]
INFO: [Synth 8-638] synthesizing module 'Mux_display' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Mux_display.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Mux_display.v:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_display' (4#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Mux_display.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/PC.v:24]
INFO: [Synth 8-256] done synthesizing module 'PC' (5#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/PC.v:24]
INFO: [Synth 8-638] synthesizing module 'instructionMemory' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/instructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'E:/vivado_homework/SCPUwithFPGA/instruction.txt' is read successfully [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/instructionMemory.v:32]
INFO: [Synth 8-256] done synthesizing module 'instructionMemory' (6#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/instructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'control_unit' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (7#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_RegDst' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Mux_RegDst.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_RegDst' (8#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Mux_RegDst.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_signExtend' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Mux_signExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_signExtend' (9#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Mux_signExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'Register' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-256] done synthesizing module 'Register' (10#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_ALUSrc' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Mux_ALUSrc.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_ALUSrc' (11#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Mux_ALUSrc.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (13#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_ALU_memory_to_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Mux_ALU_memory_to_reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_ALU_memory_to_reg' (14#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Mux_ALU_memory_to_reg.v:23]
INFO: [Synth 8-638] synthesizing module 'addr_shift' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/addr_shift.v:23]
INFO: [Synth 8-256] done synthesizing module 'addr_shift' (15#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/addr_shift.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux_PCSrc' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Mux_PCSrc.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_PCSrc' (16#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Mux_PCSrc.v:23]
INFO: [Synth 8-256] done synthesizing module 'SCPU' (17#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/SCPU.v:22]
INFO: [Synth 8-638] synthesizing module 'seg7' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/seg7.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/seg7.v:67]
INFO: [Synth 8-256] done synthesizing module 'seg7' (18#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/seg7.v:23]
INFO: [Synth 8-256] done synthesizing module 'SCPU_top' (19#1) [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/SCPU_top.v:23]
WARNING: [Synth 8-3331] design seg7 has unconnected port clr
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[31]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[30]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[29]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[28]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[27]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[26]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[25]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[24]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[23]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[22]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[21]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[20]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[19]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[18]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[17]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[16]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[15]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[14]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[13]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[12]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[11]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[10]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[9]
WARNING: [Synth 8-3331] design Mux_display has unconnected port curPC[8]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[31]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[30]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[29]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[28]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[27]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[26]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[25]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[24]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[23]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[22]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[21]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[20]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[19]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[18]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[17]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[16]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[15]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[14]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[13]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[12]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[11]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[10]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[9]
WARNING: [Synth 8-3331] design Mux_display has unconnected port nextPC[8]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[31]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[30]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[29]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[28]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[27]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[26]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[25]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[24]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[23]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[22]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[21]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[20]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[19]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[18]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[17]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[16]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[15]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[14]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[13]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[12]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[11]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[10]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[9]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputA[8]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[31]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[30]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[29]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[28]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[27]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[26]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[25]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[24]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[23]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[22]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[21]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[20]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[19]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[18]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[17]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[16]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[15]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[14]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[13]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[12]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[11]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[10]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[9]
WARNING: [Synth 8-3331] design Mux_display has unconnected port ALU_inputB[8]
WARNING: [Synth 8-3331] design Mux_display has unconnected port RD_data1[31]
WARNING: [Synth 8-3331] design Mux_display has unconnected port RD_data1[30]
WARNING: [Synth 8-3331] design Mux_display has unconnected port RD_data1[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 361.762 ; gain = 151.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 361.762 ; gain = 151.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/constrs_1/new/SCPU.xdc]
Finished Parsing XDC File [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/constrs_1/new/SCPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/constrs_1/new/SCPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SCPU_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SCPU_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 656.133 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 656.133 ; gain = 445.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 656.133 ; gain = 445.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 656.133 ; gain = 445.922
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/Button_Scaning.v:31]
INFO: [Synth 8-5546] ROM "insMemory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "insMemory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "insMemory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "insMemory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RegDst" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "RegWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "DBdataSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "PCWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ExtSel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'instruction_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/instructionMemory.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'instruction_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/instructionMemory.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'instruction_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/instructionMemory.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'instruction_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/instructionMemory.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/control_unit.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'RegWre_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/control_unit.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ExtSel_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/control_unit.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/control_unit.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/control_unit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'DBdataSrc_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/control_unit.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrc_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/control_unit.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'DataMemRW_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/control_unit.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'PCWre_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/control_unit.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'memory_out_reg' [E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.srcs/sources_1/new/DataMemory.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 656.133 ; gain = 445.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  53 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 768   
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  12 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Button_Scaning 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module artificial_impulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Mux_display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	  53 Input      8 Bit        Muxes := 4     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 12    
Module Mux_RegDst 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Mux_signExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Register 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module Mux_ALUSrc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 768   
	   5 Input      1 Bit        Muxes := 256   
Module Mux_ALU_memory_to_reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux_PCSrc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module seg7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "myCPU/my_ALU/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design SCPU_top has port dp driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_PC/curPC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_PC/curPC_reg[1] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][31]' (FDE_1) to 'myCPU/my_register/registers_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][31]' (FDE_1) to 'myCPU/my_register/registers_reg[11][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][31] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][30]' (FDE_1) to 'myCPU/my_register/registers_reg[11][30]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][30]' (FDE_1) to 'myCPU/my_register/registers_reg[11][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][30] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][29]' (FDE_1) to 'myCPU/my_register/registers_reg[11][29]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][29]' (FDE_1) to 'myCPU/my_register/registers_reg[11][29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][29] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][28]' (FDE_1) to 'myCPU/my_register/registers_reg[11][28]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][28]' (FDE_1) to 'myCPU/my_register/registers_reg[11][28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][28] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][12]' (FDE_1) to 'myCPU/my_register/registers_reg[11][12]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][12]' (FDE_1) to 'myCPU/my_register/registers_reg[11][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][12] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][20]' (FDE_1) to 'myCPU/my_register/registers_reg[11][20]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][20]' (FDE_1) to 'myCPU/my_register/registers_reg[11][20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][20] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][16]' (FDE_1) to 'myCPU/my_register/registers_reg[11][16]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][16]' (FDE_1) to 'myCPU/my_register/registers_reg[11][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][16] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][8]' (FDE_1) to 'myCPU/my_register/registers_reg[11][8]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][8]' (FDE_1) to 'myCPU/my_register/registers_reg[11][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][8] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][24]' (FDE_1) to 'myCPU/my_register/registers_reg[11][24]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][24]' (FDE_1) to 'myCPU/my_register/registers_reg[11][24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][24] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][14]' (FDE_1) to 'myCPU/my_register/registers_reg[11][14]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][14]' (FDE_1) to 'myCPU/my_register/registers_reg[11][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][14] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][6]' (FDE_1) to 'myCPU/my_register/registers_reg[11][6]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][6]' (FDE_1) to 'myCPU/my_register/registers_reg[11][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][6] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][22]' (FDE_1) to 'myCPU/my_register/registers_reg[11][22]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][22]' (FDE_1) to 'myCPU/my_register/registers_reg[11][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][22] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][18]' (FDE_1) to 'myCPU/my_register/registers_reg[11][18]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][18]' (FDE_1) to 'myCPU/my_register/registers_reg[11][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][18] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][10]' (FDE_1) to 'myCPU/my_register/registers_reg[11][10]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][10]' (FDE_1) to 'myCPU/my_register/registers_reg[11][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][10] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][26]' (FDE_1) to 'myCPU/my_register/registers_reg[11][26]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][26]' (FDE_1) to 'myCPU/my_register/registers_reg[11][26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][26] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][13]' (FDE_1) to 'myCPU/my_register/registers_reg[11][13]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][13]' (FDE_1) to 'myCPU/my_register/registers_reg[11][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][13] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][5]' (FDE_1) to 'myCPU/my_register/registers_reg[11][5]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][5]' (FDE_1) to 'myCPU/my_register/registers_reg[11][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][5] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][21]' (FDE_1) to 'myCPU/my_register/registers_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][21]' (FDE_1) to 'myCPU/my_register/registers_reg[11][21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][21] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][17]' (FDE_1) to 'myCPU/my_register/registers_reg[11][17]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][17]' (FDE_1) to 'myCPU/my_register/registers_reg[11][17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][17] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][9]' (FDE_1) to 'myCPU/my_register/registers_reg[11][9]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][9]' (FDE_1) to 'myCPU/my_register/registers_reg[11][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][9] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][25]' (FDE_1) to 'myCPU/my_register/registers_reg[11][25]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][25]' (FDE_1) to 'myCPU/my_register/registers_reg[11][25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][25] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][15]' (FDE_1) to 'myCPU/my_register/registers_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][15]' (FDE_1) to 'myCPU/my_register/registers_reg[11][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][15] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][7]' (FDE_1) to 'myCPU/my_register/registers_reg[11][7]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][7]' (FDE_1) to 'myCPU/my_register/registers_reg[11][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][7] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][23]' (FDE_1) to 'myCPU/my_register/registers_reg[11][23]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][23]' (FDE_1) to 'myCPU/my_register/registers_reg[11][23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][23] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][19]' (FDE_1) to 'myCPU/my_register/registers_reg[11][19]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][19]' (FDE_1) to 'myCPU/my_register/registers_reg[11][19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][19] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][11]' (FDE_1) to 'myCPU/my_register/registers_reg[11][11]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][11]' (FDE_1) to 'myCPU/my_register/registers_reg[11][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][11] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][27]' (FDE_1) to 'myCPU/my_register/registers_reg[11][27]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][27]' (FDE_1) to 'myCPU/my_register/registers_reg[11][27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][27] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][4]' (FDE_1) to 'myCPU/my_register/registers_reg[11][4]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][4]' (FDE_1) to 'myCPU/my_register/registers_reg[11][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][4] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][3]' (FDE_1) to 'myCPU/my_register/registers_reg[11][3]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][3]' (FDE_1) to 'myCPU/my_register/registers_reg[11][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][3] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][2]' (FDE_1) to 'myCPU/my_register/registers_reg[11][2]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][2]' (FDE_1) to 'myCPU/my_register/registers_reg[11][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][2] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][1]' (FDE_1) to 'myCPU/my_register/registers_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][1]' (FDE_1) to 'myCPU/my_register/registers_reg[11][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][1] )
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[14][0]' (FDE_1) to 'myCPU/my_register/registers_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'myCPU/my_register/registers_reg[13][0]' (FDE_1) to 'myCPU/my_register/registers_reg[11][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register /\registers_reg[11][0] )
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[7]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[6]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[5]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[4]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[3]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[2]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[1]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[0]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[15]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[14]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[13]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[12]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[11]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[10]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[9]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[8]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[23]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[22]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[21]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[20]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[19]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[18]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[17]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[16]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[31]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[30]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[29]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[28]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[27]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[26]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[25]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (myCPU/encoding/instruction_reg[24]) is unused and will be removed from module SCPU_top.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][31]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][30]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][29]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][28]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][27]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][26]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][25]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][24]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][23]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][22]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][21]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][20]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][19]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][18]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][17]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][16]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][15]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][14]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][13]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][12]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][11]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][10]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][9]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][8]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][7]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][6]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][5]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][4]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][3]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][2]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][1]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[31][0]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][31]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][30]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][29]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][28]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][27]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][26]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][25]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][24]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][23]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][22]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][21]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][20]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][19]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][18]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][17]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][16]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][15]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][14]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][13]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][12]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][11]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][10]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][9]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][8]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][7]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][6]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][5]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][4]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][3]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][2]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][1]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[30][0]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[29][31]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[29][30]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[29][29]) is unused and will be removed from module Register.
WARNING: [Synth 8-3332] Sequential element (registers_reg[29][28]) is unused and will be removed from module Register.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:02:01 . Memory (MB): peak = 1026.488 ; gain = 816.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:02:17 . Memory (MB): peak = 1026.488 ; gain = 816.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:02:18 . Memory (MB): peak = 1026.488 ; gain = 816.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myCPU/my_register/registers_reg[0][15] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:02:28 . Memory (MB): peak = 1026.488 ; gain = 816.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:32 . Memory (MB): peak = 1026.488 ; gain = 816.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:02:32 . Memory (MB): peak = 1026.488 ; gain = 816.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:33 . Memory (MB): peak = 1026.488 ; gain = 816.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:02:34 . Memory (MB): peak = 1026.488 ; gain = 816.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:02:35 . Memory (MB): peak = 1026.488 ; gain = 816.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:02:35 . Memory (MB): peak = 1026.488 ; gain = 816.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    19|
|3     |LUT1   |    24|
|4     |LUT2   |   144|
|5     |LUT3   |  1879|
|6     |LUT4   |   252|
|7     |LUT5   |  2535|
|8     |LUT6   |  3776|
|9     |MUXF7  |   644|
|10    |MUXF8  |   108|
|11    |FDRE   |  2316|
|12    |LD     |    46|
|13    |IBUF   |     9|
|14    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------------+------+
|      |Instance            |Module             |Cells |
+------+--------------------+-------------------+------+
|1     |top                 |                   | 11768|
|2     |  button_out        |Button_Scaning     |    44|
|3     |  clock             |clk_div            |    41|
|4     |  imp               |artificial_impulse |     2|
|5     |  myCPU             |SCPU               | 11633|
|6     |    my_ALU          |ALU                |     8|
|7     |    my_PC           |PC                 |  2680|
|8     |    my_PCSrc        |Mux_PCSrc          |     2|
|9     |    my_control_unit |control_unit       |   127|
|10    |    my_memory       |DataMemory         |  5525|
|11    |    my_register     |Register           |  3291|
|12    |  my_seg7           |seg7               |    23|
+------+--------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:02:36 . Memory (MB): peak = 1026.488 ; gain = 816.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 844 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:02:09 . Memory (MB): peak = 1026.488 ; gain = 521.906
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:02:37 . Memory (MB): peak = 1026.488 ; gain = 816.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  LD => LDCE: 14 instances
  LD => LDCE (inverted pins: G): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
250 Infos, 216 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:02:41 . Memory (MB): peak = 1026.488 ; gain = 816.277
INFO: [Common 17-1381] The checkpoint 'E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.runs/synth_1/SCPU_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.594 . Memory (MB): peak = 1026.488 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 23:11:00 2017...
