#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1687.in[1] (.names)                                         0.100    19.469
new_n1687.out[0] (.names)                                        0.261    19.730
new_n1704.in[1] (.names)                                         0.337    20.067
new_n1704.out[0] (.names)                                        0.261    20.328
new_n1717.in[0] (.names)                                         0.478    20.805
new_n1717.out[0] (.names)                                        0.261    21.066
new_n1735.in[1] (.names)                                         0.477    21.543
new_n1735.out[0] (.names)                                        0.261    21.804
new_n1748.in[1] (.names)                                         0.338    22.142
new_n1748.out[0] (.names)                                        0.261    22.403
new_n1751.in[1] (.names)                                         0.334    22.737
new_n1751.out[0] (.names)                                        0.261    22.998
n1230.in[1] (.names)                                             0.100    23.098
n1230.out[0] (.names)                                            0.261    23.359
$sdffe~3^Q~31.D[0] (.latch)                                      0.000    23.359
data arrival time                                                         23.359

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.359
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.382


#Path 2
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1687.in[1] (.names)                                         0.100    19.469
new_n1687.out[0] (.names)                                        0.261    19.730
new_n1704.in[1] (.names)                                         0.337    20.067
new_n1704.out[0] (.names)                                        0.261    20.328
new_n1717.in[0] (.names)                                         0.478    20.805
new_n1717.out[0] (.names)                                        0.261    21.066
new_n1735.in[1] (.names)                                         0.477    21.543
new_n1735.out[0] (.names)                                        0.261    21.804
new_n1734.in[1] (.names)                                         0.338    22.142
new_n1734.out[0] (.names)                                        0.235    22.377
new_n1739.in[1] (.names)                                         0.100    22.477
new_n1739.out[0] (.names)                                        0.235    22.712
n1220.in[2] (.names)                                             0.100    22.812
n1220.out[0] (.names)                                            0.261    23.073
$sdffe~3^Q~29.D[0] (.latch)                                      0.000    23.073
data arrival time                                                         23.073

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.073
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.097


#Path 3
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1687.in[1] (.names)                                         0.100    19.469
new_n1687.out[0] (.names)                                        0.261    19.730
new_n1704.in[1] (.names)                                         0.337    20.067
new_n1704.out[0] (.names)                                        0.261    20.328
new_n1717.in[0] (.names)                                         0.478    20.805
new_n1717.out[0] (.names)                                        0.261    21.066
new_n1735.in[1] (.names)                                         0.477    21.543
new_n1735.out[0] (.names)                                        0.261    21.804
new_n1734.in[1] (.names)                                         0.338    22.142
new_n1734.out[0] (.names)                                        0.235    22.377
new_n1733.in[2] (.names)                                         0.100    22.477
new_n1733.out[0] (.names)                                        0.235    22.712
n1215.in[1] (.names)                                             0.100    22.812
n1215.out[0] (.names)                                            0.261    23.073
$sdffe~3^Q~28.D[0] (.latch)                                      0.000    23.073
data arrival time                                                         23.073

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.073
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.097


#Path 4
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1687.in[1] (.names)                                         0.100    19.469
new_n1687.out[0] (.names)                                        0.261    19.730
new_n1704.in[1] (.names)                                         0.337    20.067
new_n1704.out[0] (.names)                                        0.261    20.328
new_n1717.in[0] (.names)                                         0.478    20.805
new_n1717.out[0] (.names)                                        0.261    21.066
new_n1735.in[1] (.names)                                         0.477    21.543
new_n1735.out[0] (.names)                                        0.261    21.804
new_n1748.in[1] (.names)                                         0.338    22.142
new_n1748.out[0] (.names)                                        0.261    22.403
n1225.in[3] (.names)                                             0.334    22.737
n1225.out[0] (.names)                                            0.261    22.998
$sdffe~3^Q~30.D[0] (.latch)                                      0.000    22.998
data arrival time                                                         22.998

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.998
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.021


#Path 5
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1687.in[1] (.names)                                         0.100    19.469
new_n1687.out[0] (.names)                                        0.261    19.730
new_n1704.in[1] (.names)                                         0.337    20.067
new_n1704.out[0] (.names)                                        0.261    20.328
new_n1717.in[0] (.names)                                         0.478    20.805
new_n1717.out[0] (.names)                                        0.261    21.066
new_n1721.in[1] (.names)                                         0.100    21.166
new_n1721.out[0] (.names)                                        0.235    21.401
new_n1720.in[1] (.names)                                         0.481    21.883
new_n1720.out[0] (.names)                                        0.261    22.144
n1205.in[2] (.names)                                             0.482    22.626
n1205.out[0] (.names)                                            0.235    22.861
$sdffe~3^Q~26.D[0] (.latch)                                      0.000    22.861
data arrival time                                                         22.861

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.861
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.885


#Path 6
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1687.in[1] (.names)                                         0.100    19.469
new_n1687.out[0] (.names)                                        0.261    19.730
new_n1704.in[1] (.names)                                         0.337    20.067
new_n1704.out[0] (.names)                                        0.261    20.328
new_n1717.in[0] (.names)                                         0.478    20.805
new_n1717.out[0] (.names)                                        0.261    21.066
new_n1721.in[1] (.names)                                         0.100    21.166
new_n1721.out[0] (.names)                                        0.235    21.401
new_n1727.in[0] (.names)                                         0.481    21.883
new_n1727.out[0] (.names)                                        0.235    22.118
n1210.in[1] (.names)                                             0.337    22.455
n1210.out[0] (.names)                                            0.261    22.716
$sdffe~3^Q~27.D[0] (.latch)                                      0.000    22.716
data arrival time                                                         22.716

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.739


#Path 7
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1687.in[1] (.names)                                         0.100    19.469
new_n1687.out[0] (.names)                                        0.261    19.730
new_n1704.in[1] (.names)                                         0.337    20.067
new_n1704.out[0] (.names)                                        0.261    20.328
new_n1703.in[0] (.names)                                         0.100    20.428
new_n1703.out[0] (.names)                                        0.235    20.663
new_n1709.in[0] (.names)                                         0.335    20.997
new_n1709.out[0] (.names)                                        0.235    21.232
n1195.in[1] (.names)                                             0.337    21.569
n1195.out[0] (.names)                                            0.261    21.830
$sdffe~3^Q~24.D[0] (.latch)                                      0.000    21.830
data arrival time                                                         21.830

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.830
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.854


#Path 8
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1687.in[1] (.names)                                         0.100    19.469
new_n1687.out[0] (.names)                                        0.261    19.730
new_n1704.in[1] (.names)                                         0.337    20.067
new_n1704.out[0] (.names)                                        0.261    20.328
new_n1703.in[0] (.names)                                         0.100    20.428
new_n1703.out[0] (.names)                                        0.235    20.663
new_n1702.in[3] (.names)                                         0.335    20.997
new_n1702.out[0] (.names)                                        0.261    21.258
n1190.in[2] (.names)                                             0.335    21.593
n1190.out[0] (.names)                                            0.235    21.828
$sdffe~3^Q~23.D[0] (.latch)                                      0.000    21.828
data arrival time                                                         21.828

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.828
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.851


#Path 9
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1687.in[1] (.names)                                         0.100    19.469
new_n1687.out[0] (.names)                                        0.261    19.730
new_n1704.in[1] (.names)                                         0.337    20.067
new_n1704.out[0] (.names)                                        0.261    20.328
new_n1717.in[0] (.names)                                         0.478    20.805
new_n1717.out[0] (.names)                                        0.261    21.066
new_n1713.in[2] (.names)                                         0.100    21.166
new_n1713.out[0] (.names)                                        0.235    21.401
n1200.in[1] (.names)                                             0.100    21.501
n1200.out[0] (.names)                                            0.261    21.762
$sdffe~3^Q~25.D[0] (.latch)                                      0.000    21.762
data arrival time                                                         21.762

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.762
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.786


#Path 10
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1673.in[0] (.names)                                         0.100    19.469
new_n1673.out[0] (.names)                                        0.235    19.704
new_n1672.in[3] (.names)                                         0.625    20.328
new_n1672.out[0] (.names)                                        0.261    20.589
n1165.in[2] (.names)                                             0.608    21.197
n1165.out[0] (.names)                                            0.235    21.432
$sdffe~3^Q~18.D[0] (.latch)                                      0.000    21.432
data arrival time                                                         21.432

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.432
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.456


#Path 11
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1687.in[1] (.names)                                         0.100    19.469
new_n1687.out[0] (.names)                                        0.261    19.730
new_n1697.in[0] (.names)                                         0.337    20.067
new_n1697.out[0] (.names)                                        0.235    20.302
new_n1696.in[2] (.names)                                         0.478    20.779
new_n1696.out[0] (.names)                                        0.235    21.014
n1185.in[1] (.names)                                             0.100    21.114
n1185.out[0] (.names)                                            0.261    21.375
$sdffe~3^Q~22.D[0] (.latch)                                      0.000    21.375
data arrival time                                                         21.375

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.375
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.399


#Path 12
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1673.in[0] (.names)                                         0.100    19.469
new_n1673.out[0] (.names)                                        0.235    19.704
new_n1680.in[1] (.names)                                         0.337    20.041
new_n1680.out[0] (.names)                                        0.235    20.276
new_n1679.in[1] (.names)                                         0.100    20.376
new_n1679.out[0] (.names)                                        0.261    20.637
n1170.in[2] (.names)                                             0.332    20.969
n1170.out[0] (.names)                                            0.235    21.204
$sdffe~3^Q~19.D[0] (.latch)                                      0.000    21.204
data arrival time                                                         21.204

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.228


#Path 13
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1687.in[1] (.names)                                         0.100    19.469
new_n1687.out[0] (.names)                                        0.261    19.730
new_n1690.in[0] (.names)                                         0.337    20.067
new_n1690.out[0] (.names)                                        0.235    20.302
n1180.in[1] (.names)                                             0.336    20.637
n1180.out[0] (.names)                                            0.261    20.898
$sdffe~3^Q~21.D[0] (.latch)                                      0.000    20.898
data arrival time                                                         20.898

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.898
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.922


#Path 14
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1674.in[1] (.names)                                         0.481    19.108
new_n1674.out[0] (.names)                                        0.261    19.369
new_n1687.in[1] (.names)                                         0.100    19.469
new_n1687.out[0] (.names)                                        0.261    19.730
new_n1683.in[3] (.names)                                         0.337    20.067
new_n1683.out[0] (.names)                                        0.261    20.328
n1175.in[2] (.names)                                             0.100    20.428
n1175.out[0] (.names)                                            0.235    20.663
$sdffe~3^Q~20.D[0] (.latch)                                      0.000    20.663
data arrival time                                                         20.663

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.663
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.686


#Path 15
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1661.in[1] (.names)                                         0.100    18.726
new_n1661.out[0] (.names)                                        0.235    18.961
new_n1667.in[0] (.names)                                         0.337    19.298
new_n1667.out[0] (.names)                                        0.235    19.533
n1160.in[1] (.names)                                             0.329    19.862
n1160.out[0] (.names)                                            0.261    20.123
$sdffe~3^Q~17.D[0] (.latch)                                      0.000    20.123
data arrival time                                                         20.123

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.147


#Path 16
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1661.in[1] (.names)                                         0.100    18.726
new_n1661.out[0] (.names)                                        0.235    18.961
new_n1660.in[0] (.names)                                         0.337    19.298
new_n1660.out[0] (.names)                                        0.235    19.533
n1155.in[1] (.names)                                             0.100    19.633
n1155.out[0] (.names)                                            0.261    19.894
$sdffe~3^Q~16.D[0] (.latch)                                      0.000    19.894
data arrival time                                                         19.894

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.894
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.918


#Path 17
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1644_1.in[0] (.names)                                       0.337    18.222
new_n1644_1.out[0] (.names)                                      0.235    18.457
new_n1650.in[0] (.names)                                         0.476    18.933
new_n1650.out[0] (.names)                                        0.235    19.168
n1145.in[1] (.names)                                             0.338    19.506
n1145.out[0] (.names)                                            0.261    19.767
$sdffe~3^Q~14.D[0] (.latch)                                      0.000    19.767
data arrival time                                                         19.767

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.767
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.790


#Path 18
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1644_1.in[0] (.names)                                       0.337    18.222
new_n1644_1.out[0] (.names)                                      0.235    18.457
new_n1643_1.in[3] (.names)                                       0.476    18.933
new_n1643_1.out[0] (.names)                                      0.261    19.194
n1140.in[2] (.names)                                             0.338    19.532
n1140.out[0] (.names)                                            0.235    19.767
$sdffe~3^Q~13.D[0] (.latch)                                      0.000    19.767
data arrival time                                                         19.767

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.767
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.790


#Path 19
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1645.in[1] (.names)                                         0.609    17.624
new_n1645.out[0] (.names)                                        0.261    17.885
new_n1657.in[0] (.names)                                         0.480    18.365
new_n1657.out[0] (.names)                                        0.261    18.626
new_n1654.in[2] (.names)                                         0.100    18.726
new_n1654.out[0] (.names)                                        0.235    18.961
n1150.in[1] (.names)                                             0.100    19.061
n1150.out[0] (.names)                                            0.261    19.322
$sdffe~3^Q~15.D[0] (.latch)                                      0.000    19.322
data arrival time                                                         19.322

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.322
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.346


#Path 20
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1631_1.in[1] (.names)                                       0.100    17.115
new_n1631_1.out[0] (.names)                                      0.235    17.350
new_n1630.in[2] (.names)                                         0.336    17.686
new_n1630.out[0] (.names)                                        0.235    17.921
n1130.in[1] (.names)                                             0.100    18.021
n1130.out[0] (.names)                                            0.261    18.282
$sdffe~3^Q~11.D[0] (.latch)                                      0.000    18.282
data arrival time                                                         18.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.282
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.306


#Path 21
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1631_1.in[1] (.names)                                       0.100    17.115
new_n1631_1.out[0] (.names)                                      0.235    17.350
new_n1638.in[0] (.names)                                         0.100    17.450
new_n1638.out[0] (.names)                                        0.235    17.685
n1135.in[1] (.names)                                             0.332    18.018
n1135.out[0] (.names)                                            0.261    18.279
$sdffe~3^Q~12.D[0] (.latch)                                      0.000    18.279
data arrival time                                                         18.279

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.279
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.302


#Path 22
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1627_1.in[0] (.names)                                       0.476    16.780
new_n1627_1.out[0] (.names)                                      0.235    17.015
new_n1624_1.in[3] (.names)                                       0.100    17.115
new_n1624_1.out[0] (.names)                                      0.261    17.376
n1125.in[2] (.names)                                             0.100    17.476
n1125.out[0] (.names)                                            0.235    17.711
$sdffe~3^Q~10.D[0] (.latch)                                      0.000    17.711
data arrival time                                                         17.711

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.711
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.735


#Path 23
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1621.in[1] (.names)                                         0.476    16.780
new_n1621.out[0] (.names)                                        0.235    17.015
n1120.in[1] (.names)                                             0.340    17.355
n1120.out[0] (.names)                                            0.261    17.616
$sdffe~3^Q~9.D[0] (.latch)                                       0.000    17.616
data arrival time                                                         17.616

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.616
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.640


#Path 24
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1618.in[2] (.names)                                         0.479    16.044
new_n1618.out[0] (.names)                                        0.261    16.305
new_n1615_1.in[2] (.names)                                       0.476    16.780
new_n1615_1.out[0] (.names)                                      0.235    17.015
n1115.in[1] (.names)                                             0.337    17.352
n1115.out[0] (.names)                                            0.261    17.613
$sdffe~3^Q~8.D[0] (.latch)                                       0.000    17.613
data arrival time                                                         17.613

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.613
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.637


#Path 25
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1594.in[1] (.names)                                         2.385    14.582
new_n1594.out[0] (.names)                                        0.261    14.843
new_n1606.in[0] (.names)                                         0.337    15.179
new_n1606.out[0] (.names)                                        0.261    15.440
new_n1605.in[0] (.names)                                         0.100    15.540
new_n1605.out[0] (.names)                                        0.235    15.775
new_n1611_1.in[0] (.names)                                       0.480    16.256
new_n1611_1.out[0] (.names)                                      0.261    16.517
n1110.in[1] (.names)                                             0.309    16.825
n1110.out[0] (.names)                                            0.261    17.086
$sdffe~3^Q~7.D[0] (.latch)                                       0.000    17.086
data arrival time                                                         17.086

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.086
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.110


#Path 26
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1609.in[1] (.names)                                         0.100    15.304
new_n1609.out[0] (.names)                                        0.261    15.565
new_n1604_1.in[1] (.names)                                       0.479    16.044
new_n1604_1.out[0] (.names)                                      0.235    16.279
n1105.in[1] (.names)                                             0.100    16.379
n1105.out[0] (.names)                                            0.261    16.640
$sdffe~3^Q~6.D[0] (.latch)                                       0.000    16.640
data arrival time                                                         16.640

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.640
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.663


#Path 27
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1600_1.in[0] (.names)                                       0.476    15.679
new_n1600_1.out[0] (.names)                                      0.261    15.940
n1100.in[1] (.names)                                             0.338    16.278
n1100.out[0] (.names)                                            0.261    16.539
$sdffe~3^Q~5.D[0] (.latch)                                       0.000    16.539
data arrival time                                                         16.539

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.563


#Path 28
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1589.in[4] (.names)                                         2.385    14.582
new_n1589.out[0] (.names)                                        0.261    14.843
new_n1597.in[1] (.names)                                         0.100    14.943
new_n1597.out[0] (.names)                                        0.261    15.204
new_n1596_1.in[0] (.names)                                       0.476    15.679
new_n1596_1.out[0] (.names)                                      0.235    15.914
n1095.in[1] (.names)                                             0.311    16.225
n1095.out[0] (.names)                                            0.261    16.486
$sdffe~3^Q~4.D[0] (.latch)                                       0.000    16.486
data arrival time                                                         16.486

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.486
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.509


#Path 29
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[1] (multiply)                                     1.523    12.196
new_n1590.in[4] (.names)                                         2.381    14.577
new_n1590.out[0] (.names)                                        0.261    14.838
new_n1588_1.in[1] (.names)                                       0.481    15.319
new_n1588_1.out[0] (.names)                                      0.235    15.554
n1085.in[1] (.names)                                             0.480    16.034
n1085.out[0] (.names)                                            0.261    16.295
$sdffe~3^Q~2.D[0] (.latch)                                       0.000    16.295
data arrival time                                                         16.295

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.319


#Path 30
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[2] (multiply)                                     1.523    12.196
new_n1594.in[1] (.names)                                         2.385    14.582
new_n1594.out[0] (.names)                                        0.261    14.843
new_n1592_1.in[4] (.names)                                       0.481    15.324
new_n1592_1.out[0] (.names)                                      0.261    15.585
n1090.in[1] (.names)                                             0.338    15.923
n1090.out[0] (.names)                                            0.261    16.184
$sdffe~3^Q~3.D[0] (.latch)                                       0.000    16.184
data arrival time                                                         16.184

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.184
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.207


#Path 31
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[0] (multiply)                                     1.523    12.196
new_n1584_1.in[2] (.names)                                       2.377    14.574
new_n1584_1.out[0] (.names)                                      0.261    14.835
n1075.in[2] (.names)                                             0.479    15.314
n1075.out[0] (.names)                                            0.235    15.549
$sdffe~3^Q~0.D[0] (.latch)                                       0.000    15.549
data arrival time                                                         15.549

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.572


#Path 32
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[23] (multiply)                                    1.523     2.938
$mul~15[0].a[23] (multiply)                                      3.358     6.296
$mul~15[0].out[30] (multiply)                                    1.523     7.819
$mul~16[0].a[30] (multiply)                                      2.854    10.673
$mul~16[0].out[0] (multiply)                                     1.523    12.196
new_n1586.in[1] (.names)                                         2.377    14.574
new_n1586.out[0] (.names)                                        0.261    14.835
n1080.in[1] (.names)                                             0.338    15.173
n1080.out[0] (.names)                                            0.261    15.434
$sdffe~3^Q~1.D[0] (.latch)                                       0.000    15.434
data arrival time                                                         15.434

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.457


#Path 33
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1842.in[0] (.names)                                         0.479     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1865.in[2] (.names)                                         0.100    10.510
new_n1865.out[0] (.names)                                        0.261    10.771
new_n1870.in[0] (.names)                                         0.613    11.384
new_n1870.out[0] (.names)                                        0.235    11.619
new_n1872.in[0] (.names)                                         0.100    11.719
new_n1872.out[0] (.names)                                        0.261    11.980
n1513.in[4] (.names)                                             0.100    12.080
n1513.out[0] (.names)                                            0.261    12.341
$sdffe~4^Q~30.D[0] (.latch)                                      0.000    12.341
data arrival time                                                         12.341

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.341
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.365


#Path 34
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1842.in[0] (.names)                                         0.479     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1865.in[2] (.names)                                         0.100    10.510
new_n1865.out[0] (.names)                                        0.261    10.771
new_n1870.in[0] (.names)                                         0.613    11.384
new_n1870.out[0] (.names)                                        0.235    11.619
new_n1874.in[0] (.names)                                         0.100    11.719
new_n1874.out[0] (.names)                                        0.235    11.954
n1518.in[2] (.names)                                             0.100    12.054
n1518.out[0] (.names)                                            0.261    12.315
$sdffe~4^Q~31.D[0] (.latch)                                      0.000    12.315
data arrival time                                                         12.315

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.339


#Path 35
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1842.in[0] (.names)                                         0.479     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1865.in[2] (.names)                                         0.100    10.510
new_n1865.out[0] (.names)                                        0.261    10.771
new_n1870.in[0] (.names)                                         0.613    11.384
new_n1870.out[0] (.names)                                        0.235    11.619
new_n1869.in[1] (.names)                                         0.100    11.719
new_n1869.out[0] (.names)                                        0.261    11.980
n1508.in[2] (.names)                                             0.100    12.080
n1508.out[0] (.names)                                            0.235    12.315
$sdffe~4^Q~29.D[0] (.latch)                                      0.000    12.315
data arrival time                                                         12.315

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.339


#Path 36
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1842.in[0] (.names)                                         0.479     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1865.in[2] (.names)                                         0.100    10.510
new_n1865.out[0] (.names)                                        0.261    10.771
new_n1864.in[0] (.names)                                         0.613    11.384
new_n1864.out[0] (.names)                                        0.235    11.619
n1498.in[1] (.names)                                             0.100    11.719
n1498.out[0] (.names)                                            0.261    11.980
$sdffe~4^Q~27.D[0] (.latch)                                      0.000    11.980
data arrival time                                                         11.980

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.980
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.004


#Path 37
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1842.in[0] (.names)                                         0.479     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1865.in[2] (.names)                                         0.100    10.510
new_n1865.out[0] (.names)                                        0.261    10.771
new_n1867.in[0] (.names)                                         0.613    11.384
new_n1867.out[0] (.names)                                        0.235    11.619
n1503.in[1] (.names)                                             0.100    11.719
n1503.out[0] (.names)                                            0.261    11.980
$sdffe~4^Q~28.D[0] (.latch)                                      0.000    11.980
data arrival time                                                         11.980

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.980
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.004


#Path 38
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1842.in[0] (.names)                                         0.479     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1862.in[2] (.names)                                         0.100    10.510
new_n1862.out[0] (.names)                                        0.235    10.745
new_n1861.in[1] (.names)                                         0.337    11.082
new_n1861.out[0] (.names)                                        0.261    11.343
n1493.in[2] (.names)                                             0.338    11.681
n1493.out[0] (.names)                                            0.235    11.916
$sdffe~4^Q~26.D[0] (.latch)                                      0.000    11.916
data arrival time                                                         11.916

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.916
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.939


#Path 39
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1842.in[0] (.names)                                         0.479     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1852.in[0] (.names)                                         0.340    10.389
new_n1852.out[0] (.names)                                        0.235    10.624
new_n1851.in[1] (.names)                                         0.100    10.724
new_n1851.out[0] (.names)                                        0.261    10.985
n1478.in[2] (.names)                                             0.337    11.322
n1478.out[0] (.names)                                            0.235    11.557
$sdffe~4^Q~23.D[0] (.latch)                                      0.000    11.557
data arrival time                                                         11.557

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.557
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.581


#Path 40
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1842.in[0] (.names)                                         0.479     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1841.in[0] (.names)                                         0.337    10.025
new_n1841.out[0] (.names)                                        0.235    10.260
new_n1840.in[1] (.names)                                         0.100    10.360
new_n1840.out[0] (.names)                                        0.261    10.621
n1463.in[2] (.names)                                             0.603    11.224
n1463.out[0] (.names)                                            0.235    11.459
$sdffe~4^Q~20.D[0] (.latch)                                      0.000    11.459
data arrival time                                                         11.459

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.459
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.483


#Path 41
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1842.in[0] (.names)                                         0.479     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1852.in[0] (.names)                                         0.340    10.389
new_n1852.out[0] (.names)                                        0.235    10.624
new_n1854.in[0] (.names)                                         0.100    10.724
new_n1854.out[0] (.names)                                        0.235    10.959
n1483.in[1] (.names)                                             0.100    11.059
n1483.out[0] (.names)                                            0.261    11.320
$sdffe~4^Q~24.D[0] (.latch)                                      0.000    11.320
data arrival time                                                         11.320

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.320
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.344


#Path 42
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1842.in[0] (.names)                                         0.479     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1841.in[0] (.names)                                         0.337    10.025
new_n1841.out[0] (.names)                                        0.235    10.260
new_n1846.in[0] (.names)                                         0.100    10.360
new_n1846.out[0] (.names)                                        0.235    10.595
n1468.in[1] (.names)                                             0.340    10.935
n1468.out[0] (.names)                                            0.261    11.196
$sdffe~4^Q~21.D[0] (.latch)                                      0.000    11.196
data arrival time                                                         11.196

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.196
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.220


#Path 43
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1842.in[0] (.names)                                         0.479     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1848.in[0] (.names)                                         0.340    10.389
new_n1848.out[0] (.names)                                        0.235    10.624
n1473.in[1] (.names)                                             0.289    10.913
n1473.out[0] (.names)                                            0.261    11.174
$sdffe~4^Q~22.D[0] (.latch)                                      0.000    11.174
data arrival time                                                         11.174

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.174
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.198


#Path 44
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1842.in[0] (.names)                                         0.479     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1856.in[0] (.names)                                         0.100    10.510
new_n1856.out[0] (.names)                                        0.235    10.745
n1488.in[1] (.names)                                             0.100    10.845
n1488.out[0] (.names)                                            0.261    11.106
$sdffe~4^Q~25.D[0] (.latch)                                      0.000    11.106
data arrival time                                                         11.106

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.106
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.130


#Path 45
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1835.in[0] (.names)                                         0.100     9.048
new_n1835.out[0] (.names)                                        0.235     9.283
new_n1838.in[0] (.names)                                         0.340     9.623
new_n1838.out[0] (.names)                                        0.235     9.858
new_n1837.in[1] (.names)                                         0.100     9.958
new_n1837.out[0] (.names)                                        0.261    10.219
n1458.in[2] (.names)                                             0.100    10.319
n1458.out[0] (.names)                                            0.235    10.554
$sdffe~4^Q~19.D[0] (.latch)                                      0.000    10.554
data arrival time                                                         10.554

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.578


#Path 46
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1835.in[0] (.names)                                         0.100     9.048
new_n1835.out[0] (.names)                                        0.235     9.283
new_n1834.in[1] (.names)                                         0.340     9.623
new_n1834.out[0] (.names)                                        0.261     9.884
n1453.in[2] (.names)                                             0.340    10.224
n1453.out[0] (.names)                                            0.235    10.459
$sdffe~4^Q~18.D[0] (.latch)                                      0.000    10.459
data arrival time                                                         10.459

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.459
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.483


#Path 47
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1823.in[2] (.names)                                         0.405     8.657
new_n1823.out[0] (.names)                                        0.235     8.892
new_n1822.in[1] (.names)                                         0.482     9.374
new_n1822.out[0] (.names)                                        0.261     9.635
n1433.in[2] (.names)                                             0.306     9.942
n1433.out[0] (.names)                                            0.235    10.177
$sdffe~4^Q~14.D[0] (.latch)                                      0.000    10.177
data arrival time                                                         10.177

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.177
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.200


#Path 48
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1829.in[0] (.names)                                         0.336     8.949
new_n1829.out[0] (.names)                                        0.235     9.184
new_n1828.in[1] (.names)                                         0.100     9.284
new_n1828.out[0] (.names)                                        0.261     9.545
n1443.in[2] (.names)                                             0.309     9.853
n1443.out[0] (.names)                                            0.235    10.088
$sdffe~4^Q~16.D[0] (.latch)                                      0.000    10.088
data arrival time                                                         10.088

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.088
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.112


#Path 49
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1832.in[0] (.names)                                         0.100     8.713
new_n1832.out[0] (.names)                                        0.235     8.948
new_n1831.in[0] (.names)                                         0.100     9.048
new_n1831.out[0] (.names)                                        0.235     9.283
n1448.in[1] (.names)                                             0.100     9.383
n1448.out[0] (.names)                                            0.261     9.644
$sdffe~4^Q~17.D[0] (.latch)                                      0.000     9.644
data arrival time                                                          9.644

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.644
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.667


#Path 50
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1817.in[0] (.names)                                         0.405     8.657
new_n1817.out[0] (.names)                                        0.235     8.892
n1428.in[1] (.names)                                             0.338     9.230
n1428.out[0] (.names)                                            0.261     9.491
$sdffe~4^Q~13.D[0] (.latch)                                      0.000     9.491
data arrival time                                                          9.491

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.491
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.515


#Path 51
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1818.in[0] (.names)                                         0.428     7.991
new_n1818.out[0] (.names)                                        0.261     8.252
new_n1826.in[2] (.names)                                         0.100     8.352
new_n1826.out[0] (.names)                                        0.261     8.613
new_n1825.in[0] (.names)                                         0.100     8.713
new_n1825.out[0] (.names)                                        0.235     8.948
n1438.in[1] (.names)                                             0.100     9.048
n1438.out[0] (.names)                                            0.261     9.309
$sdffe~4^Q~15.D[0] (.latch)                                      0.000     9.309
data arrival time                                                          9.309

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.309
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.332


#Path 52
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1812.in[0] (.names)                                         0.100     7.663
new_n1812.out[0] (.names)                                        0.235     7.898
n1418.in[1] (.names)                                             0.619     8.517
n1418.out[0] (.names)                                            0.261     8.778
$sdffe~4^Q~11.D[0] (.latch)                                      0.000     8.778
data arrival time                                                          8.778

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.778
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.801


#Path 53
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1815.in[0] (.names)                                         0.100     7.663
new_n1815.out[0] (.names)                                        0.235     7.898
new_n1814.in[1] (.names)                                         0.100     7.998
new_n1814.out[0] (.names)                                        0.261     8.259
n1423.in[2] (.names)                                             0.100     8.359
n1423.out[0] (.names)                                            0.235     8.594
$sdffe~4^Q~12.D[0] (.latch)                                      0.000     8.594
data arrival time                                                          8.594

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.617


#Path 54
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1810.in[0] (.names)                                         0.403     7.328
new_n1810.out[0] (.names)                                        0.235     7.563
new_n1809.in[1] (.names)                                         0.100     7.663
new_n1809.out[0] (.names)                                        0.261     7.924
n1413.in[2] (.names)                                             0.338     8.262
n1413.out[0] (.names)                                            0.235     8.497
$sdffe~4^Q~10.D[0] (.latch)                                      0.000     8.497
data arrival time                                                          8.497

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.520


#Path 55
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.258     1.258
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.519
new_n1470.in[0] (.names)                                                                                                              0.100     1.619
new_n1470.out[0] (.names)                                                                                                             0.235     1.854
new_n1475.in[0] (.names)                                                                                                              0.100     1.954
new_n1475.out[0] (.names)                                                                                                             0.235     2.189
new_n1480.in[0] (.names)                                                                                                              0.100     2.289
new_n1480.out[0] (.names)                                                                                                             0.235     2.524
new_n1483_1.in[0] (.names)                                                                                                            0.337     2.861
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.096
new_n1491.in[0] (.names)                                                                                                              0.476     3.572
new_n1491.out[0] (.names)                                                                                                             0.261     3.833
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.933
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.194
new_n1505.in[0] (.names)                                                                                                              0.100     4.294
new_n1505.out[0] (.names)                                                                                                             0.235     4.529
new_n1515.in[0] (.names)                                                                                                              0.620     5.149
new_n1515.out[0] (.names)                                                                                                             0.261     5.410
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.510
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.771
new_n1529.in[0] (.names)                                                                                                              0.100     5.871
new_n1529.out[0] (.names)                                                                                                             0.235     6.106
new_n1537.in[0] (.names)                                                                                                              0.100     6.206
new_n1537.out[0] (.names)                                                                                                             0.261     6.467
new_n1545.in[2] (.names)                                                                                                              0.623     7.090
new_n1545.out[0] (.names)                                                                                                             0.261     7.351
new_n1547_1.in[0] (.names)                                                                                                            0.100     7.451
new_n1547_1.out[0] (.names)                                                                                                           0.261     7.712
n932.in[4] (.names)                                                                                                                   0.100     7.812
n932.out[0] (.names)                                                                                                                  0.261     8.073
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch)                         0.000     8.073
data arrival time                                                                                                                               8.073

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.073
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.097


#Path 56
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.258     1.258
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.519
new_n1470.in[0] (.names)                                                                                                              0.100     1.619
new_n1470.out[0] (.names)                                                                                                             0.235     1.854
new_n1475.in[0] (.names)                                                                                                              0.100     1.954
new_n1475.out[0] (.names)                                                                                                             0.235     2.189
new_n1480.in[0] (.names)                                                                                                              0.100     2.289
new_n1480.out[0] (.names)                                                                                                             0.235     2.524
new_n1483_1.in[0] (.names)                                                                                                            0.337     2.861
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.096
new_n1491.in[0] (.names)                                                                                                              0.476     3.572
new_n1491.out[0] (.names)                                                                                                             0.261     3.833
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.933
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.194
new_n1505.in[0] (.names)                                                                                                              0.100     4.294
new_n1505.out[0] (.names)                                                                                                             0.235     4.529
new_n1515.in[0] (.names)                                                                                                              0.620     5.149
new_n1515.out[0] (.names)                                                                                                             0.261     5.410
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.510
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.771
new_n1529.in[0] (.names)                                                                                                              0.100     5.871
new_n1529.out[0] (.names)                                                                                                             0.235     6.106
new_n1537.in[0] (.names)                                                                                                              0.100     6.206
new_n1537.out[0] (.names)                                                                                                             0.261     6.467
new_n1545.in[2] (.names)                                                                                                              0.623     7.090
new_n1545.out[0] (.names)                                                                                                             0.261     7.351
new_n1549.in[0] (.names)                                                                                                              0.100     7.451
new_n1549.out[0] (.names)                                                                                                             0.235     7.686
n937.in[2] (.names)                                                                                                                   0.100     7.786
n937.out[0] (.names)                                                                                                                  0.261     8.047
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch)                         0.000     8.047
data arrival time                                                                                                                               8.047

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.047
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.071


#Path 57
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.258     1.258
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.519
new_n1470.in[0] (.names)                                                                                                              0.100     1.619
new_n1470.out[0] (.names)                                                                                                             0.235     1.854
new_n1475.in[0] (.names)                                                                                                              0.100     1.954
new_n1475.out[0] (.names)                                                                                                             0.235     2.189
new_n1480.in[0] (.names)                                                                                                              0.100     2.289
new_n1480.out[0] (.names)                                                                                                             0.235     2.524
new_n1483_1.in[0] (.names)                                                                                                            0.337     2.861
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.096
new_n1491.in[0] (.names)                                                                                                              0.476     3.572
new_n1491.out[0] (.names)                                                                                                             0.261     3.833
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.933
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.194
new_n1505.in[0] (.names)                                                                                                              0.100     4.294
new_n1505.out[0] (.names)                                                                                                             0.235     4.529
new_n1515.in[0] (.names)                                                                                                              0.620     5.149
new_n1515.out[0] (.names)                                                                                                             0.261     5.410
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.510
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.771
new_n1529.in[0] (.names)                                                                                                              0.100     5.871
new_n1529.out[0] (.names)                                                                                                             0.235     6.106
new_n1537.in[0] (.names)                                                                                                              0.100     6.206
new_n1537.out[0] (.names)                                                                                                             0.261     6.467
new_n1545.in[2] (.names)                                                                                                              0.623     7.090
new_n1545.out[0] (.names)                                                                                                             0.261     7.351
new_n1544_1.in[0] (.names)                                                                                                            0.100     7.451
new_n1544_1.out[0] (.names)                                                                                                           0.235     7.686
n927.in[1] (.names)                                                                                                                   0.100     7.786
n927.out[0] (.names)                                                                                                                  0.261     8.047
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch)                         0.000     8.047
data arrival time                                                                                                                               8.047

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.047
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.071


#Path 58
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.258     1.258
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.519
new_n1470.in[0] (.names)                                                                                                              0.100     1.619
new_n1470.out[0] (.names)                                                                                                             0.235     1.854
new_n1475.in[0] (.names)                                                                                                              0.100     1.954
new_n1475.out[0] (.names)                                                                                                             0.235     2.189
new_n1480.in[0] (.names)                                                                                                              0.100     2.289
new_n1480.out[0] (.names)                                                                                                             0.235     2.524
new_n1483_1.in[0] (.names)                                                                                                            0.337     2.861
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.096
new_n1491.in[0] (.names)                                                                                                              0.476     3.572
new_n1491.out[0] (.names)                                                                                                             0.261     3.833
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.933
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.194
new_n1505.in[0] (.names)                                                                                                              0.100     4.294
new_n1505.out[0] (.names)                                                                                                             0.235     4.529
new_n1515.in[0] (.names)                                                                                                              0.620     5.149
new_n1515.out[0] (.names)                                                                                                             0.261     5.410
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.510
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.771
new_n1529.in[0] (.names)                                                                                                              0.100     5.871
new_n1529.out[0] (.names)                                                                                                             0.235     6.106
new_n1537.in[0] (.names)                                                                                                              0.100     6.206
new_n1537.out[0] (.names)                                                                                                             0.261     6.467
new_n1542.in[2] (.names)                                                                                                              0.623     7.090
new_n1542.out[0] (.names)                                                                                                             0.235     7.325
new_n1541.in[1] (.names)                                                                                                              0.100     7.425
new_n1541.out[0] (.names)                                                                                                             0.261     7.686
n922.in[2] (.names)                                                                                                                   0.100     7.786
n922.out[0] (.names)                                                                                                                  0.235     8.021
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch)                         0.000     8.021
data arrival time                                                                                                                               8.021

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.021
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.045


#Path 59
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1807.in[0] (.names)                                         0.100     6.689
new_n1807.out[0] (.names)                                        0.235     6.924
new_n1806.in[1] (.names)                                         0.403     7.328
new_n1806.out[0] (.names)                                        0.261     7.589
n1408.in[2] (.names)                                             0.100     7.689
n1408.out[0] (.names)                                            0.235     7.924
$sdffe~4^Q~9.D[0] (.latch)                                       0.000     7.924
data arrival time                                                          7.924

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.924
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.947


#Path 60
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.634     3.355
new_n1430.out[0] (.names)                                                                                                             0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.338
new_n1427.in[1] (.names)                                                                                                              0.100     4.438
new_n1427.out[0] (.names)                                                                                                             0.261     4.699
n1070.in[0] (.names)                                                                                                                  0.742     5.440
n1070.out[0] (.names)                                                                                                                 0.235     5.675
new_n1495.in[5] (.names)                                                                                                              1.038     6.713
new_n1495.out[0] (.names)                                                                                                             0.261     6.974
n852.in[2] (.names)                                                                                                                   0.629     7.603
n852.out[0] (.names)                                                                                                                  0.235     7.838
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch)                         0.000     7.838
data arrival time                                                                                                                               7.838

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.838
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.862


#Path 61
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.634     3.355
new_n1430.out[0] (.names)                                                                                                             0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.338
new_n1427.in[1] (.names)                                                                                                              0.100     4.438
new_n1427.out[0] (.names)                                                                                                             0.261     4.699
n1070.in[0] (.names)                                                                                                                  0.742     5.440
n1070.out[0] (.names)                                                                                                                 0.235     5.675
new_n1507.in[5] (.names)                                                                                                              1.037     6.712
new_n1507.out[0] (.names)                                                                                                             0.261     6.973
n872.in[2] (.names)                                                                                                                   0.483     7.456
n872.out[0] (.names)                                                                                                                  0.235     7.691
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch)                         0.000     7.691
data arrival time                                                                                                                               7.691

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.691
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.715


#Path 62
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.258     1.258
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.519
new_n1470.in[0] (.names)                                                                                                              0.100     1.619
new_n1470.out[0] (.names)                                                                                                             0.235     1.854
new_n1475.in[0] (.names)                                                                                                              0.100     1.954
new_n1475.out[0] (.names)                                                                                                             0.235     2.189
new_n1480.in[0] (.names)                                                                                                              0.100     2.289
new_n1480.out[0] (.names)                                                                                                             0.235     2.524
new_n1483_1.in[0] (.names)                                                                                                            0.337     2.861
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.096
new_n1491.in[0] (.names)                                                                                                              0.476     3.572
new_n1491.out[0] (.names)                                                                                                             0.261     3.833
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.933
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.194
new_n1505.in[0] (.names)                                                                                                              0.100     4.294
new_n1505.out[0] (.names)                                                                                                             0.235     4.529
new_n1515.in[0] (.names)                                                                                                              0.620     5.149
new_n1515.out[0] (.names)                                                                                                             0.261     5.410
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.510
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.771
new_n1529.in[0] (.names)                                                                                                              0.100     5.871
new_n1529.out[0] (.names)                                                                                                             0.235     6.106
new_n1537.in[0] (.names)                                                                                                              0.100     6.206
new_n1537.out[0] (.names)                                                                                                             0.261     6.467
new_n1536_1.in[0] (.names)                                                                                                            0.623     7.090
new_n1536_1.out[0] (.names)                                                                                                           0.235     7.325
n917.in[1] (.names)                                                                                                                   0.100     7.425
n917.out[0] (.names)                                                                                                                  0.261     7.686
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch)                         0.000     7.686
data arrival time                                                                                                                               7.686

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.686
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.710


#Path 63
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
n1070.in[0] (.names)                                                                                                                 0.742     5.440
n1070.out[0] (.names)                                                                                                                0.235     5.675
new_n1791.in[5] (.names)                                                                                                             1.154     6.829
new_n1791.out[0] (.names)                                                                                                            0.261     7.090
n1378.in[2] (.names)                                                                                                                 0.338     7.428
n1378.out[0] (.names)                                                                                                                0.235     7.663
$sdffe~4^Q~3.D[0] (.latch)                                                                                                           0.000     7.663
data arrival time                                                                                                                              7.663

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                                                                                         0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.663
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.687


#Path 64
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
n1070.in[0] (.names)                                                                                                                 0.742     5.440
n1070.out[0] (.names)                                                                                                                0.235     5.675
new_n1796.in[5] (.names)                                                                                                             1.154     6.829
new_n1796.out[0] (.names)                                                                                                            0.261     7.090
n1388.in[2] (.names)                                                                                                                 0.337     7.427
n1388.out[0] (.names)                                                                                                                0.235     7.662
$sdffe~4^Q~5.D[0] (.latch)                                                                                                           0.000     7.662
data arrival time                                                                                                                              7.662

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                                                                                         0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.662
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.686


#Path 65
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.634     3.355
new_n1430.out[0] (.names)                                                                                                             0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.338
new_n1427.in[1] (.names)                                                                                                              0.100     4.438
new_n1427.out[0] (.names)                                                                                                             0.261     4.699
n1070.in[0] (.names)                                                                                                                  0.742     5.440
n1070.out[0] (.names)                                                                                                                 0.235     5.675
new_n1519_1.in[5] (.names)                                                                                                            1.037     6.712
new_n1519_1.out[0] (.names)                                                                                                           0.261     6.973
n887.in[2] (.names)                                                                                                                   0.340     7.313
n887.out[0] (.names)                                                                                                                  0.235     7.548
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch)                         0.000     7.548
data arrival time                                                                                                                               7.548

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.548
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.572


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.634     3.355
new_n1430.out[0] (.names)                                                                                                             0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.338
new_n1427.in[1] (.names)                                                                                                              0.100     4.438
new_n1427.out[0] (.names)                                                                                                             0.261     4.699
n1070.in[0] (.names)                                                                                                                  0.742     5.440
n1070.out[0] (.names)                                                                                                                 0.235     5.675
new_n1501.in[5] (.names)                                                                                                              1.038     6.713
new_n1501.out[0] (.names)                                                                                                             0.261     6.974
n862.in[2] (.names)                                                                                                                   0.338     7.312
n862.out[0] (.names)                                                                                                                  0.235     7.547
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch)                         0.000     7.547
data arrival time                                                                                                                               7.547

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.547
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.571


#Path 67
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.634     3.355
new_n1430.out[0] (.names)                                                                                                             0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.338
new_n1427.in[1] (.names)                                                                                                              0.100     4.438
new_n1427.out[0] (.names)                                                                                                             0.261     4.699
n1070.in[0] (.names)                                                                                                                  0.742     5.440
n1070.out[0] (.names)                                                                                                                 0.235     5.675
new_n1487.in[5] (.names)                                                                                                              1.038     6.713
new_n1487.out[0] (.names)                                                                                                             0.261     6.974
n842.in[2] (.names)                                                                                                                   0.337     7.311
n842.out[0] (.names)                                                                                                                  0.235     7.546
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch)                         0.000     7.546
data arrival time                                                                                                                               7.546

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.546
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.569


#Path 68
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.634     3.355
new_n1430.out[0] (.names)                                                                                                             0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.338
new_n1427.in[1] (.names)                                                                                                              0.100     4.438
new_n1427.out[0] (.names)                                                                                                             0.261     4.699
n1070.in[0] (.names)                                                                                                                  0.742     5.440
n1070.out[0] (.names)                                                                                                                 0.235     5.675
new_n1513_1.in[5] (.names)                                                                                                            1.037     6.712
new_n1513_1.out[0] (.names)                                                                                                           0.261     6.973
n882.in[2] (.names)                                                                                                                   0.338     7.311
n882.out[0] (.names)                                                                                                                  0.235     7.546
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch)                         0.000     7.546
data arrival time                                                                                                                               7.546

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.546
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.569


#Path 69
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.634     3.355
new_n1430.out[0] (.names)                                                                                                             0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.338
new_n1427.in[1] (.names)                                                                                                              0.100     4.438
new_n1427.out[0] (.names)                                                                                                             0.261     4.699
n1070.in[0] (.names)                                                                                                                  0.742     5.440
n1070.out[0] (.names)                                                                                                                 0.235     5.675
new_n1525.in[5] (.names)                                                                                                              1.037     6.712
new_n1525.out[0] (.names)                                                                                                             0.261     6.973
n897.in[2] (.names)                                                                                                                   0.337     7.310
n897.out[0] (.names)                                                                                                                  0.235     7.545
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch)                         0.000     7.545
data arrival time                                                                                                                               7.545

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.545
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.568


#Path 70
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.258     1.258
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.519
new_n1470.in[0] (.names)                                                                                                              0.100     1.619
new_n1470.out[0] (.names)                                                                                                             0.235     1.854
new_n1475.in[0] (.names)                                                                                                              0.100     1.954
new_n1475.out[0] (.names)                                                                                                             0.235     2.189
new_n1480.in[0] (.names)                                                                                                              0.100     2.289
new_n1480.out[0] (.names)                                                                                                             0.235     2.524
new_n1483_1.in[0] (.names)                                                                                                            0.337     2.861
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.096
new_n1491.in[0] (.names)                                                                                                              0.476     3.572
new_n1491.out[0] (.names)                                                                                                             0.261     3.833
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.933
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.194
new_n1505.in[0] (.names)                                                                                                              0.100     4.294
new_n1505.out[0] (.names)                                                                                                             0.235     4.529
new_n1515.in[0] (.names)                                                                                                              0.620     5.149
new_n1515.out[0] (.names)                                                                                                             0.261     5.410
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.510
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.771
new_n1529.in[0] (.names)                                                                                                              0.100     5.871
new_n1529.out[0] (.names)                                                                                                             0.235     6.106
new_n1534.in[0] (.names)                                                                                                              0.485     6.590
new_n1534.out[0] (.names)                                                                                                             0.235     6.825
new_n1533.in[1] (.names)                                                                                                              0.100     6.925
new_n1533.out[0] (.names)                                                                                                             0.261     7.186
n912.in[2] (.names)                                                                                                                   0.100     7.286
n912.out[0] (.names)                                                                                                                  0.235     7.521
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch)                         0.000     7.521
data arrival time                                                                                                                               7.521

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.521
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.545


#Path 71
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1801.in[1] (.names)                                         0.331     6.921
new_n1801.out[0] (.names)                                        0.261     7.182
n1398.in[2] (.names)                                             0.100     7.282
n1398.out[0] (.names)                                            0.235     7.517
$sdffe~4^Q~7.D[0] (.latch)                                       0.000     7.517
data arrival time                                                          7.517

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.517
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.540


#Path 72
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1802.in[0] (.names)                                         0.100     6.354
new_n1802.out[0] (.names)                                        0.235     6.589
new_n1804.in[0] (.names)                                         0.100     6.689
new_n1804.out[0] (.names)                                        0.235     6.924
n1403.in[1] (.names)                                             0.288     7.212
n1403.out[0] (.names)                                            0.261     7.473
$sdffe~4^Q~8.D[0] (.latch)                                       0.000     7.473
data arrival time                                                          7.473

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.473
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.497


#Path 73
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
n1070.in[0] (.names)                                                                                                                 0.742     5.440
n1070.out[0] (.names)                                                                                                                0.235     5.675
new_n1474_1.in[5] (.names)                                                                                                           1.181     6.856
new_n1474_1.out[0] (.names)                                                                                                          0.261     7.117
n817.in[2] (.names)                                                                                                                  0.100     7.217
n817.out[0] (.names)                                                                                                                 0.235     7.452
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch)                         0.000     7.452
data arrival time                                                                                                                              7.452

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.452
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.476


#Path 74
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
n1070.in[0] (.names)                                                                                                                 0.742     5.440
n1070.out[0] (.names)                                                                                                                0.235     5.675
new_n1479_1.in[5] (.names)                                                                                                           1.181     6.856
new_n1479_1.out[0] (.names)                                                                                                          0.261     7.117
n827.in[2] (.names)                                                                                                                  0.100     7.217
n827.out[0] (.names)                                                                                                                 0.235     7.452
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch)                         0.000     7.452
data arrival time                                                                                                                              7.452

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.452
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.476


#Path 75
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
n1070.in[0] (.names)                                                                                                                 0.742     5.440
n1070.out[0] (.names)                                                                                                                0.235     5.675
new_n1462.in[5] (.names)                                                                                                             0.748     6.423
new_n1462.out[0] (.names)                                                                                                            0.261     6.684
n797.in[2] (.names)                                                                                                                  0.481     7.165
n797.out[0] (.names)                                                                                                                 0.235     7.400
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch)                         0.000     7.400
data arrival time                                                                                                                              7.400

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.400
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.424


#Path 76
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.634     3.355
new_n1430.out[0] (.names)                                                                                                             0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.338
new_n1427.in[1] (.names)                                                                                                              0.100     4.438
new_n1427.out[0] (.names)                                                                                                             0.261     4.699
n1070.in[0] (.names)                                                                                                                  0.742     5.440
n1070.out[0] (.names)                                                                                                                 0.235     5.675
new_n1482.in[5] (.names)                                                                                                              1.038     6.713
new_n1482.out[0] (.names)                                                                                                             0.261     6.974
n832.in[2] (.names)                                                                                                                   0.100     7.074
n832.out[0] (.names)                                                                                                                  0.235     7.309
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch)                         0.000     7.309
data arrival time                                                                                                                               7.309

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.309
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.333


#Path 77
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.634     3.355
new_n1430.out[0] (.names)                                                                                                             0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.338
new_n1427.in[1] (.names)                                                                                                              0.100     4.438
new_n1427.out[0] (.names)                                                                                                             0.261     4.699
n1070.in[0] (.names)                                                                                                                  0.742     5.440
n1070.out[0] (.names)                                                                                                                 0.235     5.675
new_n1510.in[5] (.names)                                                                                                              1.037     6.712
new_n1510.out[0] (.names)                                                                                                             0.261     6.973
n877.in[2] (.names)                                                                                                                   0.100     7.073
n877.out[0] (.names)                                                                                                                  0.235     7.308
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch)                         0.000     7.308
data arrival time                                                                                                                               7.308

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.308
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.332


#Path 78
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
n1070.in[0] (.names)                                                                                                                 0.742     5.440
n1070.out[0] (.names)                                                                                                                0.235     5.675
new_n1469_1.in[5] (.names)                                                                                                           0.748     6.423
new_n1469_1.out[0] (.names)                                                                                                          0.261     6.684
n807.in[2] (.names)                                                                                                                  0.337     7.021
n807.out[0] (.names)                                                                                                                 0.235     7.256
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch)                         0.000     7.256
data arrival time                                                                                                                              7.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.280


#Path 79
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.634     3.355
new_n1430.out[0] (.names)                                                                                                             0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.338
new_n1427.in[1] (.names)                                                                                                              0.100     4.438
new_n1427.out[0] (.names)                                                                                                             0.261     4.699
n1070.in[0] (.names)                                                                                                                  0.742     5.440
n1070.out[0] (.names)                                                                                                                 0.235     5.675
n907.in[5] (.names)                                                                                                                   1.172     6.847
n907.out[0] (.names)                                                                                                                  0.261     7.108
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch)                         0.000     7.108
data arrival time                                                                                                                               7.108

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.108
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.132


#Path 80
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.634     3.355
new_n1430.out[0] (.names)                                                                                                             0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.338
new_n1427.in[1] (.names)                                                                                                              0.100     4.438
new_n1427.out[0] (.names)                                                                                                             0.261     4.699
n1070.in[0] (.names)                                                                                                                  0.742     5.440
n1070.out[0] (.names)                                                                                                                 0.235     5.675
n902.in[5] (.names)                                                                                                                   1.172     6.847
n902.out[0] (.names)                                                                                                                  0.261     7.108
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch)                         0.000     7.108
data arrival time                                                                                                                               7.108

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.108
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.132


#Path 81
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.634     3.355
new_n1430.out[0] (.names)                                                                                                             0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.338
new_n1427.in[1] (.names)                                                                                                              0.100     4.438
new_n1427.out[0] (.names)                                                                                                             0.261     4.699
n1070.in[0] (.names)                                                                                                                  0.742     5.440
n1070.out[0] (.names)                                                                                                                 0.235     5.675
n892.in[5] (.names)                                                                                                                   1.172     6.847
n892.out[0] (.names)                                                                                                                  0.261     7.108
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch)                         0.000     7.108
data arrival time                                                                                                                               7.108

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.108
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.132


#Path 82
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1789.in[2] (.names)                                         2.720     5.658
new_n1789.out[0] (.names)                                        0.261     5.919
n1373.in[1] (.names)                                             0.902     6.821
n1373.out[0] (.names)                                            0.261     7.082
$sdffe~4^Q~2.D[0] (.latch)                                       0.000     7.082
data arrival time                                                          7.082

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.082
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.106


#Path 83
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.249     1.415
$mul~14[0].out[1] (multiply)                                     1.523     2.938
new_n1792.in[0] (.names)                                         2.720     5.658
new_n1792.out[0] (.names)                                        0.261     5.919
new_n1797.in[0] (.names)                                         0.100     6.019
new_n1797.out[0] (.names)                                        0.235     6.254
new_n1799.in[0] (.names)                                         0.100     6.354
new_n1799.out[0] (.names)                                        0.235     6.589
n1393.in[1] (.names)                                             0.100     6.689
n1393.out[0] (.names)                                            0.261     6.950
$sdffe~4^Q~6.D[0] (.latch)                                       0.000     6.950
data arrival time                                                          6.950

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.950
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.974


#Path 84
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n1531.in[2] (.names)                                                                                                                 0.893     6.597
n1531.out[0] (.names)                                                                                                                0.235     6.832
Youtport~2.D[0] (.latch)                                                                                                             0.000     6.832
data arrival time                                                                                                                              6.832

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~2.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.832
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.856


#Path 85
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n1523.in[2] (.names)                                                                                                                 0.893     6.597
n1523.out[0] (.names)                                                                                                                0.235     6.832
Youtport~0.D[0] (.latch)                                                                                                             0.000     6.832
data arrival time                                                                                                                              6.832

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~0.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.832
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.856


#Path 86
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n1527.in[2] (.names)                                                                                                                 0.893     6.597
n1527.out[0] (.names)                                                                                                                0.235     6.832
Youtport~1.D[0] (.latch)                                                                                                             0.000     6.832
data arrival time                                                                                                                              6.832

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~1.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.832
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.856


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n1535.in[2] (.names)                                                                                                                 0.893     6.597
n1535.out[0] (.names)                                                                                                                0.235     6.832
Youtport~3.D[0] (.latch)                                                                                                             0.000     6.832
data arrival time                                                                                                                              6.832

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~3.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.832
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.856


#Path 88
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n1543.in[2] (.names)                                                                                                                 0.893     6.597
n1543.out[0] (.names)                                                                                                                0.235     6.832
Youtport~5.D[0] (.latch)                                                                                                             0.000     6.832
data arrival time                                                                                                                              6.832

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~5.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.832
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.856


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n1551.in[2] (.names)                                                                                                                 0.893     6.597
n1551.out[0] (.names)                                                                                                                0.235     6.832
Youtport~7.D[0] (.latch)                                                                                                             0.000     6.832
data arrival time                                                                                                                              6.832

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~7.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.832
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.856


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n1555.in[2] (.names)                                                                                                                 0.893     6.597
n1555.out[0] (.names)                                                                                                                0.235     6.832
Youtport~8.D[0] (.latch)                                                                                                             0.000     6.832
data arrival time                                                                                                                              6.832

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~8.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.832
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.856


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n1615.in[2] (.names)                                                                                                                 0.885     6.589
n1615.out[0] (.names)                                                                                                                0.235     6.824
Youtport~23.D[0] (.latch)                                                                                                            0.000     6.824
data arrival time                                                                                                                              6.824

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~23.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.824
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.848


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n1006.in[2] (.names)                                                                                                                 0.885     6.589
n1006.out[0] (.names)                                                                                                                0.235     6.824
Xoutport~16.D[0] (.latch)                                                                                                            0.000     6.824
data arrival time                                                                                                                              6.824

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~16.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.824
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.848


#Path 93
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n1627.in[2] (.names)                                                                                                                 0.885     6.589
n1627.out[0] (.names)                                                                                                                0.235     6.824
Youtport~26.D[0] (.latch)                                                                                                            0.000     6.824
data arrival time                                                                                                                              6.824

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~26.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.824
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.848


#Path 94
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n1002.in[2] (.names)                                                                                                                 0.885     6.589
n1002.out[0] (.names)                                                                                                                0.235     6.824
Xoutport~15.D[0] (.latch)                                                                                                            0.000     6.824
data arrival time                                                                                                                              6.824

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~15.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.824
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.848


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n998.in[2] (.names)                                                                                                                  0.885     6.589
n998.out[0] (.names)                                                                                                                 0.235     6.824
Xoutport~14.D[0] (.latch)                                                                                                            0.000     6.824
data arrival time                                                                                                                              6.824

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~14.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.824
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.848


#Path 96
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n1619.in[2] (.names)                                                                                                                 0.885     6.589
n1619.out[0] (.names)                                                                                                                0.235     6.824
Youtport~24.D[0] (.latch)                                                                                                            0.000     6.824
data arrival time                                                                                                                              6.824

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~24.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.824
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.848


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n994.in[2] (.names)                                                                                                                  0.885     6.589
n994.out[0] (.names)                                                                                                                 0.235     6.824
Xoutport~13.D[0] (.latch)                                                                                                            0.000     6.824
data arrival time                                                                                                                              6.824

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~13.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.824
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.848


#Path 98
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n958.in[2] (.names)                                                                                                                  0.885     6.589
n958.out[0] (.names)                                                                                                                 0.235     6.824
Xoutport~4.D[0] (.latch)                                                                                                             0.000     6.824
data arrival time                                                                                                                              6.824

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~4.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.824
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.848


#Path 99
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n990.in[2] (.names)                                                                                                                  0.885     6.589
n990.out[0] (.names)                                                                                                                 0.235     6.824
Xoutport~12.D[0] (.latch)                                                                                                            0.000     6.824
data arrival time                                                                                                                              6.824

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~12.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.824
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.848


#Path 100
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.634     3.355
new_n1430.out[0] (.names)                                                                                                            0.261     3.616
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.716
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.977
new_n1428_1.in[0] (.names)                                                                                                           0.100     4.077
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.338
new_n1427.in[1] (.names)                                                                                                             0.100     4.438
new_n1427.out[0] (.names)                                                                                                            0.261     4.699
new_n1465.in[1] (.names)                                                                                                             0.771     5.470
new_n1465.out[0] (.names)                                                                                                            0.235     5.705
n1611.in[2] (.names)                                                                                                                 0.885     6.589
n1611.out[0] (.names)                                                                                                                0.235     6.824
Youtport~22.D[0] (.latch)                                                                                                            0.000     6.824
data arrival time                                                                                                                              6.824

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~22.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.824
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.848


#End of timing report
