// Seed: 3743896740
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input tri0 id_2,
    input wire id_3,
    input tri1 id_4,
    output uwire id_5,
    input supply0 id_6,
    output supply0 id_7,
    input wand id_8,
    output supply0 id_9,
    output supply1 id_10,
    output tri1 id_11
);
  module_0 modCall_1 ();
  id_13 :
  assert property (@(id_4 == -1) id_3)
  else;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  module_0 modCall_1 ();
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_11 = id_6;
endmodule
