Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 24 10:55:24 2024
| Host         : ALEXIVENSKY1668 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.738        0.000                      0                 1395        0.046        0.000                      0                 1395        4.020        0.000                       0                   679  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.738        0.000                      0                 1395        0.046        0.000                      0                 1395        4.020        0.000                       0                   679  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 2.385ns (26.455%)  route 6.630ns (73.545%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/Q
                         net (fo=5, routed)           0.694     4.164    design_1_i/adder_subtractor_0/A[4]
    SLICE_X30Y93         LUT3 (Prop_lut3_I2_O)        0.295     4.459 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.689     5.149    design_1_i/adder_subtractor_0/U0/F[4].adders/x1__0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.282     5.555    design_1_i/adder_subtractor_0/x3__4
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.679 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.299     5.978    design_1_i/adder_subtractor_0/U0/C_7
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     6.102 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.299     6.401    design_1_i/adder_subtractor_0/x3__9
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.417     6.941    design_1_i/adder_subtractor_0/U0/C_12
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.065 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/adder_subtractor_0/x3__14
    SLICE_X29Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.338 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.462     7.800    design_1_i/adder_subtractor_0/U0/C_17
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.924 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.446     8.370    design_1_i/adder_subtractor_0/x3__19
    SLICE_X30Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.494 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_3/O
                         net (fo=2, routed)           0.447     8.941    design_1_i/adder_subtractor_0/U0/C_22
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.065 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.263     9.328    design_1_i/adder_subtractor_0/U0/C_24
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.452 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_1/O
                         net (fo=2, routed)           0.461     9.913    design_1_i/adder_subtractor_0/U0/C_26
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.037 r  design_1_i/adder_subtractor_0/S[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.569    10.606    design_1_i/adder_subtractor_0/U0/C_28
    SLICE_X31Y97         LUT4 (Prop_lut4_I0_O)        0.124    10.730 r  design_1_i/adder_subtractor_0/S[28]_INST_0/O
                         net (fo=1, routed)           0.669    11.399    design_1_i/axi_regmap_0/U0/REG0_IN[28]
    SLICE_X30Y97         LUT2 (Prop_lut2_I1_O)        0.124    11.523 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[28]_INST_0/O
                         net (fo=1, routed)           0.484    12.007    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.522    12.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X26Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.746    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 2.509ns (28.950%)  route 6.158ns (71.050%))
  Logic Levels:           15  (LUT3=2 LUT6=13)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/Q
                         net (fo=5, routed)           0.694     4.164    design_1_i/adder_subtractor_0/A[4]
    SLICE_X30Y93         LUT3 (Prop_lut3_I2_O)        0.295     4.459 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.689     5.149    design_1_i/adder_subtractor_0/U0/F[4].adders/x1__0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.282     5.555    design_1_i/adder_subtractor_0/x3__4
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.679 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.299     5.978    design_1_i/adder_subtractor_0/U0/C_7
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     6.102 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.299     6.401    design_1_i/adder_subtractor_0/x3__9
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.417     6.941    design_1_i/adder_subtractor_0/U0/C_12
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.065 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/adder_subtractor_0/x3__14
    SLICE_X29Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.338 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.462     7.800    design_1_i/adder_subtractor_0/U0/C_17
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.924 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.446     8.370    design_1_i/adder_subtractor_0/x3__19
    SLICE_X30Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.494 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_3/O
                         net (fo=2, routed)           0.183     8.677    design_1_i/adder_subtractor_0/U0/C_22
    SLICE_X30Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.801 r  design_1_i/adder_subtractor_0/S[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.282     9.083    design_1_i/adder_subtractor_0/x3__24
    SLICE_X30Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.207 r  design_1_i/adder_subtractor_0/S[31]_INST_0_i_5/O
                         net (fo=2, routed)           0.463     9.670    design_1_i/adder_subtractor_0/U0/C_27
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.794 r  design_1_i/adder_subtractor_0/c_out_INST_0_i_2/O
                         net (fo=1, routed)           0.263    10.057    design_1_i/adder_subtractor_0/x3__29
    SLICE_X31Y96         LUT6 (Prop_lut6_I1_O)        0.124    10.181 r  design_1_i/adder_subtractor_0/c_out_INST_0/O
                         net (fo=1, routed)           0.432    10.614    design_1_i/axi_regmap_0/U0/REG2_IN[0]
    SLICE_X30Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.738 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.466    11.203    design_1_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0_i_1_n_0
    SLICE_X30Y95         LUT3 (Prop_lut3_I2_O)        0.124    11.327 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0/O
                         net (fo=1, routed)           0.331    11.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y94         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.770    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 2.385ns (27.312%)  route 6.347ns (72.688%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT6=12)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/Q
                         net (fo=5, routed)           0.694     4.164    design_1_i/adder_subtractor_0/A[4]
    SLICE_X30Y93         LUT3 (Prop_lut3_I2_O)        0.295     4.459 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.689     5.149    design_1_i/adder_subtractor_0/U0/F[4].adders/x1__0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.282     5.555    design_1_i/adder_subtractor_0/x3__4
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.679 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.299     5.978    design_1_i/adder_subtractor_0/U0/C_7
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     6.102 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.299     6.401    design_1_i/adder_subtractor_0/x3__9
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.417     6.941    design_1_i/adder_subtractor_0/U0/C_12
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.065 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/adder_subtractor_0/x3__14
    SLICE_X29Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.338 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.462     7.800    design_1_i/adder_subtractor_0/U0/C_17
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.924 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.446     8.370    design_1_i/adder_subtractor_0/x3__19
    SLICE_X30Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.494 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_3/O
                         net (fo=2, routed)           0.447     8.941    design_1_i/adder_subtractor_0/U0/C_22
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.065 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.263     9.328    design_1_i/adder_subtractor_0/U0/C_24
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.452 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_1/O
                         net (fo=2, routed)           0.461     9.913    design_1_i/adder_subtractor_0/U0/C_26
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.037 r  design_1_i/adder_subtractor_0/S[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.617    10.654    design_1_i/adder_subtractor_0/U0/C_28
    SLICE_X30Y98         LUT6 (Prop_lut6_I4_O)        0.124    10.778 r  design_1_i/adder_subtractor_0/S[30]_INST_0/O
                         net (fo=1, routed)           0.285    11.063    design_1_i/axi_regmap_0/U0/REG0_IN[30]
    SLICE_X29Y98         LUT2 (Prop_lut2_I1_O)        0.124    11.187 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0/O
                         net (fo=1, routed)           0.537    11.724    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.522    12.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X26Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.935    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 2.385ns (28.007%)  route 6.131ns (71.993%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT6=12)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/Q
                         net (fo=5, routed)           0.694     4.164    design_1_i/adder_subtractor_0/A[4]
    SLICE_X30Y93         LUT3 (Prop_lut3_I2_O)        0.295     4.459 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.689     5.149    design_1_i/adder_subtractor_0/U0/F[4].adders/x1__0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.282     5.555    design_1_i/adder_subtractor_0/x3__4
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.679 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.299     5.978    design_1_i/adder_subtractor_0/U0/C_7
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     6.102 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.299     6.401    design_1_i/adder_subtractor_0/x3__9
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.417     6.941    design_1_i/adder_subtractor_0/U0/C_12
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.065 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/adder_subtractor_0/x3__14
    SLICE_X29Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.338 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.462     7.800    design_1_i/adder_subtractor_0/U0/C_17
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.924 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.446     8.370    design_1_i/adder_subtractor_0/x3__19
    SLICE_X30Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.494 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_3/O
                         net (fo=2, routed)           0.447     8.941    design_1_i/adder_subtractor_0/U0/C_22
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.065 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.263     9.328    design_1_i/adder_subtractor_0/U0/C_24
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.452 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_1/O
                         net (fo=2, routed)           0.461     9.913    design_1_i/adder_subtractor_0/U0/C_26
    SLICE_X30Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.037 r  design_1_i/adder_subtractor_0/S[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.447    10.484    design_1_i/adder_subtractor_0/U0/C_28
    SLICE_X31Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.608 r  design_1_i/adder_subtractor_0/S[29]_INST_0/O
                         net (fo=1, routed)           0.436    11.044    design_1_i/axi_regmap_0/U0/REG0_IN[29]
    SLICE_X29Y97         LUT2 (Prop_lut2_I1_O)        0.124    11.168 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[29]_INST_0/O
                         net (fo=1, routed)           0.339    11.508    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.522    12.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X26Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.757    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.288ns  (logic 2.380ns (28.717%)  route 5.908ns (71.283%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/Q
                         net (fo=5, routed)           0.694     4.164    design_1_i/adder_subtractor_0/A[4]
    SLICE_X30Y93         LUT3 (Prop_lut3_I2_O)        0.295     4.459 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.689     5.149    design_1_i/adder_subtractor_0/U0/F[4].adders/x1__0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.282     5.555    design_1_i/adder_subtractor_0/x3__4
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.679 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.299     5.978    design_1_i/adder_subtractor_0/U0/C_7
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     6.102 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.299     6.401    design_1_i/adder_subtractor_0/x3__9
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.417     6.941    design_1_i/adder_subtractor_0/U0/C_12
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.065 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/adder_subtractor_0/x3__14
    SLICE_X29Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.338 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.462     7.800    design_1_i/adder_subtractor_0/U0/C_17
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.924 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.446     8.370    design_1_i/adder_subtractor_0/x3__19
    SLICE_X30Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.494 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_3/O
                         net (fo=2, routed)           0.183     8.677    design_1_i/adder_subtractor_0/U0/C_22
    SLICE_X30Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.801 r  design_1_i/adder_subtractor_0/S[31]_INST_0_i_7/O
                         net (fo=1, routed)           0.282     9.083    design_1_i/adder_subtractor_0/x3__24
    SLICE_X30Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.207 r  design_1_i/adder_subtractor_0/S[31]_INST_0_i_5/O
                         net (fo=2, routed)           0.502     9.709    design_1_i/adder_subtractor_0/U0/C_27
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.833 r  design_1_i/adder_subtractor_0/S[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.162     9.995    design_1_i/adder_subtractor_0/U0/C_29
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.124    10.119 r  design_1_i/adder_subtractor_0/S[31]_INST_0/O
                         net (fo=1, routed)           0.426    10.545    design_1_i/axi_regmap_0/U0/REG0_IN[31]
    SLICE_X30Y97         LUT2 (Prop_lut2_I1_O)        0.119    10.664 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           0.616    11.280    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.526    12.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.264    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X30Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.275    12.540    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 2.261ns (28.130%)  route 5.777ns (71.870%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/Q
                         net (fo=5, routed)           0.694     4.164    design_1_i/adder_subtractor_0/A[4]
    SLICE_X30Y93         LUT3 (Prop_lut3_I2_O)        0.295     4.459 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.689     5.149    design_1_i/adder_subtractor_0/U0/F[4].adders/x1__0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.282     5.555    design_1_i/adder_subtractor_0/x3__4
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.679 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.299     5.978    design_1_i/adder_subtractor_0/U0/C_7
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     6.102 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.299     6.401    design_1_i/adder_subtractor_0/x3__9
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.417     6.941    design_1_i/adder_subtractor_0/U0/C_12
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.065 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/adder_subtractor_0/x3__14
    SLICE_X29Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.338 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.453     7.791    design_1_i/adder_subtractor_0/U0/C_17
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     8.218    design_1_i/adder_subtractor_0/U0/C_19
    SLICE_X28Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_1/O
                         net (fo=2, routed)           0.331     8.673    design_1_i/adder_subtractor_0/U0/C_21
    SLICE_X27Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.797 r  design_1_i/adder_subtractor_0/S[24]_INST_0_i_1/O
                         net (fo=3, routed)           0.326     9.123    design_1_i/adder_subtractor_0/U0/C_23
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.247 r  design_1_i/adder_subtractor_0/S[26]_INST_0_i_1/O
                         net (fo=2, routed)           0.620     9.867    design_1_i/adder_subtractor_0/U0/C_25
    SLICE_X28Y97         LUT4 (Prop_lut4_I0_O)        0.124     9.991 r  design_1_i/adder_subtractor_0/S[25]_INST_0/O
                         net (fo=1, routed)           0.294    10.285    design_1_i/axi_regmap_0/U0/REG0_IN[25]
    SLICE_X29Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.409 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[25]_INST_0/O
                         net (fo=1, routed)           0.621    11.030    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.756    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.794ns  (logic 2.137ns (27.420%)  route 5.657ns (72.580%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/Q
                         net (fo=5, routed)           0.694     4.164    design_1_i/adder_subtractor_0/A[4]
    SLICE_X30Y93         LUT3 (Prop_lut3_I2_O)        0.295     4.459 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.689     5.149    design_1_i/adder_subtractor_0/U0/F[4].adders/x1__0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.282     5.555    design_1_i/adder_subtractor_0/x3__4
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.679 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.299     5.978    design_1_i/adder_subtractor_0/U0/C_7
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     6.102 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.299     6.401    design_1_i/adder_subtractor_0/x3__9
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.417     6.941    design_1_i/adder_subtractor_0/U0/C_12
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.065 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/adder_subtractor_0/x3__14
    SLICE_X29Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.338 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.453     7.791    design_1_i/adder_subtractor_0/U0/C_17
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     8.218    design_1_i/adder_subtractor_0/U0/C_19
    SLICE_X28Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_1/O
                         net (fo=2, routed)           0.331     8.673    design_1_i/adder_subtractor_0/U0/C_21
    SLICE_X27Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.797 r  design_1_i/adder_subtractor_0/S[24]_INST_0_i_1/O
                         net (fo=3, routed)           0.612     9.409    design_1_i/adder_subtractor_0/U0/C_23
    SLICE_X28Y96         LUT4 (Prop_lut4_I0_O)        0.124     9.533 r  design_1_i/adder_subtractor_0/S[23]_INST_0/O
                         net (fo=1, routed)           0.635    10.168    design_1_i/axi_regmap_0/U0/REG0_IN[23]
    SLICE_X28Y96         LUT2 (Prop_lut2_I1_O)        0.124    10.292 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[23]_INST_0/O
                         net (fo=1, routed)           0.494    10.786    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.731    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 2.261ns (28.372%)  route 5.708ns (71.628%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT6=11)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/Q
                         net (fo=5, routed)           0.694     4.164    design_1_i/adder_subtractor_0/A[4]
    SLICE_X30Y93         LUT3 (Prop_lut3_I2_O)        0.295     4.459 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.689     5.149    design_1_i/adder_subtractor_0/U0/F[4].adders/x1__0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.282     5.555    design_1_i/adder_subtractor_0/x3__4
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.679 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.299     5.978    design_1_i/adder_subtractor_0/U0/C_7
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     6.102 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.299     6.401    design_1_i/adder_subtractor_0/x3__9
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.417     6.941    design_1_i/adder_subtractor_0/U0/C_12
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.065 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/adder_subtractor_0/x3__14
    SLICE_X29Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.338 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.453     7.791    design_1_i/adder_subtractor_0/U0/C_17
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     8.218    design_1_i/adder_subtractor_0/U0/C_19
    SLICE_X28Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_1/O
                         net (fo=2, routed)           0.331     8.673    design_1_i/adder_subtractor_0/U0/C_21
    SLICE_X27Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.797 r  design_1_i/adder_subtractor_0/S[24]_INST_0_i_1/O
                         net (fo=3, routed)           0.326     9.123    design_1_i/adder_subtractor_0/U0/C_23
    SLICE_X28Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.247 r  design_1_i/adder_subtractor_0/S[26]_INST_0_i_1/O
                         net (fo=2, routed)           0.506     9.753    design_1_i/adder_subtractor_0/U0/C_25
    SLICE_X28Y97         LUT6 (Prop_lut6_I2_O)        0.124     9.877 r  design_1_i/adder_subtractor_0/S[26]_INST_0/O
                         net (fo=1, routed)           0.340    10.217    design_1_i/axi_regmap_0/U0/REG0_IN[26]
    SLICE_X29Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.341 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[26]_INST_0/O
                         net (fo=1, routed)           0.620    10.961    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.934    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 2.261ns (29.550%)  route 5.390ns (70.449%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT6=11)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/Q
                         net (fo=5, routed)           0.694     4.164    design_1_i/adder_subtractor_0/A[4]
    SLICE_X30Y93         LUT3 (Prop_lut3_I2_O)        0.295     4.459 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.689     5.149    design_1_i/adder_subtractor_0/U0/F[4].adders/x1__0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.282     5.555    design_1_i/adder_subtractor_0/x3__4
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.679 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.299     5.978    design_1_i/adder_subtractor_0/U0/C_7
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     6.102 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.299     6.401    design_1_i/adder_subtractor_0/x3__9
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.417     6.941    design_1_i/adder_subtractor_0/U0/C_12
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.065 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/adder_subtractor_0/x3__14
    SLICE_X29Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.338 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.462     7.800    design_1_i/adder_subtractor_0/U0/C_17
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.924 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.446     8.370    design_1_i/adder_subtractor_0/x3__19
    SLICE_X30Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.494 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_3/O
                         net (fo=2, routed)           0.447     8.941    design_1_i/adder_subtractor_0/U0/C_22
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.065 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.263     9.328    design_1_i/adder_subtractor_0/U0/C_24
    SLICE_X29Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.452 r  design_1_i/adder_subtractor_0/S[27]_INST_0_i_1/O
                         net (fo=2, routed)           0.164     9.616    design_1_i/adder_subtractor_0/U0/C_26
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124     9.740 r  design_1_i/adder_subtractor_0/S[27]_INST_0/O
                         net (fo=1, routed)           0.291    10.031    design_1_i/axi_regmap_0/U0/REG0_IN[27]
    SLICE_X29Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.155 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[27]_INST_0/O
                         net (fo=1, routed)           0.489    10.643    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.522    12.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X26Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.732    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 2.130ns (28.987%)  route 5.218ns (71.013%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT6=10)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.478     3.470 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/Q
                         net (fo=5, routed)           0.694     4.164    design_1_i/adder_subtractor_0/A[4]
    SLICE_X30Y93         LUT3 (Prop_lut3_I2_O)        0.295     4.459 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.689     5.149    design_1_i/adder_subtractor_0/U0/F[4].adders/x1__0
    SLICE_X30Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.273 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.282     5.555    design_1_i/adder_subtractor_0/x3__4
    SLICE_X30Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.679 r  design_1_i/adder_subtractor_0/S[12]_INST_0_i_3/O
                         net (fo=2, routed)           0.299     5.978    design_1_i/adder_subtractor_0/U0/C_7
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     6.102 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.299     6.401    design_1_i/adder_subtractor_0/x3__9
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  design_1_i/adder_subtractor_0/S[17]_INST_0_i_3/O
                         net (fo=2, routed)           0.417     6.941    design_1_i/adder_subtractor_0/U0/C_12
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.065 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/adder_subtractor_0/x3__14
    SLICE_X29Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.338 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_3/O
                         net (fo=2, routed)           0.453     7.791    design_1_i/adder_subtractor_0/U0/C_17
    SLICE_X28Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.302     8.218    design_1_i/adder_subtractor_0/U0/C_19
    SLICE_X28Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  design_1_i/adder_subtractor_0/S[22]_INST_0_i_1/O
                         net (fo=2, routed)           0.331     8.673    design_1_i/adder_subtractor_0/U0/C_21
    SLICE_X27Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.797 r  design_1_i/adder_subtractor_0/S[24]_INST_0_i_1/O
                         net (fo=3, routed)           0.326     9.123    design_1_i/adder_subtractor_0/U0/C_23
    SLICE_X28Y96         LUT6 (Prop_lut6_I2_O)        0.124     9.247 r  design_1_i/adder_subtractor_0/S[24]_INST_0/O
                         net (fo=1, routed)           0.491     9.738    design_1_i/axi_regmap_0/U0/REG0_IN[24]
    SLICE_X28Y96         LUT2 (Prop_lut2_I1_O)        0.117     9.855 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[24]_INST_0/O
                         net (fo=1, routed)           0.485    10.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.238    12.537    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  2.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.234ns (40.261%)  route 0.347ns (59.739%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=5, routed)           0.171     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]
    SLICE_X41Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.250 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3/O
                         net (fo=10, routed)          0.176     1.426    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_0
    SLICE_X42Y100        LUT5 (Prop_lut5_I0_O)        0.048     1.474 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.474    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1__0_n_0
    SLICE_X42Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.131     1.373    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/Q
                         net (fo=1, routed)           0.054     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[34]
    SLICE_X26Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.147 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[34]_i_1__1/O
                         net (fo=1, routed)           0.000     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[34]_i_1__1_n_0
    SLICE_X26Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/C
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y88         FDRE (Hold_fdre_C_D)         0.121     1.041    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.556     0.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X39Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.054     1.087    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[6]
    SLICE_X38Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.132 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.132    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0_n_0
    SLICE_X38Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X38Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.121     1.026    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.952%)  route 0.347ns (60.048%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=5, routed)           0.171     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]
    SLICE_X41Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.250 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3/O
                         net (fo=10, routed)          0.176     1.426    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_0
    SLICE_X42Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.471    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[6]_i_1__0_n_0
    SLICE_X42Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.120     1.362    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.231ns (39.677%)  route 0.351ns (60.323%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.557     0.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=5, routed)           0.171     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]
    SLICE_X41Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.250 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3/O
                         net (fo=10, routed)          0.180     1.430    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.475 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.475    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_1__0_n_0
    SLICE_X42Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X42Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.121     1.363    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.570     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.118     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y82         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.835     1.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y82         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.937    
    SLICE_X26Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.046    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.794%)  route 0.172ns (51.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.172     1.249    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.552     0.888    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.084    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X35Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.817     1.183    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y82         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.888    
    SLICE_X35Y82         FDRE (Hold_fdre_C_D)         0.075     0.963    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y94    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y94    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y95    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y96    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y96    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y92    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y96    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y96    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y96    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][22]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



