digraph "CFG for 'pri_reset_while_enabled' function" {
	label="CFG for 'pri_reset_while_enabled' function";

	Node0x561b947fbbd0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...ri_reset_while_enabled-0:\l  %retval = alloca i32, align 4\l  %pdev.addr = alloca %struct.pci_dev*, align 8\l  %control = alloca i16, align 2\l  %pos = alloca i32, align 4\l  store %struct.pci_dev* %pdev, %struct.pci_dev** %pdev.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.pci_dev** %pdev.addr, metadata\l... !6070, metadata !DIExpression()), !dbg !6071\l  call void @llvm.dbg.declare(metadata i16* %control, metadata !6072, metadata\l... !DIExpression()), !dbg !6073\l  call void @llvm.dbg.declare(metadata i32* %pos, metadata !6074, metadata\l... !DIExpression()), !dbg !6075\l  %0 = load %struct.pci_dev*, %struct.pci_dev** %pdev.addr, align 8, !dbg !6076\l  %call = call i32 @pci_find_ext_capability(%struct.pci_dev* %0, i32 19) #8,\l... !dbg !6077\l  store i32 %call, i32* %pos, align 4, !dbg !6078\l  %1 = load i32, i32* %pos, align 4, !dbg !6079\l  %tobool = icmp ne i32 %1, 0, !dbg !6079\l  br i1 %tobool, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pri_reset_while_enabled-2, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pri_reset_while_enabled-1, !dbg !6081\l|{<s0>T|<s1>F}}"];
	Node0x561b947fbbd0:s0 -> Node0x561b947fd320;
	Node0x561b947fbbd0:s1 -> Node0x561b947fcee0;
	Node0x561b947fcee0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...ri_reset_while_enabled-1: \l  store i32 -22, i32* %retval, align 4, !dbg !6082\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pri_reset_while_enabled-3, !dbg !6082\l}"];
	Node0x561b947fcee0 -> Node0x561b947fd370;
	Node0x561b947fd320 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...ri_reset_while_enabled-2: \l  %2 = load %struct.pci_dev*, %struct.pci_dev** %pdev.addr, align 8, !dbg !6083\l  %3 = load i32, i32* %pos, align 4, !dbg !6084\l  %add = add i32 %3, 4, !dbg !6085\l  %call1 = call i32 @pci_read_config_word(%struct.pci_dev* %2, i32 %add, i16*\l... %control) #8, !dbg !6086\l  %4 = load i16, i16* %control, align 2, !dbg !6087\l  %conv = zext i16 %4 to i32, !dbg !6087\l  %or = or i32 %conv, 2, !dbg !6087\l  %conv2 = trunc i32 %or to i16, !dbg !6087\l  store i16 %conv2, i16* %control, align 2, !dbg !6087\l  %5 = load %struct.pci_dev*, %struct.pci_dev** %pdev.addr, align 8, !dbg !6088\l  %6 = load i32, i32* %pos, align 4, !dbg !6089\l  %add3 = add i32 %6, 4, !dbg !6090\l  %7 = load i16, i16* %control, align 2, !dbg !6091\l  %call4 = call i32 @pci_write_config_word(%struct.pci_dev* %5, i32 %add3, i16\l... zeroext %7) #8, !dbg !6092\l  store i32 0, i32* %retval, align 4, !dbg !6093\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pri_reset_while_enabled-3, !dbg !6093\l}"];
	Node0x561b947fd320 -> Node0x561b947fd370;
	Node0x561b947fd370 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...ri_reset_while_enabled-3: \l  %8 = load i32, i32* %retval, align 4, !dbg !6094\l  ret i32 %8, !dbg !6094\l}"];
}
