<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_ftm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_ftm.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_FTM_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_FTM_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 FTM</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * FlexTimer Module</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_FTM_SC - Status And Control</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_FTM_CNT - Counter</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_FTM_MOD - Modulo</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_FTM_CnSC - Channel (n) Status And Control</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_FTM_CnV - Channel (n) Value</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_FTM_CNTIN - Counter Initial Value</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_FTM_STATUS - Capture And Compare Status</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_FTM_MODE - Features Mode Selection</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_FTM_SYNC - Synchronization</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_FTM_OUTINIT - Initial State For Channels Output</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_FTM_OUTMASK - Output Mask</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_FTM_COMBINE - Function For Linked Channels</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - HW_FTM_DEADTIME - Deadtime Insertion Control</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - HW_FTM_EXTTRIG - FTM External Trigger</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * - HW_FTM_POL - Channels Polarity</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * - HW_FTM_FMS - Fault Mode Status</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * - HW_FTM_FILTER - Input Capture Filter Control</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * - HW_FTM_FLTCTRL - Fault Control</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * - HW_FTM_QDCTRL - Quadrature Decoder Control And Status</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * - HW_FTM_CONF - Configuration</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * - HW_FTM_FLTPOL - FTM Fault Input Polarity</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * - HW_FTM_SYNCONF - Synchronization Configuration</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> * - HW_FTM_INVCTRL - FTM Inverting Control</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * - HW_FTM_SWOCTRL - FTM Software Output Control</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> * - HW_FTM_PWMLOAD - FTM PWM Load</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> * - hw_ftm_t - Struct containing all module registers.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define HW_FTM_INSTANCE_COUNT (4U) </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define HW_FTM0 (0U) </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define HW_FTM1 (1U) </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define HW_FTM2 (2U) </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define HW_FTM3 (3U) </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> * HW_FTM_SC - Status And Control</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="union__hw__ftm__sc.html">  140</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__sc.html">_hw_ftm_sc</a></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;{</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    uint32_t U;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html">  143</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html">_hw_ftm_sc_bitfields</a></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    {</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#acfef47b86ab8bb6bd99027c36ba9d0c0">  145</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#acfef47b86ab8bb6bd99027c36ba9d0c0">PS</a> : 3;               </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#acf641cef35d64fe250ec718705064ca6">  146</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#acf641cef35d64fe250ec718705064ca6">CLKS</a> : 2;             </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a6c7f825ddba6bd13dce2029f8e54e735">  147</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a6c7f825ddba6bd13dce2029f8e54e735">CPWMS</a> : 1;            </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#af5c5dd72a2248ab4fa4b448321f616fe">  148</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#af5c5dd72a2248ab4fa4b448321f616fe">TOIE</a> : 1;             </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a335ef4419cc68559c63157f4a0af5747">  149</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a335ef4419cc68559c63157f4a0af5747">TOF</a> : 1;              </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">  150</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 24;       </div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    } B;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;} <a class="code" href="union__hw__ftm__sc.html">hw_ftm_sc_t</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define HW_FTM_SC_ADDR(x)        ((x) + 0x0U)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define HW_FTM_SC(x)             (*(__IO hw_ftm_sc_t *) HW_FTM_SC_ADDR(x))</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define HW_FTM_SC_RD(x)          (HW_FTM_SC(x).U)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define HW_FTM_SC_WR(x, v)       (HW_FTM_SC(x).U = (v))</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define HW_FTM_SC_SET(x, v)      (HW_FTM_SC_WR(x, HW_FTM_SC_RD(x) |  (v)))</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define HW_FTM_SC_CLR(x, v)      (HW_FTM_SC_WR(x, HW_FTM_SC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define HW_FTM_SC_TOG(x, v)      (HW_FTM_SC_WR(x, HW_FTM_SC_RD(x) ^  (v)))</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_SC bitfields</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define BP_FTM_SC_PS         (0U)          </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define BM_FTM_SC_PS         (0x00000007U) </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define BS_FTM_SC_PS         (3U)          </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define BR_FTM_SC_PS(x)      (HW_FTM_SC(x).B.PS)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define BF_FTM_SC_PS(v)      ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SC_PS) &amp; BM_FTM_SC_PS)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define BW_FTM_SC_PS(x, v)   (HW_FTM_SC_WR(x, (HW_FTM_SC_RD(x) &amp; ~BM_FTM_SC_PS) | BF_FTM_SC_PS(v)))</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define BP_FTM_SC_CLKS       (3U)          </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define BM_FTM_SC_CLKS       (0x00000018U) </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define BS_FTM_SC_CLKS       (2U)          </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define BR_FTM_SC_CLKS(x)    (HW_FTM_SC(x).B.CLKS)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define BF_FTM_SC_CLKS(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SC_CLKS) &amp; BM_FTM_SC_CLKS)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define BW_FTM_SC_CLKS(x, v) (HW_FTM_SC_WR(x, (HW_FTM_SC_RD(x) &amp; ~BM_FTM_SC_CLKS) | BF_FTM_SC_CLKS(v)))</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define BP_FTM_SC_CPWMS      (5U)          </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define BM_FTM_SC_CPWMS      (0x00000020U) </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define BS_FTM_SC_CPWMS      (1U)          </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define BR_FTM_SC_CPWMS(x)   (BITBAND_ACCESS32(HW_FTM_SC_ADDR(x), BP_FTM_SC_CPWMS))</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define BF_FTM_SC_CPWMS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SC_CPWMS) &amp; BM_FTM_SC_CPWMS)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define BW_FTM_SC_CPWMS(x, v) (BITBAND_ACCESS32(HW_FTM_SC_ADDR(x), BP_FTM_SC_CPWMS) = (v))</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define BP_FTM_SC_TOIE       (6U)          </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define BM_FTM_SC_TOIE       (0x00000040U) </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define BS_FTM_SC_TOIE       (1U)          </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define BR_FTM_SC_TOIE(x)    (BITBAND_ACCESS32(HW_FTM_SC_ADDR(x), BP_FTM_SC_TOIE))</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define BF_FTM_SC_TOIE(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SC_TOIE) &amp; BM_FTM_SC_TOIE)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define BW_FTM_SC_TOIE(x, v) (BITBAND_ACCESS32(HW_FTM_SC_ADDR(x), BP_FTM_SC_TOIE) = (v))</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define BP_FTM_SC_TOF        (7U)          </span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define BM_FTM_SC_TOF        (0x00000080U) </span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define BS_FTM_SC_TOF        (1U)          </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define BR_FTM_SC_TOF(x)     (BITBAND_ACCESS32(HW_FTM_SC_ADDR(x), BP_FTM_SC_TOF))</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define BF_FTM_SC_TOF(v)     ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SC_TOF) &amp; BM_FTM_SC_TOF)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define BW_FTM_SC_TOF(x, v)  (BITBAND_ACCESS32(HW_FTM_SC_ADDR(x), BP_FTM_SC_TOF) = (v))</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> * HW_FTM_CNT - Counter</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="union__hw__ftm__cnt.html">  326</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__cnt.html">_hw_ftm_cnt</a></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;{</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    uint32_t U;</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnt_1_1__hw__ftm__cnt__bitfields.html">  329</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__cnt_1_1__hw__ftm__cnt__bitfields.html">_hw_ftm_cnt_bitfields</a></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    {</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnt_1_1__hw__ftm__cnt__bitfields.html#a002be16ab7fa3f1acf034b060ee7df6e">  331</a></span>&#160;        uint32_t COUNT : 16;           </div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnt_1_1__hw__ftm__cnt__bitfields.html#a63d94de5d40db306b9659bfa98c7ae4c">  332</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 16;       </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    } B;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;} <a class="code" href="union__hw__ftm__cnt.html">hw_ftm_cnt_t</a>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define HW_FTM_CNT_ADDR(x)       ((x) + 0x4U)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define HW_FTM_CNT(x)            (*(__IO hw_ftm_cnt_t *) HW_FTM_CNT_ADDR(x))</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define HW_FTM_CNT_RD(x)         (HW_FTM_CNT(x).U)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define HW_FTM_CNT_WR(x, v)      (HW_FTM_CNT(x).U = (v))</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define HW_FTM_CNT_SET(x, v)     (HW_FTM_CNT_WR(x, HW_FTM_CNT_RD(x) |  (v)))</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define HW_FTM_CNT_CLR(x, v)     (HW_FTM_CNT_WR(x, HW_FTM_CNT_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define HW_FTM_CNT_TOG(x, v)     (HW_FTM_CNT_WR(x, HW_FTM_CNT_RD(x) ^  (v)))</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_CNT bitfields</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define BP_FTM_CNT_COUNT     (0U)          </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define BM_FTM_CNT_COUNT     (0x0000FFFFU) </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define BS_FTM_CNT_COUNT     (16U)         </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define BR_FTM_CNT_COUNT(x)  (HW_FTM_CNT(x).B.COUNT)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define BF_FTM_CNT_COUNT(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CNT_COUNT) &amp; BM_FTM_CNT_COUNT)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define BW_FTM_CNT_COUNT(x, v) (HW_FTM_CNT_WR(x, (HW_FTM_CNT_RD(x) &amp; ~BM_FTM_CNT_COUNT) | BF_FTM_CNT_COUNT(v)))</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> * HW_FTM_MOD - Modulo</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="union__hw__ftm__mod.html">  392</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__mod.html">_hw_ftm_mod</a></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;{</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    uint32_t U;</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="struct__hw__ftm__mod_1_1__hw__ftm__mod__bitfields.html">  395</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__mod_1_1__hw__ftm__mod__bitfields.html">_hw_ftm_mod_bitfields</a></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    {</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="struct__hw__ftm__mod_1_1__hw__ftm__mod__bitfields.html#a69daf771f0a2d01f7b4fbad808bf231a">  397</a></span>&#160;        uint32_t MOD : 16;             </div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="struct__hw__ftm__mod_1_1__hw__ftm__mod__bitfields.html#a42c2f4f5bdf494600670d220eac78452">  398</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 16;       </div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    } B;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;} <a class="code" href="union__hw__ftm__mod.html">hw_ftm_mod_t</a>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define HW_FTM_MOD_ADDR(x)       ((x) + 0x8U)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define HW_FTM_MOD(x)            (*(__IO hw_ftm_mod_t *) HW_FTM_MOD_ADDR(x))</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define HW_FTM_MOD_RD(x)         (HW_FTM_MOD(x).U)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define HW_FTM_MOD_WR(x, v)      (HW_FTM_MOD(x).U = (v))</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define HW_FTM_MOD_SET(x, v)     (HW_FTM_MOD_WR(x, HW_FTM_MOD_RD(x) |  (v)))</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define HW_FTM_MOD_CLR(x, v)     (HW_FTM_MOD_WR(x, HW_FTM_MOD_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define HW_FTM_MOD_TOG(x, v)     (HW_FTM_MOD_WR(x, HW_FTM_MOD_RD(x) ^  (v)))</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_MOD bitfields</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define BP_FTM_MOD_MOD       (0U)          </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define BM_FTM_MOD_MOD       (0x0000FFFFU) </span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define BS_FTM_MOD_MOD       (16U)         </span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define BR_FTM_MOD_MOD(x)    (HW_FTM_MOD(x).B.MOD)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define BF_FTM_MOD_MOD(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_MOD_MOD) &amp; BM_FTM_MOD_MOD)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define BW_FTM_MOD_MOD(x, v) (HW_FTM_MOD_WR(x, (HW_FTM_MOD_RD(x) &amp; ~BM_FTM_MOD_MOD) | BF_FTM_MOD_MOD(v)))</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"> * HW_FTM_CnSC - Channel (n) Status And Control</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="union__hw__ftm__cnsc.html">  467</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__cnsc.html">_hw_ftm_cnsc</a></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;{</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    uint32_t U;</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields.html">  470</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields.html">_hw_ftm_cnsc_bitfields</a></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    {</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields.html#a68baa60faa0d37943fed93214ef76129">  472</a></span>&#160;        uint32_t DMA : 1;              </div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields.html#aeec65bf514f181321b25a3d10ca87e49">  473</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 1;        </div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields.html#ae06076e1e3ac03e040f71d2946ecbc02">  474</a></span>&#160;        uint32_t ELSA : 1;             </div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields.html#a52aa116aa1fac13289fe0afcd3faf8e4">  475</a></span>&#160;        uint32_t ELSB : 1;             </div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields.html#af2a31df9b5915eaf74a7ff3a48eaa8a0">  476</a></span>&#160;        uint32_t MSA : 1;              </div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields.html#a787ffcbb353a2d014e34ecfe05c76b4e">  477</a></span>&#160;        uint32_t MSB : 1;              </div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields.html#a0d15f20b51a0c2fc2d738d77d67bf31f">  478</a></span>&#160;        uint32_t CHIE : 1;             </div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields.html#a1311e8c0773e3dbb90b971753d1fe2db">  479</a></span>&#160;        uint32_t CHF : 1;              </div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields.html#aad00d6f175fc0b2e6bb8fc7e078af120">  480</a></span>&#160;        uint32_t RESERVED1 : 24;       </div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    } B;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;} <a class="code" href="union__hw__ftm__cnsc.html">hw_ftm_cnsc_t</a>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define HW_FTM_CnSC_COUNT (8U)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define HW_FTM_CnSC_ADDR(x, n)   ((x) + 0xCU + (0x8U * (n)))</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define HW_FTM_CnSC(x, n)        (*(__IO hw_ftm_cnsc_t *) HW_FTM_CnSC_ADDR(x, n))</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define HW_FTM_CnSC_RD(x, n)     (HW_FTM_CnSC(x, n).U)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define HW_FTM_CnSC_WR(x, n, v)  (HW_FTM_CnSC(x, n).U = (v))</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define HW_FTM_CnSC_SET(x, n, v) (HW_FTM_CnSC_WR(x, n, HW_FTM_CnSC_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define HW_FTM_CnSC_CLR(x, n, v) (HW_FTM_CnSC_WR(x, n, HW_FTM_CnSC_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define HW_FTM_CnSC_TOG(x, n, v) (HW_FTM_CnSC_WR(x, n, HW_FTM_CnSC_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_CnSC bitfields</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define BP_FTM_CnSC_DMA      (0U)          </span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define BM_FTM_CnSC_DMA      (0x00000001U) </span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define BS_FTM_CnSC_DMA      (1U)          </span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define BR_FTM_CnSC_DMA(x, n) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_DMA))</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define BF_FTM_CnSC_DMA(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CnSC_DMA) &amp; BM_FTM_CnSC_DMA)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define BW_FTM_CnSC_DMA(x, n, v) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_DMA) = (v))</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define BP_FTM_CnSC_ELSA     (2U)          </span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define BM_FTM_CnSC_ELSA     (0x00000004U) </span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define BS_FTM_CnSC_ELSA     (1U)          </span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define BR_FTM_CnSC_ELSA(x, n) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_ELSA))</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define BF_FTM_CnSC_ELSA(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CnSC_ELSA) &amp; BM_FTM_CnSC_ELSA)</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define BW_FTM_CnSC_ELSA(x, n, v) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_ELSA) = (v))</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define BP_FTM_CnSC_ELSB     (3U)          </span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define BM_FTM_CnSC_ELSB     (0x00000008U) </span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define BS_FTM_CnSC_ELSB     (1U)          </span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define BR_FTM_CnSC_ELSB(x, n) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_ELSB))</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define BF_FTM_CnSC_ELSB(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CnSC_ELSB) &amp; BM_FTM_CnSC_ELSB)</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define BW_FTM_CnSC_ELSB(x, n, v) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_ELSB) = (v))</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define BP_FTM_CnSC_MSA      (4U)          </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define BM_FTM_CnSC_MSA      (0x00000010U) </span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define BS_FTM_CnSC_MSA      (1U)          </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define BR_FTM_CnSC_MSA(x, n) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_MSA))</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define BF_FTM_CnSC_MSA(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CnSC_MSA) &amp; BM_FTM_CnSC_MSA)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define BW_FTM_CnSC_MSA(x, n, v) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_MSA) = (v))</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define BP_FTM_CnSC_MSB      (5U)          </span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define BM_FTM_CnSC_MSB      (0x00000020U) </span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define BS_FTM_CnSC_MSB      (1U)          </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define BR_FTM_CnSC_MSB(x, n) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_MSB))</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define BF_FTM_CnSC_MSB(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CnSC_MSB) &amp; BM_FTM_CnSC_MSB)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define BW_FTM_CnSC_MSB(x, n, v) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_MSB) = (v))</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define BP_FTM_CnSC_CHIE     (6U)          </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define BM_FTM_CnSC_CHIE     (0x00000040U) </span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define BS_FTM_CnSC_CHIE     (1U)          </span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define BR_FTM_CnSC_CHIE(x, n) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_CHIE))</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define BF_FTM_CnSC_CHIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CnSC_CHIE) &amp; BM_FTM_CnSC_CHIE)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define BW_FTM_CnSC_CHIE(x, n, v) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_CHIE) = (v))</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define BP_FTM_CnSC_CHF      (7U)          </span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define BM_FTM_CnSC_CHF      (0x00000080U) </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define BS_FTM_CnSC_CHF      (1U)          </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define BR_FTM_CnSC_CHF(x, n) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_CHF))</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define BF_FTM_CnSC_CHF(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CnSC_CHF) &amp; BM_FTM_CnSC_CHF)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define BW_FTM_CnSC_CHF(x, n, v) (BITBAND_ACCESS32(HW_FTM_CnSC_ADDR(x, n), BP_FTM_CnSC_CHF) = (v))</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"> * HW_FTM_CnV - Channel (n) Value</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="union__hw__ftm__cnv.html">  685</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__cnv.html">_hw_ftm_cnv</a></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;{</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    uint32_t U;</div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnv_1_1__hw__ftm__cnv__bitfields.html">  688</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__cnv_1_1__hw__ftm__cnv__bitfields.html">_hw_ftm_cnv_bitfields</a></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    {</div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnv_1_1__hw__ftm__cnv__bitfields.html#a3c15b14896e9caafbd972394f2c93666">  690</a></span>&#160;        uint32_t VAL : 16;             </div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cnv_1_1__hw__ftm__cnv__bitfields.html#a32922c1b034362c8e6c7970e7fa17a65">  691</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 16;       </div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    } B;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;} <a class="code" href="union__hw__ftm__cnv.html">hw_ftm_cnv_t</a>;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define HW_FTM_CnV_COUNT (8U)</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define HW_FTM_CnV_ADDR(x, n)    ((x) + 0x10U + (0x8U * (n)))</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define HW_FTM_CnV(x, n)         (*(__IO hw_ftm_cnv_t *) HW_FTM_CnV_ADDR(x, n))</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define HW_FTM_CnV_RD(x, n)      (HW_FTM_CnV(x, n).U)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define HW_FTM_CnV_WR(x, n, v)   (HW_FTM_CnV(x, n).U = (v))</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define HW_FTM_CnV_SET(x, n, v)  (HW_FTM_CnV_WR(x, n, HW_FTM_CnV_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define HW_FTM_CnV_CLR(x, n, v)  (HW_FTM_CnV_WR(x, n, HW_FTM_CnV_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define HW_FTM_CnV_TOG(x, n, v)  (HW_FTM_CnV_WR(x, n, HW_FTM_CnV_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_CnV bitfields</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define BP_FTM_CnV_VAL       (0U)          </span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define BM_FTM_CnV_VAL       (0x0000FFFFU) </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define BS_FTM_CnV_VAL       (16U)         </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define BR_FTM_CnV_VAL(x, n) (HW_FTM_CnV(x, n).B.VAL)</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define BF_FTM_CnV_VAL(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CnV_VAL) &amp; BM_FTM_CnV_VAL)</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define BW_FTM_CnV_VAL(x, n, v) (HW_FTM_CnV_WR(x, n, (HW_FTM_CnV_RD(x, n) &amp; ~BM_FTM_CnV_VAL) | BF_FTM_CnV_VAL(v)))</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"> * HW_FTM_CNTIN - Counter Initial Value</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="union__hw__ftm__cntin.html">  754</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__cntin.html">_hw_ftm_cntin</a></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;{</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    uint32_t U;</div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cntin_1_1__hw__ftm__cntin__bitfields.html">  757</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__cntin_1_1__hw__ftm__cntin__bitfields.html">_hw_ftm_cntin_bitfields</a></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    {</div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cntin_1_1__hw__ftm__cntin__bitfields.html#ac2b09fab628b0b00c9c7c041f8bcbe8b">  759</a></span>&#160;        uint32_t INIT : 16;            </div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="struct__hw__ftm__cntin_1_1__hw__ftm__cntin__bitfields.html#a6374c61be354b851b7dd09dcded6bf7c">  760</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 16;       </div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    } B;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;} <a class="code" href="union__hw__ftm__cntin.html">hw_ftm_cntin_t</a>;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define HW_FTM_CNTIN_ADDR(x)     ((x) + 0x4CU)</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define HW_FTM_CNTIN(x)          (*(__IO hw_ftm_cntin_t *) HW_FTM_CNTIN_ADDR(x))</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define HW_FTM_CNTIN_RD(x)       (HW_FTM_CNTIN(x).U)</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define HW_FTM_CNTIN_WR(x, v)    (HW_FTM_CNTIN(x).U = (v))</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define HW_FTM_CNTIN_SET(x, v)   (HW_FTM_CNTIN_WR(x, HW_FTM_CNTIN_RD(x) |  (v)))</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define HW_FTM_CNTIN_CLR(x, v)   (HW_FTM_CNTIN_WR(x, HW_FTM_CNTIN_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define HW_FTM_CNTIN_TOG(x, v)   (HW_FTM_CNTIN_WR(x, HW_FTM_CNTIN_RD(x) ^  (v)))</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_CNTIN bitfields</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define BP_FTM_CNTIN_INIT    (0U)          </span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define BM_FTM_CNTIN_INIT    (0x0000FFFFU) </span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define BS_FTM_CNTIN_INIT    (16U)         </span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define BR_FTM_CNTIN_INIT(x) (HW_FTM_CNTIN(x).B.INIT)</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define BF_FTM_CNTIN_INIT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CNTIN_INIT) &amp; BM_FTM_CNTIN_INIT)</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define BW_FTM_CNTIN_INIT(x, v) (HW_FTM_CNTIN_WR(x, (HW_FTM_CNTIN_RD(x) &amp; ~BM_FTM_CNTIN_INIT) | BF_FTM_CNTIN_INIT(v)))</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> * HW_FTM_STATUS - Capture And Compare Status</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="union__hw__ftm__status.html">  823</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__status.html">_hw_ftm_status</a></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;{</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    uint32_t U;</div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields.html">  826</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields.html">_hw_ftm_status_bitfields</a></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    {</div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields.html#a5659a1182613a41af1e84aafa7dbd4b6">  828</a></span>&#160;        uint32_t CH0F : 1;             </div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields.html#aa28fa0106d580b3db64b30c71fe9e159">  829</a></span>&#160;        uint32_t CH1F : 1;             </div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields.html#a6328f47cecbcab1dc02b5c3be67e2a0a">  830</a></span>&#160;        uint32_t CH2F : 1;             </div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields.html#adbf237ab0626a90bfbd0eba05cb2c388">  831</a></span>&#160;        uint32_t CH3F : 1;             </div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields.html#aae900071dd2dab1c16a3a9d40bc3468f">  832</a></span>&#160;        uint32_t CH4F : 1;             </div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields.html#a1d777c654d6040ac4fa9eb7a194b3c04">  833</a></span>&#160;        uint32_t CH5F : 1;             </div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields.html#a2bafbccce101cd6487e1dc56f6251de8">  834</a></span>&#160;        uint32_t CH6F : 1;             </div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields.html#adb2e582e2c73efb6b107cad9334ed604">  835</a></span>&#160;        uint32_t CH7F : 1;             </div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields.html#a4c6f247d32c52caf34ba2b113a7f42cb">  836</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 24;       </div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    } B;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;} <a class="code" href="union__hw__ftm__status.html">hw_ftm_status_t</a>;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define HW_FTM_STATUS_ADDR(x)    ((x) + 0x50U)</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define HW_FTM_STATUS(x)         (*(__IO hw_ftm_status_t *) HW_FTM_STATUS_ADDR(x))</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define HW_FTM_STATUS_RD(x)      (HW_FTM_STATUS(x).U)</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define HW_FTM_STATUS_WR(x, v)   (HW_FTM_STATUS(x).U = (v))</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define HW_FTM_STATUS_SET(x, v)  (HW_FTM_STATUS_WR(x, HW_FTM_STATUS_RD(x) |  (v)))</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define HW_FTM_STATUS_CLR(x, v)  (HW_FTM_STATUS_WR(x, HW_FTM_STATUS_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define HW_FTM_STATUS_TOG(x, v)  (HW_FTM_STATUS_WR(x, HW_FTM_STATUS_RD(x) ^  (v)))</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_STATUS bitfields</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define BP_FTM_STATUS_CH0F   (0U)          </span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define BM_FTM_STATUS_CH0F   (0x00000001U) </span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define BS_FTM_STATUS_CH0F   (1U)          </span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define BR_FTM_STATUS_CH0F(x) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH0F))</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define BF_FTM_STATUS_CH0F(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_STATUS_CH0F) &amp; BM_FTM_STATUS_CH0F)</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define BW_FTM_STATUS_CH0F(x, v) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH0F) = (v))</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define BP_FTM_STATUS_CH1F   (1U)          </span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define BM_FTM_STATUS_CH1F   (0x00000002U) </span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define BS_FTM_STATUS_CH1F   (1U)          </span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define BR_FTM_STATUS_CH1F(x) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH1F))</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define BF_FTM_STATUS_CH1F(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_STATUS_CH1F) &amp; BM_FTM_STATUS_CH1F)</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define BW_FTM_STATUS_CH1F(x, v) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH1F) = (v))</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define BP_FTM_STATUS_CH2F   (2U)          </span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define BM_FTM_STATUS_CH2F   (0x00000004U) </span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define BS_FTM_STATUS_CH2F   (1U)          </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define BR_FTM_STATUS_CH2F(x) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH2F))</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define BF_FTM_STATUS_CH2F(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_STATUS_CH2F) &amp; BM_FTM_STATUS_CH2F)</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define BW_FTM_STATUS_CH2F(x, v) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH2F) = (v))</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define BP_FTM_STATUS_CH3F   (3U)          </span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define BM_FTM_STATUS_CH3F   (0x00000008U) </span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define BS_FTM_STATUS_CH3F   (1U)          </span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define BR_FTM_STATUS_CH3F(x) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH3F))</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define BF_FTM_STATUS_CH3F(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_STATUS_CH3F) &amp; BM_FTM_STATUS_CH3F)</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define BW_FTM_STATUS_CH3F(x, v) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH3F) = (v))</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define BP_FTM_STATUS_CH4F   (4U)          </span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define BM_FTM_STATUS_CH4F   (0x00000010U) </span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define BS_FTM_STATUS_CH4F   (1U)          </span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define BR_FTM_STATUS_CH4F(x) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH4F))</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define BF_FTM_STATUS_CH4F(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_STATUS_CH4F) &amp; BM_FTM_STATUS_CH4F)</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define BW_FTM_STATUS_CH4F(x, v) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH4F) = (v))</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define BP_FTM_STATUS_CH5F   (5U)          </span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define BM_FTM_STATUS_CH5F   (0x00000020U) </span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define BS_FTM_STATUS_CH5F   (1U)          </span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define BR_FTM_STATUS_CH5F(x) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH5F))</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define BF_FTM_STATUS_CH5F(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_STATUS_CH5F) &amp; BM_FTM_STATUS_CH5F)</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define BW_FTM_STATUS_CH5F(x, v) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH5F) = (v))</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define BP_FTM_STATUS_CH6F   (6U)          </span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define BM_FTM_STATUS_CH6F   (0x00000040U) </span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define BS_FTM_STATUS_CH6F   (1U)          </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define BR_FTM_STATUS_CH6F(x) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH6F))</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define BF_FTM_STATUS_CH6F(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_STATUS_CH6F) &amp; BM_FTM_STATUS_CH6F)</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define BW_FTM_STATUS_CH6F(x, v) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH6F) = (v))</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define BP_FTM_STATUS_CH7F   (7U)          </span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define BM_FTM_STATUS_CH7F   (0x00000080U) </span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define BS_FTM_STATUS_CH7F   (1U)          </span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define BR_FTM_STATUS_CH7F(x) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH7F))</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define BF_FTM_STATUS_CH7F(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_STATUS_CH7F) &amp; BM_FTM_STATUS_CH7F)</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define BW_FTM_STATUS_CH7F(x, v) (BITBAND_ACCESS32(HW_FTM_STATUS_ADDR(x), BP_FTM_STATUS_CH7F) = (v))</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment"> * HW_FTM_MODE - Features Mode Selection</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="union__hw__ftm__mode.html"> 1064</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__mode.html">_hw_ftm_mode</a></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;{</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    uint32_t U;</div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields.html"> 1067</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields.html">_hw_ftm_mode_bitfields</a></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    {</div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields.html#a583ac654a039c0cad21fbdd21de6d153"> 1069</a></span>&#160;        uint32_t FTMEN : 1;            </div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields.html#a2b3fc9574caa59d8f21d373cce53bd86"> 1070</a></span>&#160;        uint32_t INIT : 1;             </div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields.html#a289c31438e0c931a1eb2740e291dd978"> 1071</a></span>&#160;        uint32_t WPDIS : 1;            </div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields.html#a570692fbcd59021b0099f55bc4de4894"> 1072</a></span>&#160;        uint32_t PWMSYNC : 1;          </div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields.html#ae782ac718411000d7a2fdf122f4299e6"> 1073</a></span>&#160;        uint32_t CAPTEST : 1;          </div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields.html#ac7287b67796cd456c1ffacb98cb24a63"> 1074</a></span>&#160;        uint32_t FAULTM : 2;           </div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields.html#a5a194b022e9a02cd792a705088fb5fd9"> 1075</a></span>&#160;        uint32_t FAULTIE : 1;          </div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields.html#aa2f25d70b67ec604e99608fb54523cae"> 1076</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 24;       </div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    } B;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;} <a class="code" href="union__hw__ftm__mode.html">hw_ftm_mode_t</a>;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define HW_FTM_MODE_ADDR(x)      ((x) + 0x54U)</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define HW_FTM_MODE(x)           (*(__IO hw_ftm_mode_t *) HW_FTM_MODE_ADDR(x))</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define HW_FTM_MODE_RD(x)        (HW_FTM_MODE(x).U)</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define HW_FTM_MODE_WR(x, v)     (HW_FTM_MODE(x).U = (v))</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define HW_FTM_MODE_SET(x, v)    (HW_FTM_MODE_WR(x, HW_FTM_MODE_RD(x) |  (v)))</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define HW_FTM_MODE_CLR(x, v)    (HW_FTM_MODE_WR(x, HW_FTM_MODE_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define HW_FTM_MODE_TOG(x, v)    (HW_FTM_MODE_WR(x, HW_FTM_MODE_RD(x) ^  (v)))</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_MODE bitfields</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define BP_FTM_MODE_FTMEN    (0U)          </span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define BM_FTM_MODE_FTMEN    (0x00000001U) </span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define BS_FTM_MODE_FTMEN    (1U)          </span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define BR_FTM_MODE_FTMEN(x) (BITBAND_ACCESS32(HW_FTM_MODE_ADDR(x), BP_FTM_MODE_FTMEN))</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define BF_FTM_MODE_FTMEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_MODE_FTMEN) &amp; BM_FTM_MODE_FTMEN)</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define BW_FTM_MODE_FTMEN(x, v) (BITBAND_ACCESS32(HW_FTM_MODE_ADDR(x), BP_FTM_MODE_FTMEN) = (v))</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define BP_FTM_MODE_INIT     (1U)          </span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define BM_FTM_MODE_INIT     (0x00000002U) </span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define BS_FTM_MODE_INIT     (1U)          </span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define BR_FTM_MODE_INIT(x)  (BITBAND_ACCESS32(HW_FTM_MODE_ADDR(x), BP_FTM_MODE_INIT))</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define BF_FTM_MODE_INIT(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_MODE_INIT) &amp; BM_FTM_MODE_INIT)</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define BW_FTM_MODE_INIT(x, v) (BITBAND_ACCESS32(HW_FTM_MODE_ADDR(x), BP_FTM_MODE_INIT) = (v))</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define BP_FTM_MODE_WPDIS    (2U)          </span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define BM_FTM_MODE_WPDIS    (0x00000004U) </span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define BS_FTM_MODE_WPDIS    (1U)          </span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define BR_FTM_MODE_WPDIS(x) (BITBAND_ACCESS32(HW_FTM_MODE_ADDR(x), BP_FTM_MODE_WPDIS))</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define BF_FTM_MODE_WPDIS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_MODE_WPDIS) &amp; BM_FTM_MODE_WPDIS)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define BW_FTM_MODE_WPDIS(x, v) (BITBAND_ACCESS32(HW_FTM_MODE_ADDR(x), BP_FTM_MODE_WPDIS) = (v))</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define BP_FTM_MODE_PWMSYNC  (3U)          </span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define BM_FTM_MODE_PWMSYNC  (0x00000008U) </span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define BS_FTM_MODE_PWMSYNC  (1U)          </span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define BR_FTM_MODE_PWMSYNC(x) (BITBAND_ACCESS32(HW_FTM_MODE_ADDR(x), BP_FTM_MODE_PWMSYNC))</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define BF_FTM_MODE_PWMSYNC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_MODE_PWMSYNC) &amp; BM_FTM_MODE_PWMSYNC)</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define BW_FTM_MODE_PWMSYNC(x, v) (BITBAND_ACCESS32(HW_FTM_MODE_ADDR(x), BP_FTM_MODE_PWMSYNC) = (v))</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define BP_FTM_MODE_CAPTEST  (4U)          </span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define BM_FTM_MODE_CAPTEST  (0x00000010U) </span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define BS_FTM_MODE_CAPTEST  (1U)          </span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define BR_FTM_MODE_CAPTEST(x) (BITBAND_ACCESS32(HW_FTM_MODE_ADDR(x), BP_FTM_MODE_CAPTEST))</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define BF_FTM_MODE_CAPTEST(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_MODE_CAPTEST) &amp; BM_FTM_MODE_CAPTEST)</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define BW_FTM_MODE_CAPTEST(x, v) (BITBAND_ACCESS32(HW_FTM_MODE_ADDR(x), BP_FTM_MODE_CAPTEST) = (v))</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define BP_FTM_MODE_FAULTM   (5U)          </span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define BM_FTM_MODE_FAULTM   (0x00000060U) </span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define BS_FTM_MODE_FAULTM   (2U)          </span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define BR_FTM_MODE_FAULTM(x) (HW_FTM_MODE(x).B.FAULTM)</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define BF_FTM_MODE_FAULTM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_MODE_FAULTM) &amp; BM_FTM_MODE_FAULTM)</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define BW_FTM_MODE_FAULTM(x, v) (HW_FTM_MODE_WR(x, (HW_FTM_MODE_RD(x) &amp; ~BM_FTM_MODE_FAULTM) | BF_FTM_MODE_FAULTM(v)))</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define BP_FTM_MODE_FAULTIE  (7U)          </span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define BM_FTM_MODE_FAULTIE  (0x00000080U) </span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define BS_FTM_MODE_FAULTIE  (1U)          </span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define BR_FTM_MODE_FAULTIE(x) (BITBAND_ACCESS32(HW_FTM_MODE_ADDR(x), BP_FTM_MODE_FAULTIE))</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define BF_FTM_MODE_FAULTIE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_MODE_FAULTIE) &amp; BM_FTM_MODE_FAULTIE)</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define BW_FTM_MODE_FAULTIE(x, v) (BITBAND_ACCESS32(HW_FTM_MODE_ADDR(x), BP_FTM_MODE_FAULTIE) = (v))</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment"> * HW_FTM_SYNC - Synchronization</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="union__hw__ftm__sync.html"> 1306</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__sync.html">_hw_ftm_sync</a></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;{</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    uint32_t U;</div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields.html"> 1309</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields.html">_hw_ftm_sync_bitfields</a></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    {</div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields.html#a13edc8c6f5b27e0fd01024896a210a90"> 1311</a></span>&#160;        uint32_t CNTMIN : 1;           </div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields.html#a528a1085734f901c36e665ba9facd349"> 1312</a></span>&#160;        uint32_t CNTMAX : 1;           </div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields.html#a1530460cab415fa245955a40722460bb"> 1313</a></span>&#160;        uint32_t REINIT : 1;           </div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields.html#a9b00704111fea19728562620e13d2ae9"> 1315</a></span>&#160;        uint32_t SYNCHOM : 1;          </div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields.html#a5322fd5a4586d08fa00182e3d739e8da"> 1316</a></span>&#160;        uint32_t TRIG0 : 1;            </div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields.html#ac6a31a466c50bb16ec45521116caf71b"> 1317</a></span>&#160;        uint32_t TRIG1 : 1;            </div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields.html#a3f970aa073d94c19ab570ca1f01fd014"> 1318</a></span>&#160;        uint32_t TRIG2 : 1;            </div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields.html#a4c4416e7665d9887604a7faa3efd97f0"> 1319</a></span>&#160;        uint32_t SWSYNC : 1;           </div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields.html#a56bc071ca0fdac49063d0024502a550e"> 1320</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 24;       </div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    } B;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;} <a class="code" href="union__hw__ftm__sync.html">hw_ftm_sync_t</a>;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define HW_FTM_SYNC_ADDR(x)      ((x) + 0x58U)</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define HW_FTM_SYNC(x)           (*(__IO hw_ftm_sync_t *) HW_FTM_SYNC_ADDR(x))</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define HW_FTM_SYNC_RD(x)        (HW_FTM_SYNC(x).U)</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define HW_FTM_SYNC_WR(x, v)     (HW_FTM_SYNC(x).U = (v))</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define HW_FTM_SYNC_SET(x, v)    (HW_FTM_SYNC_WR(x, HW_FTM_SYNC_RD(x) |  (v)))</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define HW_FTM_SYNC_CLR(x, v)    (HW_FTM_SYNC_WR(x, HW_FTM_SYNC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define HW_FTM_SYNC_TOG(x, v)    (HW_FTM_SYNC_WR(x, HW_FTM_SYNC_RD(x) ^  (v)))</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_SYNC bitfields</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define BP_FTM_SYNC_CNTMIN   (0U)          </span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define BM_FTM_SYNC_CNTMIN   (0x00000001U) </span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define BS_FTM_SYNC_CNTMIN   (1U)          </span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define BR_FTM_SYNC_CNTMIN(x) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_CNTMIN))</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define BF_FTM_SYNC_CNTMIN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNC_CNTMIN) &amp; BM_FTM_SYNC_CNTMIN)</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define BW_FTM_SYNC_CNTMIN(x, v) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_CNTMIN) = (v))</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define BP_FTM_SYNC_CNTMAX   (1U)          </span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define BM_FTM_SYNC_CNTMAX   (0x00000002U) </span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define BS_FTM_SYNC_CNTMAX   (1U)          </span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define BR_FTM_SYNC_CNTMAX(x) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_CNTMAX))</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define BF_FTM_SYNC_CNTMAX(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNC_CNTMAX) &amp; BM_FTM_SYNC_CNTMAX)</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define BW_FTM_SYNC_CNTMAX(x, v) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_CNTMAX) = (v))</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define BP_FTM_SYNC_REINIT   (2U)          </span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define BM_FTM_SYNC_REINIT   (0x00000004U) </span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define BS_FTM_SYNC_REINIT   (1U)          </span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define BR_FTM_SYNC_REINIT(x) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_REINIT))</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define BF_FTM_SYNC_REINIT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNC_REINIT) &amp; BM_FTM_SYNC_REINIT)</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define BW_FTM_SYNC_REINIT(x, v) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_REINIT) = (v))</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define BP_FTM_SYNC_SYNCHOM  (3U)          </span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define BM_FTM_SYNC_SYNCHOM  (0x00000008U) </span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define BS_FTM_SYNC_SYNCHOM  (1U)          </span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define BR_FTM_SYNC_SYNCHOM(x) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_SYNCHOM))</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define BF_FTM_SYNC_SYNCHOM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNC_SYNCHOM) &amp; BM_FTM_SYNC_SYNCHOM)</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define BW_FTM_SYNC_SYNCHOM(x, v) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_SYNCHOM) = (v))</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define BP_FTM_SYNC_TRIG0    (4U)          </span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define BM_FTM_SYNC_TRIG0    (0x00000010U) </span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define BS_FTM_SYNC_TRIG0    (1U)          </span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define BR_FTM_SYNC_TRIG0(x) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_TRIG0))</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define BF_FTM_SYNC_TRIG0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNC_TRIG0) &amp; BM_FTM_SYNC_TRIG0)</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define BW_FTM_SYNC_TRIG0(x, v) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_TRIG0) = (v))</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define BP_FTM_SYNC_TRIG1    (5U)          </span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define BM_FTM_SYNC_TRIG1    (0x00000020U) </span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define BS_FTM_SYNC_TRIG1    (1U)          </span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define BR_FTM_SYNC_TRIG1(x) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_TRIG1))</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define BF_FTM_SYNC_TRIG1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNC_TRIG1) &amp; BM_FTM_SYNC_TRIG1)</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define BW_FTM_SYNC_TRIG1(x, v) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_TRIG1) = (v))</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define BP_FTM_SYNC_TRIG2    (6U)          </span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define BM_FTM_SYNC_TRIG2    (0x00000040U) </span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define BS_FTM_SYNC_TRIG2    (1U)          </span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define BR_FTM_SYNC_TRIG2(x) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_TRIG2))</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define BF_FTM_SYNC_TRIG2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNC_TRIG2) &amp; BM_FTM_SYNC_TRIG2)</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define BW_FTM_SYNC_TRIG2(x, v) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_TRIG2) = (v))</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define BP_FTM_SYNC_SWSYNC   (7U)          </span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define BM_FTM_SYNC_SWSYNC   (0x00000080U) </span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define BS_FTM_SYNC_SWSYNC   (1U)          </span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define BR_FTM_SYNC_SWSYNC(x) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_SWSYNC))</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define BF_FTM_SYNC_SWSYNC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNC_SWSYNC) &amp; BM_FTM_SYNC_SWSYNC)</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define BW_FTM_SYNC_SWSYNC(x, v) (BITBAND_ACCESS32(HW_FTM_SYNC_ADDR(x), BP_FTM_SYNC_SWSYNC) = (v))</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment"> * HW_FTM_OUTINIT - Initial State For Channels Output</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="union__hw__ftm__outinit.html"> 1556</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__outinit.html">_hw_ftm_outinit</a></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;{</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    uint32_t U;</div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields.html"> 1559</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields.html">_hw_ftm_outinit_bitfields</a></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    {</div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields.html#ac2361115514d6a903c91372a494c6cca"> 1561</a></span>&#160;        uint32_t CH0OI : 1;            </div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields.html#a6dea260517b53072ecbd94035b22b7a7"> 1562</a></span>&#160;        uint32_t CH1OI : 1;            </div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields.html#a97a917105c9550f2362c9abc636c1914"> 1563</a></span>&#160;        uint32_t CH2OI : 1;            </div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields.html#ae4ec76efe57617523ea011babdb64a11"> 1564</a></span>&#160;        uint32_t CH3OI : 1;            </div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields.html#ae56b6788ef384dc7fab75048b2a20025"> 1565</a></span>&#160;        uint32_t CH4OI : 1;            </div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields.html#a185a149ec76ca0d69ed4f07f28422646"> 1566</a></span>&#160;        uint32_t CH5OI : 1;            </div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields.html#ac4216440396b7e7aa7244153ee0cd647"> 1567</a></span>&#160;        uint32_t CH6OI : 1;            </div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields.html#a0ab691c18c3a3f99b196d73710a4e49d"> 1568</a></span>&#160;        uint32_t CH7OI : 1;            </div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields.html#acf5a18badec79bd54a0d88bed1b01620"> 1569</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 24;       </div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    } B;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;} <a class="code" href="union__hw__ftm__outinit.html">hw_ftm_outinit_t</a>;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define HW_FTM_OUTINIT_ADDR(x)   ((x) + 0x5CU)</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define HW_FTM_OUTINIT(x)        (*(__IO hw_ftm_outinit_t *) HW_FTM_OUTINIT_ADDR(x))</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define HW_FTM_OUTINIT_RD(x)     (HW_FTM_OUTINIT(x).U)</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define HW_FTM_OUTINIT_WR(x, v)  (HW_FTM_OUTINIT(x).U = (v))</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define HW_FTM_OUTINIT_SET(x, v) (HW_FTM_OUTINIT_WR(x, HW_FTM_OUTINIT_RD(x) |  (v)))</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define HW_FTM_OUTINIT_CLR(x, v) (HW_FTM_OUTINIT_WR(x, HW_FTM_OUTINIT_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define HW_FTM_OUTINIT_TOG(x, v) (HW_FTM_OUTINIT_WR(x, HW_FTM_OUTINIT_RD(x) ^  (v)))</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_OUTINIT bitfields</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define BP_FTM_OUTINIT_CH0OI (0U)          </span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define BM_FTM_OUTINIT_CH0OI (0x00000001U) </span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define BS_FTM_OUTINIT_CH0OI (1U)          </span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define BR_FTM_OUTINIT_CH0OI(x) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH0OI))</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define BF_FTM_OUTINIT_CH0OI(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTINIT_CH0OI) &amp; BM_FTM_OUTINIT_CH0OI)</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define BW_FTM_OUTINIT_CH0OI(x, v) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH0OI) = (v))</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define BP_FTM_OUTINIT_CH1OI (1U)          </span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define BM_FTM_OUTINIT_CH1OI (0x00000002U) </span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define BS_FTM_OUTINIT_CH1OI (1U)          </span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define BR_FTM_OUTINIT_CH1OI(x) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH1OI))</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define BF_FTM_OUTINIT_CH1OI(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTINIT_CH1OI) &amp; BM_FTM_OUTINIT_CH1OI)</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define BW_FTM_OUTINIT_CH1OI(x, v) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH1OI) = (v))</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define BP_FTM_OUTINIT_CH2OI (2U)          </span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define BM_FTM_OUTINIT_CH2OI (0x00000004U) </span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define BS_FTM_OUTINIT_CH2OI (1U)          </span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define BR_FTM_OUTINIT_CH2OI(x) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH2OI))</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define BF_FTM_OUTINIT_CH2OI(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTINIT_CH2OI) &amp; BM_FTM_OUTINIT_CH2OI)</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define BW_FTM_OUTINIT_CH2OI(x, v) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH2OI) = (v))</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define BP_FTM_OUTINIT_CH3OI (3U)          </span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define BM_FTM_OUTINIT_CH3OI (0x00000008U) </span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define BS_FTM_OUTINIT_CH3OI (1U)          </span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define BR_FTM_OUTINIT_CH3OI(x) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH3OI))</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define BF_FTM_OUTINIT_CH3OI(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTINIT_CH3OI) &amp; BM_FTM_OUTINIT_CH3OI)</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define BW_FTM_OUTINIT_CH3OI(x, v) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH3OI) = (v))</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define BP_FTM_OUTINIT_CH4OI (4U)          </span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define BM_FTM_OUTINIT_CH4OI (0x00000010U) </span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define BS_FTM_OUTINIT_CH4OI (1U)          </span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define BR_FTM_OUTINIT_CH4OI(x) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH4OI))</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define BF_FTM_OUTINIT_CH4OI(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTINIT_CH4OI) &amp; BM_FTM_OUTINIT_CH4OI)</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define BW_FTM_OUTINIT_CH4OI(x, v) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH4OI) = (v))</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define BP_FTM_OUTINIT_CH5OI (5U)          </span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define BM_FTM_OUTINIT_CH5OI (0x00000020U) </span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define BS_FTM_OUTINIT_CH5OI (1U)          </span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define BR_FTM_OUTINIT_CH5OI(x) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH5OI))</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define BF_FTM_OUTINIT_CH5OI(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTINIT_CH5OI) &amp; BM_FTM_OUTINIT_CH5OI)</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define BW_FTM_OUTINIT_CH5OI(x, v) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH5OI) = (v))</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define BP_FTM_OUTINIT_CH6OI (6U)          </span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define BM_FTM_OUTINIT_CH6OI (0x00000040U) </span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">#define BS_FTM_OUTINIT_CH6OI (1U)          </span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define BR_FTM_OUTINIT_CH6OI(x) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH6OI))</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#define BF_FTM_OUTINIT_CH6OI(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTINIT_CH6OI) &amp; BM_FTM_OUTINIT_CH6OI)</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define BW_FTM_OUTINIT_CH6OI(x, v) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH6OI) = (v))</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define BP_FTM_OUTINIT_CH7OI (7U)          </span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define BM_FTM_OUTINIT_CH7OI (0x00000080U) </span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define BS_FTM_OUTINIT_CH7OI (1U)          </span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define BR_FTM_OUTINIT_CH7OI(x) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH7OI))</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define BF_FTM_OUTINIT_CH7OI(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTINIT_CH7OI) &amp; BM_FTM_OUTINIT_CH7OI)</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define BW_FTM_OUTINIT_CH7OI(x, v) (BITBAND_ACCESS32(HW_FTM_OUTINIT_ADDR(x), BP_FTM_OUTINIT_CH7OI) = (v))</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment"> * HW_FTM_OUTMASK - Output Mask</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="union__hw__ftm__outmask.html"> 1808</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__outmask.html">_hw_ftm_outmask</a></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;{</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    uint32_t U;</div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields.html"> 1811</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields.html">_hw_ftm_outmask_bitfields</a></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;    {</div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields.html#af7d7dbea29e4424f43bc7e6733f3bd67"> 1813</a></span>&#160;        uint32_t CH0OM : 1;            </div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields.html#ab286ef9925694024b25c9486d4e09662"> 1814</a></span>&#160;        uint32_t CH1OM : 1;            </div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields.html#a980c280365ba13b058354ac4d9b38cfb"> 1815</a></span>&#160;        uint32_t CH2OM : 1;            </div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields.html#a23441d5a91650b65a8a6aca1fef41138"> 1816</a></span>&#160;        uint32_t CH3OM : 1;            </div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields.html#a90675040f6a6c063ee47d52bf5506307"> 1817</a></span>&#160;        uint32_t CH4OM : 1;            </div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields.html#a6add1d88a8077c45d800f59e5dff20d0"> 1818</a></span>&#160;        uint32_t CH5OM : 1;            </div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields.html#a948594a699a50d533d19d157afd4f1a1"> 1819</a></span>&#160;        uint32_t CH6OM : 1;            </div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields.html#accb7fef71e86c401304c16e0aacdfe04"> 1820</a></span>&#160;        uint32_t CH7OM : 1;            </div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields.html#a931f5a85430a151b264e10fa558caa79"> 1821</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 24;       </div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    } B;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;} <a class="code" href="union__hw__ftm__outmask.html">hw_ftm_outmask_t</a>;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">#define HW_FTM_OUTMASK_ADDR(x)   ((x) + 0x60U)</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define HW_FTM_OUTMASK(x)        (*(__IO hw_ftm_outmask_t *) HW_FTM_OUTMASK_ADDR(x))</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define HW_FTM_OUTMASK_RD(x)     (HW_FTM_OUTMASK(x).U)</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define HW_FTM_OUTMASK_WR(x, v)  (HW_FTM_OUTMASK(x).U = (v))</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define HW_FTM_OUTMASK_SET(x, v) (HW_FTM_OUTMASK_WR(x, HW_FTM_OUTMASK_RD(x) |  (v)))</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define HW_FTM_OUTMASK_CLR(x, v) (HW_FTM_OUTMASK_WR(x, HW_FTM_OUTMASK_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define HW_FTM_OUTMASK_TOG(x, v) (HW_FTM_OUTMASK_WR(x, HW_FTM_OUTMASK_RD(x) ^  (v)))</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_OUTMASK bitfields</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define BP_FTM_OUTMASK_CH0OM (0U)          </span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define BM_FTM_OUTMASK_CH0OM (0x00000001U) </span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define BS_FTM_OUTMASK_CH0OM (1U)          </span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define BR_FTM_OUTMASK_CH0OM(x) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH0OM))</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define BF_FTM_OUTMASK_CH0OM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTMASK_CH0OM) &amp; BM_FTM_OUTMASK_CH0OM)</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define BW_FTM_OUTMASK_CH0OM(x, v) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH0OM) = (v))</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define BP_FTM_OUTMASK_CH1OM (1U)          </span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define BM_FTM_OUTMASK_CH1OM (0x00000002U) </span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define BS_FTM_OUTMASK_CH1OM (1U)          </span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define BR_FTM_OUTMASK_CH1OM(x) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH1OM))</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define BF_FTM_OUTMASK_CH1OM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTMASK_CH1OM) &amp; BM_FTM_OUTMASK_CH1OM)</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define BW_FTM_OUTMASK_CH1OM(x, v) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH1OM) = (v))</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define BP_FTM_OUTMASK_CH2OM (2U)          </span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define BM_FTM_OUTMASK_CH2OM (0x00000004U) </span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define BS_FTM_OUTMASK_CH2OM (1U)          </span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define BR_FTM_OUTMASK_CH2OM(x) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH2OM))</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define BF_FTM_OUTMASK_CH2OM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTMASK_CH2OM) &amp; BM_FTM_OUTMASK_CH2OM)</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define BW_FTM_OUTMASK_CH2OM(x, v) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH2OM) = (v))</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define BP_FTM_OUTMASK_CH3OM (3U)          </span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define BM_FTM_OUTMASK_CH3OM (0x00000008U) </span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define BS_FTM_OUTMASK_CH3OM (1U)          </span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define BR_FTM_OUTMASK_CH3OM(x) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH3OM))</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define BF_FTM_OUTMASK_CH3OM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTMASK_CH3OM) &amp; BM_FTM_OUTMASK_CH3OM)</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define BW_FTM_OUTMASK_CH3OM(x, v) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH3OM) = (v))</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define BP_FTM_OUTMASK_CH4OM (4U)          </span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define BM_FTM_OUTMASK_CH4OM (0x00000010U) </span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define BS_FTM_OUTMASK_CH4OM (1U)          </span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define BR_FTM_OUTMASK_CH4OM(x) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH4OM))</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define BF_FTM_OUTMASK_CH4OM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTMASK_CH4OM) &amp; BM_FTM_OUTMASK_CH4OM)</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define BW_FTM_OUTMASK_CH4OM(x, v) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH4OM) = (v))</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define BP_FTM_OUTMASK_CH5OM (5U)          </span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define BM_FTM_OUTMASK_CH5OM (0x00000020U) </span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define BS_FTM_OUTMASK_CH5OM (1U)          </span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define BR_FTM_OUTMASK_CH5OM(x) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH5OM))</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define BF_FTM_OUTMASK_CH5OM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTMASK_CH5OM) &amp; BM_FTM_OUTMASK_CH5OM)</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define BW_FTM_OUTMASK_CH5OM(x, v) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH5OM) = (v))</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define BP_FTM_OUTMASK_CH6OM (6U)          </span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define BM_FTM_OUTMASK_CH6OM (0x00000040U) </span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define BS_FTM_OUTMASK_CH6OM (1U)          </span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">#define BR_FTM_OUTMASK_CH6OM(x) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH6OM))</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define BF_FTM_OUTMASK_CH6OM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTMASK_CH6OM) &amp; BM_FTM_OUTMASK_CH6OM)</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define BW_FTM_OUTMASK_CH6OM(x, v) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH6OM) = (v))</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define BP_FTM_OUTMASK_CH7OM (7U)          </span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define BM_FTM_OUTMASK_CH7OM (0x00000080U) </span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define BS_FTM_OUTMASK_CH7OM (1U)          </span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define BR_FTM_OUTMASK_CH7OM(x) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH7OM))</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define BF_FTM_OUTMASK_CH7OM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_OUTMASK_CH7OM) &amp; BM_FTM_OUTMASK_CH7OM)</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define BW_FTM_OUTMASK_CH7OM(x, v) (BITBAND_ACCESS32(HW_FTM_OUTMASK_ADDR(x), BP_FTM_OUTMASK_CH7OM) = (v))</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment"> * HW_FTM_COMBINE - Function For Linked Channels</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;</div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="union__hw__ftm__combine.html"> 2049</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__combine.html">_hw_ftm_combine</a></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;{</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;    uint32_t U;</div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html"> 2052</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html">_hw_ftm_combine_bitfields</a></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;    {</div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a471184224c648c65209468fd3bc9fa43"> 2054</a></span>&#160;        uint32_t COMBINE0 : 1;         </div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#aa3f1745f6eed679f1661d4d86abaf72b"> 2055</a></span>&#160;        uint32_t COMP0 : 1;            </div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a27220403e7a200b1b23d6b274afd6862"> 2056</a></span>&#160;        uint32_t DECAPEN0 : 1;         </div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#ab68570eb72f026c9a5d24d230233addb"> 2058</a></span>&#160;        uint32_t DECAP0 : 1;           </div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a64fcb56a282edb936d478fbc89b2ff8d"> 2060</a></span>&#160;        uint32_t DTEN0 : 1;            </div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a89f5e2e24873b3c8bea8c234fa582bbb"> 2061</a></span>&#160;        uint32_t SYNCEN0 : 1;          </div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a6cc9468dbfb7c56dcd22fb9ebacd65db"> 2062</a></span>&#160;        uint32_t FAULTEN0 : 1;         </div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#af548c9473b1ae59edddc38f33995366f"> 2063</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 1;        </div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a375c01447d6b4cad1b7139db8f5e885e"> 2064</a></span>&#160;        uint32_t COMBINE1 : 1;         </div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a8094b3f5fd518b416034c4c71a4458eb"> 2065</a></span>&#160;        uint32_t COMP1 : 1;            </div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#aea5003fac9b358578b50b93f0db34715"> 2066</a></span>&#160;        uint32_t DECAPEN1 : 1;         </div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#aa48b97b2c56fa08d5143fbdb6e9fb23e"> 2068</a></span>&#160;        uint32_t DECAP1 : 1;           </div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a80c6ffeb860bad219986bb208ec25136"> 2070</a></span>&#160;        uint32_t DTEN1 : 1;            </div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#acd5f65680ee81ed3f01549165ed92043"> 2071</a></span>&#160;        uint32_t SYNCEN1 : 1;          </div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a3ee99994b89272edf06ec4f391ed9164"> 2072</a></span>&#160;        uint32_t FAULTEN1 : 1;         </div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a95db365dc4d52fd995baabf400805f32"> 2073</a></span>&#160;        uint32_t RESERVED1 : 1;        </div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a7d6c72179db9c7eec3e584f4a7c5ca00"> 2074</a></span>&#160;        uint32_t COMBINE2 : 1;         </div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a21d84bb5651bdc83733f8a5c937bf512"> 2075</a></span>&#160;        uint32_t COMP2 : 1;            </div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#ad830dcb76e395e3fef11b3c9f7d2f4e6"> 2076</a></span>&#160;        uint32_t DECAPEN2 : 1;         </div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#afd9babe22879fa598eb83612b1875d99"> 2078</a></span>&#160;        uint32_t DECAP2 : 1;           </div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#ac80ca36aeaa4dba62f64ef88e4e9348f"> 2080</a></span>&#160;        uint32_t DTEN2 : 1;            </div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a2d57dd2cfa3ee3d2251b9d6526fc65a5"> 2081</a></span>&#160;        uint32_t SYNCEN2 : 1;          </div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a25ce00ed2b062cc038b6e9dd0f4e103e"> 2082</a></span>&#160;        uint32_t FAULTEN2 : 1;         </div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#ab7ea61827a1d11ca8ea5afd02d02de6c"> 2083</a></span>&#160;        uint32_t RESERVED2 : 1;        </div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a5ec6bd45771c59a9f9bb562f11bf3e75"> 2084</a></span>&#160;        uint32_t COMBINE3 : 1;         </div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#ae94a98e3493de7cfb1be6da6527b76a0"> 2085</a></span>&#160;        uint32_t COMP3 : 1;            </div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#accb4bd86bf26f5b787f232e03f7a7bb3"> 2086</a></span>&#160;        uint32_t DECAPEN3 : 1;         </div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a8ead0c5999abcf05f3fc9fdc95f898d0"> 2088</a></span>&#160;        uint32_t DECAP3 : 1;           </div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#abf7cdd2c65b7f64361befa27da49ba68"> 2090</a></span>&#160;        uint32_t DTEN3 : 1;            </div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#ad383770c55624e4faa531626d3767dfd"> 2091</a></span>&#160;        uint32_t SYNCEN3 : 1;          </div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a42f20bfa286a3d73abd5773fc5965c01"> 2092</a></span>&#160;        uint32_t FAULTEN3 : 1;         </div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html#a5d722edad093deb33ff0a00149d282e8"> 2093</a></span>&#160;        uint32_t RESERVED3 : 1;        </div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;    } B;</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;} <a class="code" href="union__hw__ftm__combine.html">hw_ftm_combine_t</a>;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define HW_FTM_COMBINE_ADDR(x)   ((x) + 0x64U)</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define HW_FTM_COMBINE(x)        (*(__IO hw_ftm_combine_t *) HW_FTM_COMBINE_ADDR(x))</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define HW_FTM_COMBINE_RD(x)     (HW_FTM_COMBINE(x).U)</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define HW_FTM_COMBINE_WR(x, v)  (HW_FTM_COMBINE(x).U = (v))</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define HW_FTM_COMBINE_SET(x, v) (HW_FTM_COMBINE_WR(x, HW_FTM_COMBINE_RD(x) |  (v)))</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define HW_FTM_COMBINE_CLR(x, v) (HW_FTM_COMBINE_WR(x, HW_FTM_COMBINE_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define HW_FTM_COMBINE_TOG(x, v) (HW_FTM_COMBINE_WR(x, HW_FTM_COMBINE_RD(x) ^  (v)))</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_COMBINE bitfields</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_COMBINE0 (0U)       </span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_COMBINE0 (0x00000001U) </span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_COMBINE0 (1U)       </span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_COMBINE0(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMBINE0))</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_COMBINE0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_COMBINE0) &amp; BM_FTM_COMBINE_COMBINE0)</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_COMBINE0(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMBINE0) = (v))</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_COMP0 (1U)          </span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_COMP0 (0x00000002U) </span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_COMP0 (1U)          </span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_COMP0(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMP0))</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_COMP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_COMP0) &amp; BM_FTM_COMBINE_COMP0)</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_COMP0(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMP0) = (v))</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_DECAPEN0 (2U)       </span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_DECAPEN0 (0x00000004U) </span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_DECAPEN0 (1U)       </span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_DECAPEN0(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAPEN0))</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_DECAPEN0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_DECAPEN0) &amp; BM_FTM_COMBINE_DECAPEN0)</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_DECAPEN0(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAPEN0) = (v))</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_DECAP0 (3U)         </span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_DECAP0 (0x00000008U) </span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_DECAP0 (1U)         </span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_DECAP0(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAP0))</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_DECAP0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_DECAP0) &amp; BM_FTM_COMBINE_DECAP0)</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_DECAP0(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAP0) = (v))</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_DTEN0 (4U)          </span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_DTEN0 (0x00000010U) </span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_DTEN0 (1U)          </span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_DTEN0(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DTEN0))</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_DTEN0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_DTEN0) &amp; BM_FTM_COMBINE_DTEN0)</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_DTEN0(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DTEN0) = (v))</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_SYNCEN0 (5U)        </span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_SYNCEN0 (0x00000020U) </span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_SYNCEN0 (1U)        </span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_SYNCEN0(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_SYNCEN0))</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_SYNCEN0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_SYNCEN0) &amp; BM_FTM_COMBINE_SYNCEN0)</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_SYNCEN0(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_SYNCEN0) = (v))</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_FAULTEN0 (6U)       </span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_FAULTEN0 (0x00000040U) </span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_FAULTEN0 (1U)       </span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_FAULTEN0(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_FAULTEN0))</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_FAULTEN0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_FAULTEN0) &amp; BM_FTM_COMBINE_FAULTEN0)</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_FAULTEN0(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_FAULTEN0) = (v))</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_COMBINE1 (8U)       </span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_COMBINE1 (0x00000100U) </span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_COMBINE1 (1U)       </span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_COMBINE1(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMBINE1))</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_COMBINE1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_COMBINE1) &amp; BM_FTM_COMBINE_COMBINE1)</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_COMBINE1(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMBINE1) = (v))</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_COMP1 (9U)          </span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_COMP1 (0x00000200U) </span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_COMP1 (1U)          </span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_COMP1(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMP1))</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_COMP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_COMP1) &amp; BM_FTM_COMBINE_COMP1)</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_COMP1(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMP1) = (v))</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_DECAPEN1 (10U)      </span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_DECAPEN1 (0x00000400U) </span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_DECAPEN1 (1U)       </span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_DECAPEN1(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAPEN1))</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_DECAPEN1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_DECAPEN1) &amp; BM_FTM_COMBINE_DECAPEN1)</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_DECAPEN1(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAPEN1) = (v))</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_DECAP1 (11U)        </span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_DECAP1 (0x00000800U) </span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_DECAP1 (1U)         </span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_DECAP1(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAP1))</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_DECAP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_DECAP1) &amp; BM_FTM_COMBINE_DECAP1)</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_DECAP1(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAP1) = (v))</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_DTEN1 (12U)         </span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_DTEN1 (0x00001000U) </span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_DTEN1 (1U)          </span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_DTEN1(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DTEN1))</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_DTEN1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_DTEN1) &amp; BM_FTM_COMBINE_DTEN1)</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_DTEN1(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DTEN1) = (v))</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_SYNCEN1 (13U)       </span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_SYNCEN1 (0x00002000U) </span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_SYNCEN1 (1U)        </span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_SYNCEN1(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_SYNCEN1))</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_SYNCEN1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_SYNCEN1) &amp; BM_FTM_COMBINE_SYNCEN1)</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_SYNCEN1(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_SYNCEN1) = (v))</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_FAULTEN1 (14U)      </span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_FAULTEN1 (0x00004000U) </span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_FAULTEN1 (1U)       </span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_FAULTEN1(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_FAULTEN1))</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_FAULTEN1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_FAULTEN1) &amp; BM_FTM_COMBINE_FAULTEN1)</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_FAULTEN1(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_FAULTEN1) = (v))</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_COMBINE2 (16U)      </span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_COMBINE2 (0x00010000U) </span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_COMBINE2 (1U)       </span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_COMBINE2(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMBINE2))</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_COMBINE2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_COMBINE2) &amp; BM_FTM_COMBINE_COMBINE2)</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_COMBINE2(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMBINE2) = (v))</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_COMP2 (17U)         </span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_COMP2 (0x00020000U) </span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_COMP2 (1U)          </span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_COMP2(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMP2))</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_COMP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_COMP2) &amp; BM_FTM_COMBINE_COMP2)</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_COMP2(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMP2) = (v))</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_DECAPEN2 (18U)      </span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_DECAPEN2 (0x00040000U) </span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_DECAPEN2 (1U)       </span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_DECAPEN2(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAPEN2))</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_DECAPEN2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_DECAPEN2) &amp; BM_FTM_COMBINE_DECAPEN2)</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_DECAPEN2(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAPEN2) = (v))</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_DECAP2 (19U)        </span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_DECAP2 (0x00080000U) </span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_DECAP2 (1U)         </span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_DECAP2(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAP2))</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_DECAP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_DECAP2) &amp; BM_FTM_COMBINE_DECAP2)</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_DECAP2(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAP2) = (v))</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_DTEN2 (20U)         </span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_DTEN2 (0x00100000U) </span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_DTEN2 (1U)          </span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_DTEN2(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DTEN2))</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_DTEN2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_DTEN2) &amp; BM_FTM_COMBINE_DTEN2)</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_DTEN2(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DTEN2) = (v))</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_SYNCEN2 (21U)       </span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_SYNCEN2 (0x00200000U) </span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_SYNCEN2 (1U)        </span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_SYNCEN2(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_SYNCEN2))</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_SYNCEN2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_SYNCEN2) &amp; BM_FTM_COMBINE_SYNCEN2)</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_SYNCEN2(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_SYNCEN2) = (v))</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_FAULTEN2 (22U)      </span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_FAULTEN2 (0x00400000U) </span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_FAULTEN2 (1U)       </span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_FAULTEN2(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_FAULTEN2))</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_FAULTEN2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_FAULTEN2) &amp; BM_FTM_COMBINE_FAULTEN2)</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_FAULTEN2(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_FAULTEN2) = (v))</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_COMBINE3 (24U)      </span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_COMBINE3 (0x01000000U) </span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_COMBINE3 (1U)       </span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_COMBINE3(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMBINE3))</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_COMBINE3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_COMBINE3) &amp; BM_FTM_COMBINE_COMBINE3)</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_COMBINE3(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMBINE3) = (v))</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_COMP3 (25U)         </span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_COMP3 (0x02000000U) </span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_COMP3 (1U)          </span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_COMP3(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMP3))</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_COMP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_COMP3) &amp; BM_FTM_COMBINE_COMP3)</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_COMP3(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_COMP3) = (v))</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_DECAPEN3 (26U)      </span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_DECAPEN3 (0x04000000U) </span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_DECAPEN3 (1U)       </span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_DECAPEN3(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAPEN3))</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_DECAPEN3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_DECAPEN3) &amp; BM_FTM_COMBINE_DECAPEN3)</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_DECAPEN3(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAPEN3) = (v))</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_DECAP3 (27U)        </span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_DECAP3 (0x08000000U) </span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_DECAP3 (1U)         </span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_DECAP3(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAP3))</span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_DECAP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_DECAP3) &amp; BM_FTM_COMBINE_DECAP3)</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_DECAP3(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DECAP3) = (v))</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_DTEN3 (28U)         </span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_DTEN3 (0x10000000U) </span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_DTEN3 (1U)          </span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_DTEN3(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DTEN3))</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_DTEN3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_DTEN3) &amp; BM_FTM_COMBINE_DTEN3)</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_DTEN3(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_DTEN3) = (v))</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_SYNCEN3 (29U)       </span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_SYNCEN3 (0x20000000U) </span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_SYNCEN3 (1U)        </span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_SYNCEN3(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_SYNCEN3))</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_SYNCEN3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_SYNCEN3) &amp; BM_FTM_COMBINE_SYNCEN3)</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_SYNCEN3(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_SYNCEN3) = (v))</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define BP_FTM_COMBINE_FAULTEN3 (30U)      </span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define BM_FTM_COMBINE_FAULTEN3 (0x40000000U) </span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define BS_FTM_COMBINE_FAULTEN3 (1U)       </span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">#define BR_FTM_COMBINE_FAULTEN3(x) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_FAULTEN3))</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define BF_FTM_COMBINE_FAULTEN3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_COMBINE_FAULTEN3) &amp; BM_FTM_COMBINE_FAULTEN3)</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define BW_FTM_COMBINE_FAULTEN3(x, v) (BITBAND_ACCESS32(HW_FTM_COMBINE_ADDR(x), BP_FTM_COMBINE_FAULTEN3) = (v))</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="comment"> * HW_FTM_DEADTIME - Deadtime Insertion Control</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;</div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="union__hw__ftm__deadtime.html"> 2852</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__deadtime.html">_hw_ftm_deadtime</a></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;{</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;    uint32_t U;</div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="struct__hw__ftm__deadtime_1_1__hw__ftm__deadtime__bitfields.html"> 2855</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__deadtime_1_1__hw__ftm__deadtime__bitfields.html">_hw_ftm_deadtime_bitfields</a></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;    {</div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="struct__hw__ftm__deadtime_1_1__hw__ftm__deadtime__bitfields.html#a3aa0e5135bb033686013bb278ebae39a"> 2857</a></span>&#160;        uint32_t DTVAL : 6;            </div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="struct__hw__ftm__deadtime_1_1__hw__ftm__deadtime__bitfields.html#a78f415aced8d91e2d47bdc32f228ca48"> 2858</a></span>&#160;        uint32_t DTPS : 2;             </div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="struct__hw__ftm__deadtime_1_1__hw__ftm__deadtime__bitfields.html#a18b2f7740ef81a3ffeb9c78e04894519"> 2859</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 24;       </div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;    } B;</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;} <a class="code" href="union__hw__ftm__deadtime.html">hw_ftm_deadtime_t</a>;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define HW_FTM_DEADTIME_ADDR(x)  ((x) + 0x68U)</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define HW_FTM_DEADTIME(x)       (*(__IO hw_ftm_deadtime_t *) HW_FTM_DEADTIME_ADDR(x))</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define HW_FTM_DEADTIME_RD(x)    (HW_FTM_DEADTIME(x).U)</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define HW_FTM_DEADTIME_WR(x, v) (HW_FTM_DEADTIME(x).U = (v))</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define HW_FTM_DEADTIME_SET(x, v) (HW_FTM_DEADTIME_WR(x, HW_FTM_DEADTIME_RD(x) |  (v)))</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define HW_FTM_DEADTIME_CLR(x, v) (HW_FTM_DEADTIME_WR(x, HW_FTM_DEADTIME_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define HW_FTM_DEADTIME_TOG(x, v) (HW_FTM_DEADTIME_WR(x, HW_FTM_DEADTIME_RD(x) ^  (v)))</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_DEADTIME bitfields</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define BP_FTM_DEADTIME_DTVAL (0U)         </span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#define BM_FTM_DEADTIME_DTVAL (0x0000003FU) </span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define BS_FTM_DEADTIME_DTVAL (6U)         </span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define BR_FTM_DEADTIME_DTVAL(x) (HW_FTM_DEADTIME(x).B.DTVAL)</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define BF_FTM_DEADTIME_DTVAL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_DEADTIME_DTVAL) &amp; BM_FTM_DEADTIME_DTVAL)</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define BW_FTM_DEADTIME_DTVAL(x, v) (HW_FTM_DEADTIME_WR(x, (HW_FTM_DEADTIME_RD(x) &amp; ~BM_FTM_DEADTIME_DTVAL) | BF_FTM_DEADTIME_DTVAL(v)))</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define BP_FTM_DEADTIME_DTPS (6U)          </span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define BM_FTM_DEADTIME_DTPS (0x000000C0U) </span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define BS_FTM_DEADTIME_DTPS (2U)          </span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define BR_FTM_DEADTIME_DTPS(x) (HW_FTM_DEADTIME(x).B.DTPS)</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define BF_FTM_DEADTIME_DTPS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_DEADTIME_DTPS) &amp; BM_FTM_DEADTIME_DTPS)</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define BW_FTM_DEADTIME_DTPS(x, v) (HW_FTM_DEADTIME_WR(x, (HW_FTM_DEADTIME_RD(x) &amp; ~BM_FTM_DEADTIME_DTPS) | BF_FTM_DEADTIME_DTPS(v)))</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="comment"> * HW_FTM_EXTTRIG - FTM External Trigger</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;</div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="union__hw__ftm__exttrig.html"> 2949</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__exttrig.html">_hw_ftm_exttrig</a></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;{</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;    uint32_t U;</div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields.html"> 2952</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields.html">_hw_ftm_exttrig_bitfields</a></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;    {</div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields.html#a8e6489c99849633b8f3408aba7f4c9d5"> 2954</a></span>&#160;        uint32_t CH2TRIG : 1;          </div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields.html#aed50c423e451df892cfff8c86095930a"> 2955</a></span>&#160;        uint32_t CH3TRIG : 1;          </div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields.html#a507bf4e194e146b754da75f94d181022"> 2956</a></span>&#160;        uint32_t CH4TRIG : 1;          </div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields.html#ad6bd80d05a08eed290919ad00bb80d0d"> 2957</a></span>&#160;        uint32_t CH5TRIG : 1;          </div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields.html#a9ef691dc1ff302b667d27459767a8809"> 2958</a></span>&#160;        uint32_t CH0TRIG : 1;          </div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields.html#af6ac3d0c032723ce27b26154cf3fac9d"> 2959</a></span>&#160;        uint32_t CH1TRIG : 1;          </div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields.html#ad04d0474462d128e540cac4806947f34"> 2960</a></span>&#160;        uint32_t INITTRIGEN : 1;       </div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields.html#aa884d45271bbd320abb15bad26f2adaf"> 2961</a></span>&#160;        uint32_t TRIGF : 1;            </div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields.html#ade8f1832152de66f8e46db125609a924"> 2962</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 24;       </div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;    } B;</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;} <a class="code" href="union__hw__ftm__exttrig.html">hw_ftm_exttrig_t</a>;</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">#define HW_FTM_EXTTRIG_ADDR(x)   ((x) + 0x6CU)</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#define HW_FTM_EXTTRIG(x)        (*(__IO hw_ftm_exttrig_t *) HW_FTM_EXTTRIG_ADDR(x))</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#define HW_FTM_EXTTRIG_RD(x)     (HW_FTM_EXTTRIG(x).U)</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define HW_FTM_EXTTRIG_WR(x, v)  (HW_FTM_EXTTRIG(x).U = (v))</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#define HW_FTM_EXTTRIG_SET(x, v) (HW_FTM_EXTTRIG_WR(x, HW_FTM_EXTTRIG_RD(x) |  (v)))</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define HW_FTM_EXTTRIG_CLR(x, v) (HW_FTM_EXTTRIG_WR(x, HW_FTM_EXTTRIG_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define HW_FTM_EXTTRIG_TOG(x, v) (HW_FTM_EXTTRIG_WR(x, HW_FTM_EXTTRIG_RD(x) ^  (v)))</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_EXTTRIG bitfields</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define BP_FTM_EXTTRIG_CH2TRIG (0U)        </span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define BM_FTM_EXTTRIG_CH2TRIG (0x00000001U) </span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define BS_FTM_EXTTRIG_CH2TRIG (1U)        </span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define BR_FTM_EXTTRIG_CH2TRIG(x) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_CH2TRIG))</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define BF_FTM_EXTTRIG_CH2TRIG(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_EXTTRIG_CH2TRIG) &amp; BM_FTM_EXTTRIG_CH2TRIG)</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define BW_FTM_EXTTRIG_CH2TRIG(x, v) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_CH2TRIG) = (v))</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define BP_FTM_EXTTRIG_CH3TRIG (1U)        </span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define BM_FTM_EXTTRIG_CH3TRIG (0x00000002U) </span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define BS_FTM_EXTTRIG_CH3TRIG (1U)        </span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define BR_FTM_EXTTRIG_CH3TRIG(x) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_CH3TRIG))</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define BF_FTM_EXTTRIG_CH3TRIG(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_EXTTRIG_CH3TRIG) &amp; BM_FTM_EXTTRIG_CH3TRIG)</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define BW_FTM_EXTTRIG_CH3TRIG(x, v) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_CH3TRIG) = (v))</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define BP_FTM_EXTTRIG_CH4TRIG (2U)        </span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define BM_FTM_EXTTRIG_CH4TRIG (0x00000004U) </span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define BS_FTM_EXTTRIG_CH4TRIG (1U)        </span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define BR_FTM_EXTTRIG_CH4TRIG(x) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_CH4TRIG))</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define BF_FTM_EXTTRIG_CH4TRIG(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_EXTTRIG_CH4TRIG) &amp; BM_FTM_EXTTRIG_CH4TRIG)</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define BW_FTM_EXTTRIG_CH4TRIG(x, v) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_CH4TRIG) = (v))</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define BP_FTM_EXTTRIG_CH5TRIG (3U)        </span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define BM_FTM_EXTTRIG_CH5TRIG (0x00000008U) </span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define BS_FTM_EXTTRIG_CH5TRIG (1U)        </span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define BR_FTM_EXTTRIG_CH5TRIG(x) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_CH5TRIG))</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define BF_FTM_EXTTRIG_CH5TRIG(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_EXTTRIG_CH5TRIG) &amp; BM_FTM_EXTTRIG_CH5TRIG)</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define BW_FTM_EXTTRIG_CH5TRIG(x, v) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_CH5TRIG) = (v))</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define BP_FTM_EXTTRIG_CH0TRIG (4U)        </span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor">#define BM_FTM_EXTTRIG_CH0TRIG (0x00000010U) </span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#define BS_FTM_EXTTRIG_CH0TRIG (1U)        </span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor">#define BR_FTM_EXTTRIG_CH0TRIG(x) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_CH0TRIG))</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define BF_FTM_EXTTRIG_CH0TRIG(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_EXTTRIG_CH0TRIG) &amp; BM_FTM_EXTTRIG_CH0TRIG)</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define BW_FTM_EXTTRIG_CH0TRIG(x, v) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_CH0TRIG) = (v))</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define BP_FTM_EXTTRIG_CH1TRIG (5U)        </span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define BM_FTM_EXTTRIG_CH1TRIG (0x00000020U) </span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define BS_FTM_EXTTRIG_CH1TRIG (1U)        </span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define BR_FTM_EXTTRIG_CH1TRIG(x) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_CH1TRIG))</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define BF_FTM_EXTTRIG_CH1TRIG(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_EXTTRIG_CH1TRIG) &amp; BM_FTM_EXTTRIG_CH1TRIG)</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define BW_FTM_EXTTRIG_CH1TRIG(x, v) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_CH1TRIG) = (v))</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define BP_FTM_EXTTRIG_INITTRIGEN (6U)     </span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">#define BM_FTM_EXTTRIG_INITTRIGEN (0x00000040U) </span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define BS_FTM_EXTTRIG_INITTRIGEN (1U)     </span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define BR_FTM_EXTTRIG_INITTRIGEN(x) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_INITTRIGEN))</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define BF_FTM_EXTTRIG_INITTRIGEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_EXTTRIG_INITTRIGEN) &amp; BM_FTM_EXTTRIG_INITTRIGEN)</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define BW_FTM_EXTTRIG_INITTRIGEN(x, v) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_INITTRIGEN) = (v))</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define BP_FTM_EXTTRIG_TRIGF (7U)          </span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define BM_FTM_EXTTRIG_TRIGF (0x00000080U) </span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define BS_FTM_EXTTRIG_TRIGF (1U)          </span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define BR_FTM_EXTTRIG_TRIGF(x) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_TRIGF))</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor">#define BF_FTM_EXTTRIG_TRIGF(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_EXTTRIG_TRIGF) &amp; BM_FTM_EXTTRIG_TRIGF)</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor">#define BW_FTM_EXTTRIG_TRIGF(x, v) (BITBAND_ACCESS32(HW_FTM_EXTTRIG_ADDR(x), BP_FTM_EXTTRIG_TRIGF) = (v))</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="comment"> * HW_FTM_POL - Channels Polarity</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;</div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="union__hw__ftm__pol.html"> 3201</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__pol.html">_hw_ftm_pol</a></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;{</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;    uint32_t U;</div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields.html"> 3204</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields.html">_hw_ftm_pol_bitfields</a></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;    {</div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields.html#ae84c59205f6a27f68683b8932db1f1d6"> 3206</a></span>&#160;        uint32_t POL0 : 1;             </div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields.html#a1b3f9ba91ea736931f70bf5b458f2b83"> 3207</a></span>&#160;        uint32_t POL1 : 1;             </div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields.html#a39ea9d021ead060fb968eff06f3c648d"> 3208</a></span>&#160;        uint32_t POL2 : 1;             </div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields.html#aac20408fe18543c75224fb0f93543fc0"> 3209</a></span>&#160;        uint32_t POL3 : 1;             </div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields.html#ac2fe7c8cfb65d29cbb4c3935aaf625e5"> 3210</a></span>&#160;        uint32_t POL4 : 1;             </div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields.html#a590df1199759043e1a077f8fab3c89fd"> 3211</a></span>&#160;        uint32_t POL5 : 1;             </div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields.html#a4c884129876d3c82d497d0f67688ac27"> 3212</a></span>&#160;        uint32_t POL6 : 1;             </div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields.html#a17d9d520f75755c641b816b7ba566329"> 3213</a></span>&#160;        uint32_t POL7 : 1;             </div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields.html#ab28ee083da6720293fa204fab4e05ca8"> 3214</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 24;       </div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;    } B;</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;} <a class="code" href="union__hw__ftm__pol.html">hw_ftm_pol_t</a>;</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define HW_FTM_POL_ADDR(x)       ((x) + 0x70U)</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">#define HW_FTM_POL(x)            (*(__IO hw_ftm_pol_t *) HW_FTM_POL_ADDR(x))</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">#define HW_FTM_POL_RD(x)         (HW_FTM_POL(x).U)</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">#define HW_FTM_POL_WR(x, v)      (HW_FTM_POL(x).U = (v))</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor">#define HW_FTM_POL_SET(x, v)     (HW_FTM_POL_WR(x, HW_FTM_POL_RD(x) |  (v)))</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#define HW_FTM_POL_CLR(x, v)     (HW_FTM_POL_WR(x, HW_FTM_POL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define HW_FTM_POL_TOG(x, v)     (HW_FTM_POL_WR(x, HW_FTM_POL_RD(x) ^  (v)))</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_POL bitfields</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor">#define BP_FTM_POL_POL0      (0U)          </span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define BM_FTM_POL_POL0      (0x00000001U) </span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define BS_FTM_POL_POL0      (1U)          </span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor">#define BR_FTM_POL_POL0(x)   (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL0))</span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define BF_FTM_POL_POL0(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_POL_POL0) &amp; BM_FTM_POL_POL0)</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">#define BW_FTM_POL_POL0(x, v) (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL0) = (v))</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#define BP_FTM_POL_POL1      (1U)          </span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define BM_FTM_POL_POL1      (0x00000002U) </span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define BS_FTM_POL_POL1      (1U)          </span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define BR_FTM_POL_POL1(x)   (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL1))</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">#define BF_FTM_POL_POL1(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_POL_POL1) &amp; BM_FTM_POL_POL1)</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define BW_FTM_POL_POL1(x, v) (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL1) = (v))</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define BP_FTM_POL_POL2      (2U)          </span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define BM_FTM_POL_POL2      (0x00000004U) </span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define BS_FTM_POL_POL2      (1U)          </span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#define BR_FTM_POL_POL2(x)   (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL2))</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define BF_FTM_POL_POL2(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_POL_POL2) &amp; BM_FTM_POL_POL2)</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">#define BW_FTM_POL_POL2(x, v) (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL2) = (v))</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define BP_FTM_POL_POL3      (3U)          </span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define BM_FTM_POL_POL3      (0x00000008U) </span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#define BS_FTM_POL_POL3      (1U)          </span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">#define BR_FTM_POL_POL3(x)   (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL3))</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">#define BF_FTM_POL_POL3(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_POL_POL3) &amp; BM_FTM_POL_POL3)</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">#define BW_FTM_POL_POL3(x, v) (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL3) = (v))</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define BP_FTM_POL_POL4      (4U)          </span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define BM_FTM_POL_POL4      (0x00000010U) </span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define BS_FTM_POL_POL4      (1U)          </span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">#define BR_FTM_POL_POL4(x)   (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL4))</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#define BF_FTM_POL_POL4(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_POL_POL4) &amp; BM_FTM_POL_POL4)</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#define BW_FTM_POL_POL4(x, v) (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL4) = (v))</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define BP_FTM_POL_POL5      (5U)          </span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#define BM_FTM_POL_POL5      (0x00000020U) </span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define BS_FTM_POL_POL5      (1U)          </span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#define BR_FTM_POL_POL5(x)   (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL5))</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">#define BF_FTM_POL_POL5(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_POL_POL5) &amp; BM_FTM_POL_POL5)</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#define BW_FTM_POL_POL5(x, v) (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL5) = (v))</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define BP_FTM_POL_POL6      (6U)          </span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define BM_FTM_POL_POL6      (0x00000040U) </span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define BS_FTM_POL_POL6      (1U)          </span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define BR_FTM_POL_POL6(x)   (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL6))</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define BF_FTM_POL_POL6(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_POL_POL6) &amp; BM_FTM_POL_POL6)</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define BW_FTM_POL_POL6(x, v) (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL6) = (v))</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define BP_FTM_POL_POL7      (7U)          </span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define BM_FTM_POL_POL7      (0x00000080U) </span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define BS_FTM_POL_POL7      (1U)          </span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">#define BR_FTM_POL_POL7(x)   (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL7))</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define BF_FTM_POL_POL7(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_POL_POL7) &amp; BM_FTM_POL_POL7)</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#define BW_FTM_POL_POL7(x, v) (BITBAND_ACCESS32(HW_FTM_POL_ADDR(x), BP_FTM_POL_POL7) = (v))</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="comment"> * HW_FTM_FMS - Fault Mode Status</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;</div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="union__hw__ftm__fms.html"> 3448</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__fms.html">_hw_ftm_fms</a></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;{</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;    uint32_t U;</div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields.html"> 3451</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields.html">_hw_ftm_fms_bitfields</a></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;    {</div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields.html#a011d4bc561a249186156295eab7e5d4d"> 3453</a></span>&#160;        uint32_t FAULTF0 : 1;          </div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields.html#ab5a169f010133daf2269697cf3dd3ce9"> 3454</a></span>&#160;        uint32_t FAULTF1 : 1;          </div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields.html#a2aa2bd9d60aa0066d9a1fddc34dca012"> 3455</a></span>&#160;        uint32_t FAULTF2 : 1;          </div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields.html#aa5c64a41517e801747192a2c0e3b2c79"> 3456</a></span>&#160;        uint32_t FAULTF3 : 1;          </div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields.html#aa372b0ec84f993176c2125dc3b9b6fd7"> 3457</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 1;        </div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields.html#a00c5eb753515e7f5a397def1f4346447"> 3458</a></span>&#160;        uint32_t FAULTIN : 1;          </div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields.html#a871d175aac339a23b54cdfd6a83b0371"> 3459</a></span>&#160;        uint32_t WPEN : 1;             </div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields.html#abfccca97fe728508bbe6f8d9f5223345"> 3460</a></span>&#160;        uint32_t FAULTF : 1;           </div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields.html#a8b47302b8db7f8f5424c4d94580dcaf2"> 3461</a></span>&#160;        uint32_t RESERVED1 : 24;       </div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;    } B;</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;} <a class="code" href="union__hw__ftm__fms.html">hw_ftm_fms_t</a>;</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define HW_FTM_FMS_ADDR(x)       ((x) + 0x74U)</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define HW_FTM_FMS(x)            (*(__IO hw_ftm_fms_t *) HW_FTM_FMS_ADDR(x))</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define HW_FTM_FMS_RD(x)         (HW_FTM_FMS(x).U)</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define HW_FTM_FMS_WR(x, v)      (HW_FTM_FMS(x).U = (v))</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define HW_FTM_FMS_SET(x, v)     (HW_FTM_FMS_WR(x, HW_FTM_FMS_RD(x) |  (v)))</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define HW_FTM_FMS_CLR(x, v)     (HW_FTM_FMS_WR(x, HW_FTM_FMS_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define HW_FTM_FMS_TOG(x, v)     (HW_FTM_FMS_WR(x, HW_FTM_FMS_RD(x) ^  (v)))</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_FMS bitfields</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor">#define BP_FTM_FMS_FAULTF0   (0U)          </span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">#define BM_FTM_FMS_FAULTF0   (0x00000001U) </span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#define BS_FTM_FMS_FAULTF0   (1U)          </span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define BR_FTM_FMS_FAULTF0(x) (BITBAND_ACCESS32(HW_FTM_FMS_ADDR(x), BP_FTM_FMS_FAULTF0))</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define BF_FTM_FMS_FAULTF0(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FMS_FAULTF0) &amp; BM_FTM_FMS_FAULTF0)</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#define BW_FTM_FMS_FAULTF0(x, v) (BITBAND_ACCESS32(HW_FTM_FMS_ADDR(x), BP_FTM_FMS_FAULTF0) = (v))</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">#define BP_FTM_FMS_FAULTF1   (1U)          </span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define BM_FTM_FMS_FAULTF1   (0x00000002U) </span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define BS_FTM_FMS_FAULTF1   (1U)          </span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define BR_FTM_FMS_FAULTF1(x) (BITBAND_ACCESS32(HW_FTM_FMS_ADDR(x), BP_FTM_FMS_FAULTF1))</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define BF_FTM_FMS_FAULTF1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FMS_FAULTF1) &amp; BM_FTM_FMS_FAULTF1)</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;</div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">#define BW_FTM_FMS_FAULTF1(x, v) (BITBAND_ACCESS32(HW_FTM_FMS_ADDR(x), BP_FTM_FMS_FAULTF1) = (v))</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;</div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define BP_FTM_FMS_FAULTF2   (2U)          </span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">#define BM_FTM_FMS_FAULTF2   (0x00000004U) </span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define BS_FTM_FMS_FAULTF2   (1U)          </span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define BR_FTM_FMS_FAULTF2(x) (BITBAND_ACCESS32(HW_FTM_FMS_ADDR(x), BP_FTM_FMS_FAULTF2))</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define BF_FTM_FMS_FAULTF2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FMS_FAULTF2) &amp; BM_FTM_FMS_FAULTF2)</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define BW_FTM_FMS_FAULTF2(x, v) (BITBAND_ACCESS32(HW_FTM_FMS_ADDR(x), BP_FTM_FMS_FAULTF2) = (v))</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define BP_FTM_FMS_FAULTF3   (3U)          </span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define BM_FTM_FMS_FAULTF3   (0x00000008U) </span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">#define BS_FTM_FMS_FAULTF3   (1U)          </span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define BR_FTM_FMS_FAULTF3(x) (BITBAND_ACCESS32(HW_FTM_FMS_ADDR(x), BP_FTM_FMS_FAULTF3))</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define BF_FTM_FMS_FAULTF3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FMS_FAULTF3) &amp; BM_FTM_FMS_FAULTF3)</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">#define BW_FTM_FMS_FAULTF3(x, v) (BITBAND_ACCESS32(HW_FTM_FMS_ADDR(x), BP_FTM_FMS_FAULTF3) = (v))</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define BP_FTM_FMS_FAULTIN   (5U)          </span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define BM_FTM_FMS_FAULTIN   (0x00000020U) </span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define BS_FTM_FMS_FAULTIN   (1U)          </span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define BR_FTM_FMS_FAULTIN(x) (BITBAND_ACCESS32(HW_FTM_FMS_ADDR(x), BP_FTM_FMS_FAULTIN))</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define BP_FTM_FMS_WPEN      (6U)          </span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define BM_FTM_FMS_WPEN      (0x00000040U) </span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define BS_FTM_FMS_WPEN      (1U)          </span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define BR_FTM_FMS_WPEN(x)   (BITBAND_ACCESS32(HW_FTM_FMS_ADDR(x), BP_FTM_FMS_WPEN))</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define BF_FTM_FMS_WPEN(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FMS_WPEN) &amp; BM_FTM_FMS_WPEN)</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define BW_FTM_FMS_WPEN(x, v) (BITBAND_ACCESS32(HW_FTM_FMS_ADDR(x), BP_FTM_FMS_WPEN) = (v))</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#define BP_FTM_FMS_FAULTF    (7U)          </span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define BM_FTM_FMS_FAULTF    (0x00000080U) </span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#define BS_FTM_FMS_FAULTF    (1U)          </span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#define BR_FTM_FMS_FAULTF(x) (BITBAND_ACCESS32(HW_FTM_FMS_ADDR(x), BP_FTM_FMS_FAULTF))</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define BF_FTM_FMS_FAULTF(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FMS_FAULTF) &amp; BM_FTM_FMS_FAULTF)</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define BW_FTM_FMS_FAULTF(x, v) (BITBAND_ACCESS32(HW_FTM_FMS_ADDR(x), BP_FTM_FMS_FAULTF) = (v))</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="comment"> * HW_FTM_FILTER - Input Capture Filter Control</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;</div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="union__hw__ftm__filter.html"> 3701</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__filter.html">_hw_ftm_filter</a></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;{</div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;    uint32_t U;</div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="struct__hw__ftm__filter_1_1__hw__ftm__filter__bitfields.html"> 3704</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__filter_1_1__hw__ftm__filter__bitfields.html">_hw_ftm_filter_bitfields</a></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;    {</div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="struct__hw__ftm__filter_1_1__hw__ftm__filter__bitfields.html#a09d4c1ff55e88b9bc25b3c90882be66b"> 3706</a></span>&#160;        uint32_t CH0FVAL : 4;          </div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="struct__hw__ftm__filter_1_1__hw__ftm__filter__bitfields.html#af121284e814195afedf54636144e0240"> 3707</a></span>&#160;        uint32_t CH1FVAL : 4;          </div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="struct__hw__ftm__filter_1_1__hw__ftm__filter__bitfields.html#ae6d0aea148f6828291bf5f3573907131"> 3708</a></span>&#160;        uint32_t CH2FVAL : 4;          </div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="struct__hw__ftm__filter_1_1__hw__ftm__filter__bitfields.html#a79fa7480881c915bbac33194cc05620d"> 3709</a></span>&#160;        uint32_t CH3FVAL : 4;          </div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="struct__hw__ftm__filter_1_1__hw__ftm__filter__bitfields.html#a7301508d7bc934b91346f6df87dd9da0"> 3710</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 16;       </div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;    } B;</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;} <a class="code" href="union__hw__ftm__filter.html">hw_ftm_filter_t</a>;</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">#define HW_FTM_FILTER_ADDR(x)    ((x) + 0x78U)</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor">#define HW_FTM_FILTER(x)         (*(__IO hw_ftm_filter_t *) HW_FTM_FILTER_ADDR(x))</span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor">#define HW_FTM_FILTER_RD(x)      (HW_FTM_FILTER(x).U)</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor">#define HW_FTM_FILTER_WR(x, v)   (HW_FTM_FILTER(x).U = (v))</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor">#define HW_FTM_FILTER_SET(x, v)  (HW_FTM_FILTER_WR(x, HW_FTM_FILTER_RD(x) |  (v)))</span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor">#define HW_FTM_FILTER_CLR(x, v)  (HW_FTM_FILTER_WR(x, HW_FTM_FILTER_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor">#define HW_FTM_FILTER_TOG(x, v)  (HW_FTM_FILTER_WR(x, HW_FTM_FILTER_RD(x) ^  (v)))</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_FILTER bitfields</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define BP_FTM_FILTER_CH0FVAL (0U)         </span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define BM_FTM_FILTER_CH0FVAL (0x0000000FU) </span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">#define BS_FTM_FILTER_CH0FVAL (4U)         </span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define BR_FTM_FILTER_CH0FVAL(x) (HW_FTM_FILTER(x).B.CH0FVAL)</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor">#define BF_FTM_FILTER_CH0FVAL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FILTER_CH0FVAL) &amp; BM_FTM_FILTER_CH0FVAL)</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;</div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor">#define BW_FTM_FILTER_CH0FVAL(x, v) (HW_FTM_FILTER_WR(x, (HW_FTM_FILTER_RD(x) &amp; ~BM_FTM_FILTER_CH0FVAL) | BF_FTM_FILTER_CH0FVAL(v)))</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">#define BP_FTM_FILTER_CH1FVAL (4U)         </span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define BM_FTM_FILTER_CH1FVAL (0x000000F0U) </span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">#define BS_FTM_FILTER_CH1FVAL (4U)         </span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define BR_FTM_FILTER_CH1FVAL(x) (HW_FTM_FILTER(x).B.CH1FVAL)</span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;</div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">#define BF_FTM_FILTER_CH1FVAL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FILTER_CH1FVAL) &amp; BM_FTM_FILTER_CH1FVAL)</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor">#define BW_FTM_FILTER_CH1FVAL(x, v) (HW_FTM_FILTER_WR(x, (HW_FTM_FILTER_RD(x) &amp; ~BM_FTM_FILTER_CH1FVAL) | BF_FTM_FILTER_CH1FVAL(v)))</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define BP_FTM_FILTER_CH2FVAL (8U)         </span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">#define BM_FTM_FILTER_CH2FVAL (0x00000F00U) </span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor">#define BS_FTM_FILTER_CH2FVAL (4U)         </span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define BR_FTM_FILTER_CH2FVAL(x) (HW_FTM_FILTER(x).B.CH2FVAL)</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define BF_FTM_FILTER_CH2FVAL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FILTER_CH2FVAL) &amp; BM_FTM_FILTER_CH2FVAL)</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">#define BW_FTM_FILTER_CH2FVAL(x, v) (HW_FTM_FILTER_WR(x, (HW_FTM_FILTER_RD(x) &amp; ~BM_FTM_FILTER_CH2FVAL) | BF_FTM_FILTER_CH2FVAL(v)))</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">#define BP_FTM_FILTER_CH3FVAL (12U)        </span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor">#define BM_FTM_FILTER_CH3FVAL (0x0000F000U) </span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#define BS_FTM_FILTER_CH3FVAL (4U)         </span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#define BR_FTM_FILTER_CH3FVAL(x) (HW_FTM_FILTER(x).B.CH3FVAL)</span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor">#define BF_FTM_FILTER_CH3FVAL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FILTER_CH3FVAL) &amp; BM_FTM_FILTER_CH3FVAL)</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor">#define BW_FTM_FILTER_CH3FVAL(x, v) (HW_FTM_FILTER_WR(x, (HW_FTM_FILTER_RD(x) &amp; ~BM_FTM_FILTER_CH3FVAL) | BF_FTM_FILTER_CH3FVAL(v)))</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;</div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment"> * HW_FTM_FLTCTRL - Fault Control</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;</div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="union__hw__ftm__fltctrl.html"> 3828</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__fltctrl.html">_hw_ftm_fltctrl</a></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;{</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;    uint32_t U;</div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html"> 3831</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html">_hw_ftm_fltctrl_bitfields</a></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;    {</div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html#a871fc587bdc1da2025f8ce93826203c9"> 3833</a></span>&#160;        uint32_t FAULT0EN : 1;         </div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html#aca34694e577528f133fec713146b5c67"> 3834</a></span>&#160;        uint32_t FAULT1EN : 1;         </div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html#a805913f04a51e1fb426b832607ef8d6b"> 3835</a></span>&#160;        uint32_t FAULT2EN : 1;         </div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html#aefa31af90fa319abbe550ca23ec05fd1"> 3836</a></span>&#160;        uint32_t FAULT3EN : 1;         </div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html#ac5300850796a4d55600d916c3f43c33d"> 3837</a></span>&#160;        uint32_t FFLTR0EN : 1;         </div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html#a3c20308f9565a6dcc88ae685af1d2c73"> 3838</a></span>&#160;        uint32_t FFLTR1EN : 1;         </div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html#a997078fdf7951e62d56e776e241a55ff"> 3839</a></span>&#160;        uint32_t FFLTR2EN : 1;         </div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html#a00618c1c8a093d3c33310f81c94496a4"> 3840</a></span>&#160;        uint32_t FFLTR3EN : 1;         </div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html#a3961fe405148b2f7569d074cfdefa1dc"> 3841</a></span>&#160;        uint32_t FFVAL : 4;            </div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html#a80f6f4bc0c60308a0d8146057b2cdb0c"> 3842</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 20;       </div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;    } B;</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;} <a class="code" href="union__hw__ftm__fltctrl.html">hw_ftm_fltctrl_t</a>;</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#define HW_FTM_FLTCTRL_ADDR(x)   ((x) + 0x7CU)</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define HW_FTM_FLTCTRL(x)        (*(__IO hw_ftm_fltctrl_t *) HW_FTM_FLTCTRL_ADDR(x))</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define HW_FTM_FLTCTRL_RD(x)     (HW_FTM_FLTCTRL(x).U)</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#define HW_FTM_FLTCTRL_WR(x, v)  (HW_FTM_FLTCTRL(x).U = (v))</span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define HW_FTM_FLTCTRL_SET(x, v) (HW_FTM_FLTCTRL_WR(x, HW_FTM_FLTCTRL_RD(x) |  (v)))</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor">#define HW_FTM_FLTCTRL_CLR(x, v) (HW_FTM_FLTCTRL_WR(x, HW_FTM_FLTCTRL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">#define HW_FTM_FLTCTRL_TOG(x, v) (HW_FTM_FLTCTRL_WR(x, HW_FTM_FLTCTRL_RD(x) ^  (v)))</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_FLTCTRL bitfields</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;</div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor">#define BP_FTM_FLTCTRL_FAULT0EN (0U)       </span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">#define BM_FTM_FLTCTRL_FAULT0EN (0x00000001U) </span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">#define BS_FTM_FLTCTRL_FAULT0EN (1U)       </span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor">#define BR_FTM_FLTCTRL_FAULT0EN(x) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FAULT0EN))</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor">#define BF_FTM_FLTCTRL_FAULT0EN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FLTCTRL_FAULT0EN) &amp; BM_FTM_FLTCTRL_FAULT0EN)</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor">#define BW_FTM_FLTCTRL_FAULT0EN(x, v) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FAULT0EN) = (v))</span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor">#define BP_FTM_FLTCTRL_FAULT1EN (1U)       </span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor">#define BM_FTM_FLTCTRL_FAULT1EN (0x00000002U) </span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor">#define BS_FTM_FLTCTRL_FAULT1EN (1U)       </span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#define BR_FTM_FLTCTRL_FAULT1EN(x) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FAULT1EN))</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#define BF_FTM_FLTCTRL_FAULT1EN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FLTCTRL_FAULT1EN) &amp; BM_FTM_FLTCTRL_FAULT1EN)</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;</div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define BW_FTM_FLTCTRL_FAULT1EN(x, v) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FAULT1EN) = (v))</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define BP_FTM_FLTCTRL_FAULT2EN (2U)       </span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define BM_FTM_FLTCTRL_FAULT2EN (0x00000004U) </span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define BS_FTM_FLTCTRL_FAULT2EN (1U)       </span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">#define BR_FTM_FLTCTRL_FAULT2EN(x) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FAULT2EN))</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define BF_FTM_FLTCTRL_FAULT2EN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FLTCTRL_FAULT2EN) &amp; BM_FTM_FLTCTRL_FAULT2EN)</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define BW_FTM_FLTCTRL_FAULT2EN(x, v) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FAULT2EN) = (v))</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor">#define BP_FTM_FLTCTRL_FAULT3EN (3U)       </span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define BM_FTM_FLTCTRL_FAULT3EN (0x00000008U) </span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define BS_FTM_FLTCTRL_FAULT3EN (1U)       </span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define BR_FTM_FLTCTRL_FAULT3EN(x) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FAULT3EN))</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;</div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define BF_FTM_FLTCTRL_FAULT3EN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FLTCTRL_FAULT3EN) &amp; BM_FTM_FLTCTRL_FAULT3EN)</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define BW_FTM_FLTCTRL_FAULT3EN(x, v) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FAULT3EN) = (v))</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;</div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor">#define BP_FTM_FLTCTRL_FFLTR0EN (4U)       </span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#define BM_FTM_FLTCTRL_FFLTR0EN (0x00000010U) </span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">#define BS_FTM_FLTCTRL_FFLTR0EN (1U)       </span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define BR_FTM_FLTCTRL_FFLTR0EN(x) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FFLTR0EN))</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define BF_FTM_FLTCTRL_FFLTR0EN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FLTCTRL_FFLTR0EN) &amp; BM_FTM_FLTCTRL_FFLTR0EN)</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">#define BW_FTM_FLTCTRL_FFLTR0EN(x, v) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FFLTR0EN) = (v))</span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define BP_FTM_FLTCTRL_FFLTR1EN (5U)       </span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define BM_FTM_FLTCTRL_FFLTR1EN (0x00000020U) </span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor">#define BS_FTM_FLTCTRL_FFLTR1EN (1U)       </span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor">#define BR_FTM_FLTCTRL_FFLTR1EN(x) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FFLTR1EN))</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;</div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor">#define BF_FTM_FLTCTRL_FFLTR1EN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FLTCTRL_FFLTR1EN) &amp; BM_FTM_FLTCTRL_FFLTR1EN)</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;</div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">#define BW_FTM_FLTCTRL_FFLTR1EN(x, v) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FFLTR1EN) = (v))</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define BP_FTM_FLTCTRL_FFLTR2EN (6U)       </span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define BM_FTM_FLTCTRL_FFLTR2EN (0x00000040U) </span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define BS_FTM_FLTCTRL_FFLTR2EN (1U)       </span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define BR_FTM_FLTCTRL_FFLTR2EN(x) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FFLTR2EN))</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;</div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor">#define BF_FTM_FLTCTRL_FFLTR2EN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FLTCTRL_FFLTR2EN) &amp; BM_FTM_FLTCTRL_FFLTR2EN)</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#define BW_FTM_FLTCTRL_FFLTR2EN(x, v) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FFLTR2EN) = (v))</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor">#define BP_FTM_FLTCTRL_FFLTR3EN (7U)       </span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor">#define BM_FTM_FLTCTRL_FFLTR3EN (0x00000080U) </span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define BS_FTM_FLTCTRL_FFLTR3EN (1U)       </span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor">#define BR_FTM_FLTCTRL_FFLTR3EN(x) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FFLTR3EN))</span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#define BF_FTM_FLTCTRL_FFLTR3EN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FLTCTRL_FFLTR3EN) &amp; BM_FTM_FLTCTRL_FFLTR3EN)</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#define BW_FTM_FLTCTRL_FFLTR3EN(x, v) (BITBAND_ACCESS32(HW_FTM_FLTCTRL_ADDR(x), BP_FTM_FLTCTRL_FFLTR3EN) = (v))</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor">#define BP_FTM_FLTCTRL_FFVAL (8U)          </span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor">#define BM_FTM_FLTCTRL_FFVAL (0x00000F00U) </span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">#define BS_FTM_FLTCTRL_FFVAL (4U)          </span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define BR_FTM_FLTCTRL_FFVAL(x) (HW_FTM_FLTCTRL(x).B.FFVAL)</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define BF_FTM_FLTCTRL_FFVAL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FLTCTRL_FFVAL) &amp; BM_FTM_FLTCTRL_FFVAL)</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define BW_FTM_FLTCTRL_FFVAL(x, v) (HW_FTM_FLTCTRL_WR(x, (HW_FTM_FLTCTRL_RD(x) &amp; ~BM_FTM_FLTCTRL_FFVAL) | BF_FTM_FLTCTRL_FFVAL(v)))</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="comment"> * HW_FTM_QDCTRL - Quadrature Decoder Control And Status</span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;</div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="union__hw__ftm__qdctrl.html"> 4098</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__qdctrl.html">_hw_ftm_qdctrl</a></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;{</div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;    uint32_t U;</div><div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields.html"> 4101</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields.html">_hw_ftm_qdctrl_bitfields</a></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;    {</div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields.html#ad917d3797e606d24fd7de16a46023924"> 4103</a></span>&#160;        uint32_t QUADEN : 1;           </div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields.html#ab928edd181bc15e82db9bf887c773d3b"> 4104</a></span>&#160;        uint32_t TOFDIR : 1;           </div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields.html#aef99247d28ebbc89520ab082a8c07807"> 4106</a></span>&#160;        uint32_t QUADIR : 1;           </div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields.html#aad0263ef9dbfdbb1345259fcb9a7ff36"> 4108</a></span>&#160;        uint32_t QUADMODE : 1;         </div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields.html#aa909c815bad4d12ef5f3ab2beba3c06f"> 4109</a></span>&#160;        uint32_t PHBPOL : 1;           </div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields.html#ae6dca25ad8a55892d4d168370ccd2c9b"> 4110</a></span>&#160;        uint32_t PHAPOL : 1;           </div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields.html#adbd3fa2de9ab85a89499c42b98cb7979"> 4111</a></span>&#160;        uint32_t PHBFLTREN : 1;        </div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields.html#a1bcd7d5fc0da9252022d0a2ad14e8616"> 4112</a></span>&#160;        uint32_t PHAFLTREN : 1;        </div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields.html#a77f69141c2fda6252e39cd57e3831584"> 4113</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 24;       </div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;    } B;</div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;} <a class="code" href="union__hw__ftm__qdctrl.html">hw_ftm_qdctrl_t</a>;</div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define HW_FTM_QDCTRL_ADDR(x)    ((x) + 0x80U)</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define HW_FTM_QDCTRL(x)         (*(__IO hw_ftm_qdctrl_t *) HW_FTM_QDCTRL_ADDR(x))</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define HW_FTM_QDCTRL_RD(x)      (HW_FTM_QDCTRL(x).U)</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor">#define HW_FTM_QDCTRL_WR(x, v)   (HW_FTM_QDCTRL(x).U = (v))</span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">#define HW_FTM_QDCTRL_SET(x, v)  (HW_FTM_QDCTRL_WR(x, HW_FTM_QDCTRL_RD(x) |  (v)))</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define HW_FTM_QDCTRL_CLR(x, v)  (HW_FTM_QDCTRL_WR(x, HW_FTM_QDCTRL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define HW_FTM_QDCTRL_TOG(x, v)  (HW_FTM_QDCTRL_WR(x, HW_FTM_QDCTRL_RD(x) ^  (v)))</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_QDCTRL bitfields</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define BP_FTM_QDCTRL_QUADEN (0U)          </span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define BM_FTM_QDCTRL_QUADEN (0x00000001U) </span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define BS_FTM_QDCTRL_QUADEN (1U)          </span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor">#define BR_FTM_QDCTRL_QUADEN(x) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_QUADEN))</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">#define BF_FTM_QDCTRL_QUADEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_QDCTRL_QUADEN) &amp; BM_FTM_QDCTRL_QUADEN)</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;</div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor">#define BW_FTM_QDCTRL_QUADEN(x, v) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_QUADEN) = (v))</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;</div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">#define BP_FTM_QDCTRL_TOFDIR (1U)          </span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define BM_FTM_QDCTRL_TOFDIR (0x00000002U) </span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define BS_FTM_QDCTRL_TOFDIR (1U)          </span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define BR_FTM_QDCTRL_TOFDIR(x) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_TOFDIR))</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;</div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define BP_FTM_QDCTRL_QUADIR (2U)          </span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">#define BM_FTM_QDCTRL_QUADIR (0x00000004U) </span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define BS_FTM_QDCTRL_QUADIR (1U)          </span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define BR_FTM_QDCTRL_QUADIR(x) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_QUADIR))</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;</div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define BP_FTM_QDCTRL_QUADMODE (3U)        </span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define BM_FTM_QDCTRL_QUADMODE (0x00000008U) </span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define BS_FTM_QDCTRL_QUADMODE (1U)        </span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">#define BR_FTM_QDCTRL_QUADMODE(x) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_QUADMODE))</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;</div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define BF_FTM_QDCTRL_QUADMODE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_QDCTRL_QUADMODE) &amp; BM_FTM_QDCTRL_QUADMODE)</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;</div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define BW_FTM_QDCTRL_QUADMODE(x, v) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_QUADMODE) = (v))</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;</div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">#define BP_FTM_QDCTRL_PHBPOL (4U)          </span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define BM_FTM_QDCTRL_PHBPOL (0x00000010U) </span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define BS_FTM_QDCTRL_PHBPOL (1U)          </span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define BR_FTM_QDCTRL_PHBPOL(x) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_PHBPOL))</span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;</div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define BF_FTM_QDCTRL_PHBPOL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_QDCTRL_PHBPOL) &amp; BM_FTM_QDCTRL_PHBPOL)</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;</div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define BW_FTM_QDCTRL_PHBPOL(x, v) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_PHBPOL) = (v))</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;</div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define BP_FTM_QDCTRL_PHAPOL (5U)          </span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define BM_FTM_QDCTRL_PHAPOL (0x00000020U) </span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor">#define BS_FTM_QDCTRL_PHAPOL (1U)          </span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define BR_FTM_QDCTRL_PHAPOL(x) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_PHAPOL))</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;</div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define BF_FTM_QDCTRL_PHAPOL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_QDCTRL_PHAPOL) &amp; BM_FTM_QDCTRL_PHAPOL)</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define BW_FTM_QDCTRL_PHAPOL(x, v) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_PHAPOL) = (v))</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define BP_FTM_QDCTRL_PHBFLTREN (6U)       </span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#define BM_FTM_QDCTRL_PHBFLTREN (0x00000040U) </span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define BS_FTM_QDCTRL_PHBFLTREN (1U)       </span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define BR_FTM_QDCTRL_PHBFLTREN(x) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_PHBFLTREN))</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;</div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define BF_FTM_QDCTRL_PHBFLTREN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_QDCTRL_PHBFLTREN) &amp; BM_FTM_QDCTRL_PHBFLTREN)</span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define BW_FTM_QDCTRL_PHBFLTREN(x, v) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_PHBFLTREN) = (v))</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;</div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define BP_FTM_QDCTRL_PHAFLTREN (7U)       </span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#define BM_FTM_QDCTRL_PHAFLTREN (0x00000080U) </span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define BS_FTM_QDCTRL_PHAFLTREN (1U)       </span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define BR_FTM_QDCTRL_PHAFLTREN(x) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_PHAFLTREN))</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;</div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define BF_FTM_QDCTRL_PHAFLTREN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_QDCTRL_PHAFLTREN) &amp; BM_FTM_QDCTRL_PHAFLTREN)</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define BW_FTM_QDCTRL_PHAFLTREN(x, v) (BITBAND_ACCESS32(HW_FTM_QDCTRL_ADDR(x), BP_FTM_QDCTRL_PHAFLTREN) = (v))</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="comment"> * HW_FTM_CONF - Configuration</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;</div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="union__hw__ftm__conf.html"> 4343</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__conf.html">_hw_ftm_conf</a></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;{</div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;    uint32_t U;</div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields.html"> 4346</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields.html">_hw_ftm_conf_bitfields</a></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;    {</div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields.html#ac541c987c8185c6641b0d879689a5802"> 4348</a></span>&#160;        uint32_t NUMTOF : 5;           </div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields.html#a7c4f91ab519e951a9eb7c8c06c553c60"> 4349</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 1;        </div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields.html#ae83e7ee4b9350fe804fa09e1fe7714fe"> 4350</a></span>&#160;        uint32_t BDMMODE : 2;          </div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields.html#a517485c6570b3e1854410a978379f422"> 4351</a></span>&#160;        uint32_t RESERVED1 : 1;        </div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields.html#a90a156437f5ccbfea122807038f1385d"> 4352</a></span>&#160;        uint32_t GTBEEN : 1;           </div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields.html#a00839e9ad3ad84d1469f0f60e1c1ec9d"> 4353</a></span>&#160;        uint32_t GTBEOUT : 1;          </div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields.html#ae057e03cb895a25df19e95d8c13f9ed2"> 4354</a></span>&#160;        uint32_t RESERVED2 : 21;       </div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;    } B;</div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;} <a class="code" href="union__hw__ftm__conf.html">hw_ftm_conf_t</a>;</div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;</div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">#define HW_FTM_CONF_ADDR(x)      ((x) + 0x84U)</span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;</div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor">#define HW_FTM_CONF(x)           (*(__IO hw_ftm_conf_t *) HW_FTM_CONF_ADDR(x))</span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor">#define HW_FTM_CONF_RD(x)        (HW_FTM_CONF(x).U)</span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define HW_FTM_CONF_WR(x, v)     (HW_FTM_CONF(x).U = (v))</span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define HW_FTM_CONF_SET(x, v)    (HW_FTM_CONF_WR(x, HW_FTM_CONF_RD(x) |  (v)))</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">#define HW_FTM_CONF_CLR(x, v)    (HW_FTM_CONF_WR(x, HW_FTM_CONF_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define HW_FTM_CONF_TOG(x, v)    (HW_FTM_CONF_WR(x, HW_FTM_CONF_RD(x) ^  (v)))</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;</div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_CONF bitfields</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;</div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define BP_FTM_CONF_NUMTOF   (0U)          </span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define BM_FTM_CONF_NUMTOF   (0x0000001FU) </span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define BS_FTM_CONF_NUMTOF   (5U)          </span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define BR_FTM_CONF_NUMTOF(x) (HW_FTM_CONF(x).B.NUMTOF)</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;</div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define BF_FTM_CONF_NUMTOF(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CONF_NUMTOF) &amp; BM_FTM_CONF_NUMTOF)</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;</div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#define BW_FTM_CONF_NUMTOF(x, v) (HW_FTM_CONF_WR(x, (HW_FTM_CONF_RD(x) &amp; ~BM_FTM_CONF_NUMTOF) | BF_FTM_CONF_NUMTOF(v)))</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;</div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define BP_FTM_CONF_BDMMODE  (6U)          </span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define BM_FTM_CONF_BDMMODE  (0x000000C0U) </span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define BS_FTM_CONF_BDMMODE  (2U)          </span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">#define BR_FTM_CONF_BDMMODE(x) (HW_FTM_CONF(x).B.BDMMODE)</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;</div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define BF_FTM_CONF_BDMMODE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CONF_BDMMODE) &amp; BM_FTM_CONF_BDMMODE)</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;</div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define BW_FTM_CONF_BDMMODE(x, v) (HW_FTM_CONF_WR(x, (HW_FTM_CONF_RD(x) &amp; ~BM_FTM_CONF_BDMMODE) | BF_FTM_CONF_BDMMODE(v)))</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;</div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define BP_FTM_CONF_GTBEEN   (9U)          </span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">#define BM_FTM_CONF_GTBEEN   (0x00000200U) </span></div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define BS_FTM_CONF_GTBEEN   (1U)          </span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define BR_FTM_CONF_GTBEEN(x) (BITBAND_ACCESS32(HW_FTM_CONF_ADDR(x), BP_FTM_CONF_GTBEEN))</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;</div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#define BF_FTM_CONF_GTBEEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CONF_GTBEEN) &amp; BM_FTM_CONF_GTBEEN)</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;</div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor">#define BW_FTM_CONF_GTBEEN(x, v) (BITBAND_ACCESS32(HW_FTM_CONF_ADDR(x), BP_FTM_CONF_GTBEEN) = (v))</span></div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;</div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="preprocessor">#define BP_FTM_CONF_GTBEOUT  (10U)         </span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define BM_FTM_CONF_GTBEOUT  (0x00000400U) </span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor">#define BS_FTM_CONF_GTBEOUT  (1U)          </span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor">#define BR_FTM_CONF_GTBEOUT(x) (BITBAND_ACCESS32(HW_FTM_CONF_ADDR(x), BP_FTM_CONF_GTBEOUT))</span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;</div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor">#define BF_FTM_CONF_GTBEOUT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_CONF_GTBEOUT) &amp; BM_FTM_CONF_GTBEOUT)</span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;</div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define BW_FTM_CONF_GTBEOUT(x, v) (BITBAND_ACCESS32(HW_FTM_CONF_ADDR(x), BP_FTM_CONF_GTBEOUT) = (v))</span></div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;</div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="comment"> * HW_FTM_FLTPOL - FTM Fault Input Polarity</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;</div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="union__hw__ftm__fltpol.html"> 4482</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__fltpol.html">_hw_ftm_fltpol</a></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;{</div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;    uint32_t U;</div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltpol_1_1__hw__ftm__fltpol__bitfields.html"> 4485</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__fltpol_1_1__hw__ftm__fltpol__bitfields.html">_hw_ftm_fltpol_bitfields</a></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;    {</div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltpol_1_1__hw__ftm__fltpol__bitfields.html#abcab9723a7e5453307c27d61e71e8994"> 4487</a></span>&#160;        uint32_t FLT0POL : 1;          </div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltpol_1_1__hw__ftm__fltpol__bitfields.html#ac2299c378995f079c081d90ce05f148b"> 4488</a></span>&#160;        uint32_t FLT1POL : 1;          </div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltpol_1_1__hw__ftm__fltpol__bitfields.html#a99bb1a0f517db593a36d24166ed71ed8"> 4489</a></span>&#160;        uint32_t FLT2POL : 1;          </div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltpol_1_1__hw__ftm__fltpol__bitfields.html#ade6c79f3006c4cade0516fc10b889090"> 4490</a></span>&#160;        uint32_t FLT3POL : 1;          </div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="struct__hw__ftm__fltpol_1_1__hw__ftm__fltpol__bitfields.html#a159b7c02bde0d47f2186137e05b84b39"> 4491</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 28;       </div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;    } B;</div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;} <a class="code" href="union__hw__ftm__fltpol.html">hw_ftm_fltpol_t</a>;</div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;</div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor">#define HW_FTM_FLTPOL_ADDR(x)    ((x) + 0x88U)</span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;</div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define HW_FTM_FLTPOL(x)         (*(__IO hw_ftm_fltpol_t *) HW_FTM_FLTPOL_ADDR(x))</span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define HW_FTM_FLTPOL_RD(x)      (HW_FTM_FLTPOL(x).U)</span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor">#define HW_FTM_FLTPOL_WR(x, v)   (HW_FTM_FLTPOL(x).U = (v))</span></div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor">#define HW_FTM_FLTPOL_SET(x, v)  (HW_FTM_FLTPOL_WR(x, HW_FTM_FLTPOL_RD(x) |  (v)))</span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define HW_FTM_FLTPOL_CLR(x, v)  (HW_FTM_FLTPOL_WR(x, HW_FTM_FLTPOL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define HW_FTM_FLTPOL_TOG(x, v)  (HW_FTM_FLTPOL_WR(x, HW_FTM_FLTPOL_RD(x) ^  (v)))</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_FLTPOL bitfields</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;</div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define BP_FTM_FLTPOL_FLT0POL (0U)         </span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor">#define BM_FTM_FLTPOL_FLT0POL (0x00000001U) </span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define BS_FTM_FLTPOL_FLT0POL (1U)         </span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor">#define BR_FTM_FLTPOL_FLT0POL(x) (BITBAND_ACCESS32(HW_FTM_FLTPOL_ADDR(x), BP_FTM_FLTPOL_FLT0POL))</span></div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;</div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor">#define BF_FTM_FLTPOL_FLT0POL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FLTPOL_FLT0POL) &amp; BM_FTM_FLTPOL_FLT0POL)</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;</div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define BW_FTM_FLTPOL_FLT0POL(x, v) (BITBAND_ACCESS32(HW_FTM_FLTPOL_ADDR(x), BP_FTM_FLTPOL_FLT0POL) = (v))</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;</div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define BP_FTM_FLTPOL_FLT1POL (1U)         </span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#define BM_FTM_FLTPOL_FLT1POL (0x00000002U) </span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor">#define BS_FTM_FLTPOL_FLT1POL (1U)         </span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor">#define BR_FTM_FLTPOL_FLT1POL(x) (BITBAND_ACCESS32(HW_FTM_FLTPOL_ADDR(x), BP_FTM_FLTPOL_FLT1POL))</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;</div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define BF_FTM_FLTPOL_FLT1POL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FLTPOL_FLT1POL) &amp; BM_FTM_FLTPOL_FLT1POL)</span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;</div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor">#define BW_FTM_FLTPOL_FLT1POL(x, v) (BITBAND_ACCESS32(HW_FTM_FLTPOL_ADDR(x), BP_FTM_FLTPOL_FLT1POL) = (v))</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;</div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define BP_FTM_FLTPOL_FLT2POL (2U)         </span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define BM_FTM_FLTPOL_FLT2POL (0x00000004U) </span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define BS_FTM_FLTPOL_FLT2POL (1U)         </span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define BR_FTM_FLTPOL_FLT2POL(x) (BITBAND_ACCESS32(HW_FTM_FLTPOL_ADDR(x), BP_FTM_FLTPOL_FLT2POL))</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;</div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#define BF_FTM_FLTPOL_FLT2POL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FLTPOL_FLT2POL) &amp; BM_FTM_FLTPOL_FLT2POL)</span></div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;</div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define BW_FTM_FLTPOL_FLT2POL(x, v) (BITBAND_ACCESS32(HW_FTM_FLTPOL_ADDR(x), BP_FTM_FLTPOL_FLT2POL) = (v))</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;</div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor">#define BP_FTM_FLTPOL_FLT3POL (3U)         </span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define BM_FTM_FLTPOL_FLT3POL (0x00000008U) </span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="preprocessor">#define BS_FTM_FLTPOL_FLT3POL (1U)         </span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define BR_FTM_FLTPOL_FLT3POL(x) (BITBAND_ACCESS32(HW_FTM_FLTPOL_ADDR(x), BP_FTM_FLTPOL_FLT3POL))</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;</div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">#define BF_FTM_FLTPOL_FLT3POL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_FLTPOL_FLT3POL) &amp; BM_FTM_FLTPOL_FLT3POL)</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#define BW_FTM_FLTPOL_FLT3POL(x, v) (BITBAND_ACCESS32(HW_FTM_FLTPOL_ADDR(x), BP_FTM_FLTPOL_FLT3POL) = (v))</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;</div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="comment"> * HW_FTM_SYNCONF - Synchronization Configuration</span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;</div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="union__hw__ftm__synconf.html"> 4634</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__synconf.html">_hw_ftm_synconf</a></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;{</div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;    uint32_t U;</div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html"> 4637</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html">_hw_ftm_synconf_bitfields</a></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;    {</div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a11adce43cecd73b06f9e17b60d106ccf"> 4639</a></span>&#160;        uint32_t HWTRIGMODE : 1;       </div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a84111c99073c3f24ba5e9236093b3531"> 4640</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 1;        </div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a9b4f0ef0fa5ebac25bb025fe6feeaf1c"> 4641</a></span>&#160;        uint32_t CNTINC : 1;           </div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#aab0c232012fb5012f201d607df596c25"> 4642</a></span>&#160;        uint32_t RESERVED1 : 1;        </div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a567853398224a31074574acc7c492a7c"> 4643</a></span>&#160;        uint32_t INVC : 1;             </div><div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#ace36ff7819a783d4d755dd6564c1122a"> 4644</a></span>&#160;        uint32_t SWOC : 1;             </div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a4eedcc5923fc27f0a0e330021ecf95d2"> 4645</a></span>&#160;        uint32_t RESERVED2 : 1;        </div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a1f1d0330e9e506021401c13595d8a331"> 4646</a></span>&#160;        uint32_t SYNCMODE : 1;         </div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a59d8571f68cf3fec765abf4e78d8b5ee"> 4647</a></span>&#160;        uint32_t SWRSTCNT : 1;         </div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a188601a567cce018525ece074d587d16"> 4648</a></span>&#160;        uint32_t SWWRBUF : 1;          </div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a44d002ad1938dfa70139f7c2df218e8c"> 4649</a></span>&#160;        uint32_t SWOM : 1;             </div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a5ddd537640ba9e5f237efbc4e0e68399"> 4650</a></span>&#160;        uint32_t SWINVC : 1;           </div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a3270e030aa7fd03bbb7d6c833718a305"> 4651</a></span>&#160;        uint32_t SWSOC : 1;            </div><div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a2a1c7e15ea6ec26dc547c8f165538c1e"> 4652</a></span>&#160;        uint32_t RESERVED3 : 3;        </div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a304b440496f56bb6446c9c30e88c33cd"> 4653</a></span>&#160;        uint32_t HWRSTCNT : 1;         </div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a7ea517f0f7045c30aca9c72c26541be9"> 4654</a></span>&#160;        uint32_t HWWRBUF : 1;          </div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a7f9c256a2c7480806876ee58ad1d524b"> 4655</a></span>&#160;        uint32_t HWOM : 1;             </div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#ad09070fe4d0f4b0bccc6d9f54ee12b20"> 4656</a></span>&#160;        uint32_t HWINVC : 1;           </div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#a5930edfe3839d964fd45565c8eac51e4"> 4657</a></span>&#160;        uint32_t HWSOC : 1;            </div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html#ae2d19cde0689a7be39c674752fe43643"> 4658</a></span>&#160;        uint32_t RESERVED4 : 11;       </div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;    } B;</div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;} <a class="code" href="union__hw__ftm__synconf.html">hw_ftm_synconf_t</a>;</div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define HW_FTM_SYNCONF_ADDR(x)   ((x) + 0x8CU)</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#define HW_FTM_SYNCONF(x)        (*(__IO hw_ftm_synconf_t *) HW_FTM_SYNCONF_ADDR(x))</span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define HW_FTM_SYNCONF_RD(x)     (HW_FTM_SYNCONF(x).U)</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#define HW_FTM_SYNCONF_WR(x, v)  (HW_FTM_SYNCONF(x).U = (v))</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor">#define HW_FTM_SYNCONF_SET(x, v) (HW_FTM_SYNCONF_WR(x, HW_FTM_SYNCONF_RD(x) |  (v)))</span></div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">#define HW_FTM_SYNCONF_CLR(x, v) (HW_FTM_SYNCONF_WR(x, HW_FTM_SYNCONF_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define HW_FTM_SYNCONF_TOG(x, v) (HW_FTM_SYNCONF_WR(x, HW_FTM_SYNCONF_RD(x) ^  (v)))</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;</div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_SYNCONF bitfields</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;</div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_HWTRIGMODE (0U)     </span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_HWTRIGMODE (0x00000001U) </span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_HWTRIGMODE (1U)     </span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_HWTRIGMODE(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_HWTRIGMODE))</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;</div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_HWTRIGMODE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_HWTRIGMODE) &amp; BM_FTM_SYNCONF_HWTRIGMODE)</span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;</div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_HWTRIGMODE(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_HWTRIGMODE) = (v))</span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;</div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_CNTINC (2U)         </span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_CNTINC (0x00000004U) </span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_CNTINC (1U)         </span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_CNTINC(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_CNTINC))</span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;</div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_CNTINC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_CNTINC) &amp; BM_FTM_SYNCONF_CNTINC)</span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_CNTINC(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_CNTINC) = (v))</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;</div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_INVC  (4U)          </span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_INVC  (0x00000010U) </span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_INVC  (1U)          </span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_INVC(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_INVC))</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;</div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_INVC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_INVC) &amp; BM_FTM_SYNCONF_INVC)</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;</div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_INVC(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_INVC) = (v))</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;</div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_SWOC  (5U)          </span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_SWOC  (0x00000020U) </span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_SWOC  (1U)          </span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_SWOC(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SWOC))</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;</div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_SWOC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_SWOC) &amp; BM_FTM_SYNCONF_SWOC)</span></div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;</div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_SWOC(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SWOC) = (v))</span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;</div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_SYNCMODE (7U)       </span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_SYNCMODE (0x00000080U) </span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_SYNCMODE (1U)       </span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_SYNCMODE(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SYNCMODE))</span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;</div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_SYNCMODE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_SYNCMODE) &amp; BM_FTM_SYNCONF_SYNCMODE)</span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;</div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_SYNCMODE(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SYNCMODE) = (v))</span></div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;</div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_SWRSTCNT (8U)       </span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_SWRSTCNT (0x00000100U) </span></div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_SWRSTCNT (1U)       </span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_SWRSTCNT(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SWRSTCNT))</span></div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;</div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_SWRSTCNT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_SWRSTCNT) &amp; BM_FTM_SYNCONF_SWRSTCNT)</span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;</div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_SWRSTCNT(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SWRSTCNT) = (v))</span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;</div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_SWWRBUF (9U)        </span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_SWWRBUF (0x00000200U) </span></div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_SWWRBUF (1U)        </span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_SWWRBUF(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SWWRBUF))</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;</div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_SWWRBUF(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_SWWRBUF) &amp; BM_FTM_SYNCONF_SWWRBUF)</span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;</div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_SWWRBUF(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SWWRBUF) = (v))</span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;</div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_SWOM  (10U)         </span></div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_SWOM  (0x00000400U) </span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_SWOM  (1U)          </span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_SWOM(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SWOM))</span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;</div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_SWOM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_SWOM) &amp; BM_FTM_SYNCONF_SWOM)</span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;</div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_SWOM(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SWOM) = (v))</span></div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;</div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_SWINVC (11U)        </span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_SWINVC (0x00000800U) </span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_SWINVC (1U)         </span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_SWINVC(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SWINVC))</span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;</div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_SWINVC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_SWINVC) &amp; BM_FTM_SYNCONF_SWINVC)</span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;</div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_SWINVC(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SWINVC) = (v))</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;</div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_SWSOC (12U)         </span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_SWSOC (0x00001000U) </span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_SWSOC (1U)          </span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_SWSOC(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SWSOC))</span></div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;</div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_SWSOC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_SWSOC) &amp; BM_FTM_SYNCONF_SWSOC)</span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;</div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_SWSOC(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_SWSOC) = (v))</span></div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;</div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_HWRSTCNT (16U)      </span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_HWRSTCNT (0x00010000U) </span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_HWRSTCNT (1U)       </span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_HWRSTCNT(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_HWRSTCNT))</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;</div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_HWRSTCNT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_HWRSTCNT) &amp; BM_FTM_SYNCONF_HWRSTCNT)</span></div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;</div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_HWRSTCNT(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_HWRSTCNT) = (v))</span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;</div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_HWWRBUF (17U)       </span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_HWWRBUF (0x00020000U) </span></div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_HWWRBUF (1U)        </span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_HWWRBUF(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_HWWRBUF))</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;</div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_HWWRBUF(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_HWWRBUF) &amp; BM_FTM_SYNCONF_HWWRBUF)</span></div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;</div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_HWWRBUF(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_HWWRBUF) = (v))</span></div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;</div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_HWOM  (18U)         </span></div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_HWOM  (0x00040000U) </span></div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_HWOM  (1U)          </span></div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_HWOM(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_HWOM))</span></div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;</div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_HWOM(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_HWOM) &amp; BM_FTM_SYNCONF_HWOM)</span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;</div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_HWOM(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_HWOM) = (v))</span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;</div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_HWINVC (19U)        </span></div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_HWINVC (0x00080000U) </span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_HWINVC (1U)         </span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_HWINVC(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_HWINVC))</span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;</div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_HWINVC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_HWINVC) &amp; BM_FTM_SYNCONF_HWINVC)</span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;</div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_HWINVC(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_HWINVC) = (v))</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;</div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">#define BP_FTM_SYNCONF_HWSOC (20U)         </span></div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor">#define BM_FTM_SYNCONF_HWSOC (0x00100000U) </span></div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor">#define BS_FTM_SYNCONF_HWSOC (1U)          </span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define BR_FTM_SYNCONF_HWSOC(x) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_HWSOC))</span></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;</div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#define BF_FTM_SYNCONF_HWSOC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SYNCONF_HWSOC) &amp; BM_FTM_SYNCONF_HWSOC)</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;</div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor">#define BW_FTM_SYNCONF_HWSOC(x, v) (BITBAND_ACCESS32(HW_FTM_SYNCONF_ADDR(x), BP_FTM_SYNCONF_HWSOC) = (v))</span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;</div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="comment"> * HW_FTM_INVCTRL - FTM Inverting Control</span></div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;</div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="union__hw__ftm__invctrl.html"> 5067</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__invctrl.html">_hw_ftm_invctrl</a></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;{</div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;    uint32_t U;</div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="struct__hw__ftm__invctrl_1_1__hw__ftm__invctrl__bitfields.html"> 5070</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__invctrl_1_1__hw__ftm__invctrl__bitfields.html">_hw_ftm_invctrl_bitfields</a></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;    {</div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="struct__hw__ftm__invctrl_1_1__hw__ftm__invctrl__bitfields.html#a4b12d23f3731fd97879dd4639e143bb6"> 5072</a></span>&#160;        uint32_t INV0EN : 1;           </div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="struct__hw__ftm__invctrl_1_1__hw__ftm__invctrl__bitfields.html#a83d2d957212b7c5222329a68da85d952"> 5073</a></span>&#160;        uint32_t INV1EN : 1;           </div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="struct__hw__ftm__invctrl_1_1__hw__ftm__invctrl__bitfields.html#ac65f966a941b815d2d8f2a9894dc7641"> 5074</a></span>&#160;        uint32_t INV2EN : 1;           </div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="struct__hw__ftm__invctrl_1_1__hw__ftm__invctrl__bitfields.html#a0dad01f54bda320b2d16ee0c5a04b2b3"> 5075</a></span>&#160;        uint32_t INV3EN : 1;           </div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="struct__hw__ftm__invctrl_1_1__hw__ftm__invctrl__bitfields.html#abcdc3f4e5ac04d225df498c564f21d34"> 5076</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 28;       </div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;    } B;</div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;} <a class="code" href="union__hw__ftm__invctrl.html">hw_ftm_invctrl_t</a>;</div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;</div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define HW_FTM_INVCTRL_ADDR(x)   ((x) + 0x90U)</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;</div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define HW_FTM_INVCTRL(x)        (*(__IO hw_ftm_invctrl_t *) HW_FTM_INVCTRL_ADDR(x))</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define HW_FTM_INVCTRL_RD(x)     (HW_FTM_INVCTRL(x).U)</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">#define HW_FTM_INVCTRL_WR(x, v)  (HW_FTM_INVCTRL(x).U = (v))</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#define HW_FTM_INVCTRL_SET(x, v) (HW_FTM_INVCTRL_WR(x, HW_FTM_INVCTRL_RD(x) |  (v)))</span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define HW_FTM_INVCTRL_CLR(x, v) (HW_FTM_INVCTRL_WR(x, HW_FTM_INVCTRL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#define HW_FTM_INVCTRL_TOG(x, v) (HW_FTM_INVCTRL_WR(x, HW_FTM_INVCTRL_RD(x) ^  (v)))</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;</div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_INVCTRL bitfields</span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;</div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="preprocessor">#define BP_FTM_INVCTRL_INV0EN (0U)         </span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor">#define BM_FTM_INVCTRL_INV0EN (0x00000001U) </span></div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor">#define BS_FTM_INVCTRL_INV0EN (1U)         </span></div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="preprocessor">#define BR_FTM_INVCTRL_INV0EN(x) (BITBAND_ACCESS32(HW_FTM_INVCTRL_ADDR(x), BP_FTM_INVCTRL_INV0EN))</span></div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;</div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor">#define BF_FTM_INVCTRL_INV0EN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_INVCTRL_INV0EN) &amp; BM_FTM_INVCTRL_INV0EN)</span></div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;</div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define BW_FTM_INVCTRL_INV0EN(x, v) (BITBAND_ACCESS32(HW_FTM_INVCTRL_ADDR(x), BP_FTM_INVCTRL_INV0EN) = (v))</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;</div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define BP_FTM_INVCTRL_INV1EN (1U)         </span></div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor">#define BM_FTM_INVCTRL_INV1EN (0x00000002U) </span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor">#define BS_FTM_INVCTRL_INV1EN (1U)         </span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#define BR_FTM_INVCTRL_INV1EN(x) (BITBAND_ACCESS32(HW_FTM_INVCTRL_ADDR(x), BP_FTM_INVCTRL_INV1EN))</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;</div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#define BF_FTM_INVCTRL_INV1EN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_INVCTRL_INV1EN) &amp; BM_FTM_INVCTRL_INV1EN)</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;</div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">#define BW_FTM_INVCTRL_INV1EN(x, v) (BITBAND_ACCESS32(HW_FTM_INVCTRL_ADDR(x), BP_FTM_INVCTRL_INV1EN) = (v))</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;</div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define BP_FTM_INVCTRL_INV2EN (2U)         </span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">#define BM_FTM_INVCTRL_INV2EN (0x00000004U) </span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor">#define BS_FTM_INVCTRL_INV2EN (1U)         </span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor">#define BR_FTM_INVCTRL_INV2EN(x) (BITBAND_ACCESS32(HW_FTM_INVCTRL_ADDR(x), BP_FTM_INVCTRL_INV2EN))</span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;</div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#define BF_FTM_INVCTRL_INV2EN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_INVCTRL_INV2EN) &amp; BM_FTM_INVCTRL_INV2EN)</span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;</div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor">#define BW_FTM_INVCTRL_INV2EN(x, v) (BITBAND_ACCESS32(HW_FTM_INVCTRL_ADDR(x), BP_FTM_INVCTRL_INV2EN) = (v))</span></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;</div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">#define BP_FTM_INVCTRL_INV3EN (3U)         </span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor">#define BM_FTM_INVCTRL_INV3EN (0x00000008U) </span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="preprocessor">#define BS_FTM_INVCTRL_INV3EN (1U)         </span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#define BR_FTM_INVCTRL_INV3EN(x) (BITBAND_ACCESS32(HW_FTM_INVCTRL_ADDR(x), BP_FTM_INVCTRL_INV3EN))</span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;</div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor">#define BF_FTM_INVCTRL_INV3EN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_INVCTRL_INV3EN) &amp; BM_FTM_INVCTRL_INV3EN)</span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;</div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor">#define BW_FTM_INVCTRL_INV3EN(x, v) (BITBAND_ACCESS32(HW_FTM_INVCTRL_ADDR(x), BP_FTM_INVCTRL_INV3EN) = (v))</span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;</div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="comment"> * HW_FTM_SWOCTRL - FTM Software Output Control</span></div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;</div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="union__hw__ftm__swoctrl.html"> 5201</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__swoctrl.html">_hw_ftm_swoctrl</a></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;{</div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;    uint32_t U;</div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html"> 5204</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html">_hw_ftm_swoctrl_bitfields</a></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;    {</div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#a21dcc7e0e04f439b86f65c746ed730da"> 5206</a></span>&#160;        uint32_t CH0OC : 1;            </div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#a0bc0fff64b8e18b7dc8ebd5daefccbf9"> 5208</a></span>&#160;        uint32_t CH1OC : 1;            </div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#aaf8f44976ae38c43cf4a6eb7e904f1c0"> 5210</a></span>&#160;        uint32_t CH2OC : 1;            </div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#aedbacf0680b638ae934848ea9db2a456"> 5212</a></span>&#160;        uint32_t CH3OC : 1;            </div><div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#a6efb4775ac2fec686da5922458218b42"> 5214</a></span>&#160;        uint32_t CH4OC : 1;            </div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#af641f3845d77981d3686e5e9e10bdded"> 5216</a></span>&#160;        uint32_t CH5OC : 1;            </div><div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#a4173b31ea860574d4baef0a51466e7eb"> 5218</a></span>&#160;        uint32_t CH6OC : 1;            </div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#aca49f401f20f5a7eda95844f2ea54226"> 5220</a></span>&#160;        uint32_t CH7OC : 1;            </div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#ae5753cec621733b3f82e2fb6a1698e34"> 5222</a></span>&#160;        uint32_t CH0OCV : 1;           </div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#af7fe9d8e5cb73252958dae0ad220b372"> 5224</a></span>&#160;        uint32_t CH1OCV : 1;           </div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#a7384df9d78a843e94ef577d6e61d271a"> 5226</a></span>&#160;        uint32_t CH2OCV : 1;           </div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#a16d4e15f3824fd9cfdc4585dc0af09eb"> 5228</a></span>&#160;        uint32_t CH3OCV : 1;           </div><div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#a639c7b3aec1415e668a74b7175a754d1"> 5230</a></span>&#160;        uint32_t CH4OCV : 1;           </div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#a71c22f6d6c74c05ad84ba6b99eb5d462"> 5232</a></span>&#160;        uint32_t CH5OCV : 1;           </div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#a2f5eba942634d50797fd4c18c3d436eb"> 5234</a></span>&#160;        uint32_t CH6OCV : 1;           </div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#ade955ce0b80b0f2bd29da65f314bb0de"> 5236</a></span>&#160;        uint32_t CH7OCV : 1;           </div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html#abf73719eb7220c12d341180b63208b83"> 5238</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 16;       </div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;    } B;</div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;} <a class="code" href="union__hw__ftm__swoctrl.html">hw_ftm_swoctrl_t</a>;</div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;</div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor">#define HW_FTM_SWOCTRL_ADDR(x)   ((x) + 0x94U)</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;</div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define HW_FTM_SWOCTRL(x)        (*(__IO hw_ftm_swoctrl_t *) HW_FTM_SWOCTRL_ADDR(x))</span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define HW_FTM_SWOCTRL_RD(x)     (HW_FTM_SWOCTRL(x).U)</span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define HW_FTM_SWOCTRL_WR(x, v)  (HW_FTM_SWOCTRL(x).U = (v))</span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">#define HW_FTM_SWOCTRL_SET(x, v) (HW_FTM_SWOCTRL_WR(x, HW_FTM_SWOCTRL_RD(x) |  (v)))</span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define HW_FTM_SWOCTRL_CLR(x, v) (HW_FTM_SWOCTRL_WR(x, HW_FTM_SWOCTRL_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define HW_FTM_SWOCTRL_TOG(x, v) (HW_FTM_SWOCTRL_WR(x, HW_FTM_SWOCTRL_RD(x) ^  (v)))</span></div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;</div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_SWOCTRL bitfields</span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;</div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH0OC (0U)          </span></div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH0OC (0x00000001U) </span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH0OC (1U)          </span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH0OC(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH0OC))</span></div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;</div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH0OC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH0OC) &amp; BM_FTM_SWOCTRL_CH0OC)</span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;</div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH0OC(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH0OC) = (v))</span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;</div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH1OC (1U)          </span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH1OC (0x00000002U) </span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH1OC (1U)          </span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH1OC(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH1OC))</span></div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;</div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH1OC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH1OC) &amp; BM_FTM_SWOCTRL_CH1OC)</span></div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;</div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH1OC(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH1OC) = (v))</span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;</div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH2OC (2U)          </span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH2OC (0x00000004U) </span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH2OC (1U)          </span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH2OC(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH2OC))</span></div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;</div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH2OC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH2OC) &amp; BM_FTM_SWOCTRL_CH2OC)</span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;</div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH2OC(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH2OC) = (v))</span></div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;</div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH3OC (3U)          </span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH3OC (0x00000008U) </span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH3OC (1U)          </span></div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH3OC(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH3OC))</span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;</div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH3OC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH3OC) &amp; BM_FTM_SWOCTRL_CH3OC)</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;</div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH3OC(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH3OC) = (v))</span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;</div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH4OC (4U)          </span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH4OC (0x00000010U) </span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH4OC (1U)          </span></div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH4OC(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH4OC))</span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;</div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH4OC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH4OC) &amp; BM_FTM_SWOCTRL_CH4OC)</span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;</div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH4OC(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH4OC) = (v))</span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;</div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH5OC (5U)          </span></div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH5OC (0x00000020U) </span></div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH5OC (1U)          </span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH5OC(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH5OC))</span></div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;</div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH5OC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH5OC) &amp; BM_FTM_SWOCTRL_CH5OC)</span></div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;</div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH5OC(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH5OC) = (v))</span></div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;</div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH6OC (6U)          </span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH6OC (0x00000040U) </span></div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH6OC (1U)          </span></div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH6OC(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH6OC))</span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;</div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH6OC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH6OC) &amp; BM_FTM_SWOCTRL_CH6OC)</span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;</div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH6OC(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH6OC) = (v))</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;</div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH7OC (7U)          </span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH7OC (0x00000080U) </span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH7OC (1U)          </span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH7OC(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH7OC))</span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;</div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH7OC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH7OC) &amp; BM_FTM_SWOCTRL_CH7OC)</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;</div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH7OC(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH7OC) = (v))</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;</div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH0OCV (8U)         </span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH0OCV (0x00000100U) </span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH0OCV (1U)         </span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH0OCV(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH0OCV))</span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;</div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH0OCV(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH0OCV) &amp; BM_FTM_SWOCTRL_CH0OCV)</span></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;</div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH0OCV(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH0OCV) = (v))</span></div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;</div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH1OCV (9U)         </span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH1OCV (0x00000200U) </span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH1OCV (1U)         </span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH1OCV(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH1OCV))</span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;</div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH1OCV(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH1OCV) &amp; BM_FTM_SWOCTRL_CH1OCV)</span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;</div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH1OCV(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH1OCV) = (v))</span></div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;</div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH2OCV (10U)        </span></div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH2OCV (0x00000400U) </span></div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH2OCV (1U)         </span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH2OCV(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH2OCV))</span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;</div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH2OCV(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH2OCV) &amp; BM_FTM_SWOCTRL_CH2OCV)</span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;</div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH2OCV(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH2OCV) = (v))</span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;</div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH3OCV (11U)        </span></div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH3OCV (0x00000800U) </span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH3OCV (1U)         </span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH3OCV(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH3OCV))</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;</div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH3OCV(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH3OCV) &amp; BM_FTM_SWOCTRL_CH3OCV)</span></div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;</div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH3OCV(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH3OCV) = (v))</span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;</div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH4OCV (12U)        </span></div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH4OCV (0x00001000U) </span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH4OCV (1U)         </span></div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH4OCV(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH4OCV))</span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;</div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH4OCV(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH4OCV) &amp; BM_FTM_SWOCTRL_CH4OCV)</span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;</div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH4OCV(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH4OCV) = (v))</span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;</div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH5OCV (13U)        </span></div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH5OCV (0x00002000U) </span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH5OCV (1U)         </span></div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH5OCV(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH5OCV))</span></div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;</div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH5OCV(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH5OCV) &amp; BM_FTM_SWOCTRL_CH5OCV)</span></div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;</div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH5OCV(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH5OCV) = (v))</span></div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;</div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH6OCV (14U)        </span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH6OCV (0x00004000U) </span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH6OCV (1U)         </span></div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH6OCV(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH6OCV))</span></div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;</div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH6OCV(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH6OCV) &amp; BM_FTM_SWOCTRL_CH6OCV)</span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;</div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH6OCV(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH6OCV) = (v))</span></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;</div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define BP_FTM_SWOCTRL_CH7OCV (15U)        </span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor">#define BM_FTM_SWOCTRL_CH7OCV (0x00008000U) </span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define BS_FTM_SWOCTRL_CH7OCV (1U)         </span></div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor">#define BR_FTM_SWOCTRL_CH7OCV(x) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH7OCV))</span></div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;</div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define BF_FTM_SWOCTRL_CH7OCV(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_SWOCTRL_CH7OCV) &amp; BM_FTM_SWOCTRL_CH7OCV)</span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;</div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor">#define BW_FTM_SWOCTRL_CH7OCV(x, v) (BITBAND_ACCESS32(HW_FTM_SWOCTRL_ADDR(x), BP_FTM_SWOCTRL_CH7OCV) = (v))</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;</div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="comment"> * HW_FTM_PWMLOAD - FTM PWM Load</span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;</div><div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="union__hw__ftm__pwmload.html"> 5626</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__ftm__pwmload.html">_hw_ftm_pwmload</a></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;{</div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;    uint32_t U;</div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html"> 5629</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html">_hw_ftm_pwmload_bitfields</a></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;    {</div><div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html#a5f27f640846fad8323b20e9c0bdccd1d"> 5631</a></span>&#160;        uint32_t CH0SEL : 1;           </div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html#a00d6fda2ea00c638d10dd9a7c53e5eb8"> 5632</a></span>&#160;        uint32_t CH1SEL : 1;           </div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html#a825bd98c6e40a88f0d377db142c996ad"> 5633</a></span>&#160;        uint32_t CH2SEL : 1;           </div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html#a35d059ba310111fad364b8a0ddfb0ffc"> 5634</a></span>&#160;        uint32_t CH3SEL : 1;           </div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html#ae3195f98c5ac64157b2247c593081df1"> 5635</a></span>&#160;        uint32_t CH4SEL : 1;           </div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html#a8c6416aa2fc5e173fedc67dbaecef004"> 5636</a></span>&#160;        uint32_t CH5SEL : 1;           </div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html#ac7c9130482743625e9792e9beaf70d48"> 5637</a></span>&#160;        uint32_t CH6SEL : 1;           </div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html#a7e425e57f6fc7411f5463d30c609df46"> 5638</a></span>&#160;        uint32_t CH7SEL : 1;           </div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html#ab28058e83a7216ff12414fef308c0da1"> 5639</a></span>&#160;        uint32_t <a class="code" href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">RESERVED0</a> : 1;        </div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html#a13b04d6840087207cdf0e60ef3ca5700"> 5640</a></span>&#160;        uint32_t LDOK : 1;             </div><div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html#af413226bc6202ec273c9a66e6910367a"> 5641</a></span>&#160;        uint32_t RESERVED1 : 22;       </div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;    } B;</div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;} <a class="code" href="union__hw__ftm__pwmload.html">hw_ftm_pwmload_t</a>;</div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;</div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define HW_FTM_PWMLOAD_ADDR(x)   ((x) + 0x98U)</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;</div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor">#define HW_FTM_PWMLOAD(x)        (*(__IO hw_ftm_pwmload_t *) HW_FTM_PWMLOAD_ADDR(x))</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define HW_FTM_PWMLOAD_RD(x)     (HW_FTM_PWMLOAD(x).U)</span></div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor">#define HW_FTM_PWMLOAD_WR(x, v)  (HW_FTM_PWMLOAD(x).U = (v))</span></div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor">#define HW_FTM_PWMLOAD_SET(x, v) (HW_FTM_PWMLOAD_WR(x, HW_FTM_PWMLOAD_RD(x) |  (v)))</span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define HW_FTM_PWMLOAD_CLR(x, v) (HW_FTM_PWMLOAD_WR(x, HW_FTM_PWMLOAD_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor">#define HW_FTM_PWMLOAD_TOG(x, v) (HW_FTM_PWMLOAD_WR(x, HW_FTM_PWMLOAD_RD(x) ^  (v)))</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;</div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="comment"> * Constants &amp; macros for individual FTM_PWMLOAD bitfields</span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;</div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor">#define BP_FTM_PWMLOAD_CH0SEL (0U)         </span></div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="preprocessor">#define BM_FTM_PWMLOAD_CH0SEL (0x00000001U) </span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor">#define BS_FTM_PWMLOAD_CH0SEL (1U)         </span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="preprocessor">#define BR_FTM_PWMLOAD_CH0SEL(x) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH0SEL))</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;</div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor">#define BF_FTM_PWMLOAD_CH0SEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_PWMLOAD_CH0SEL) &amp; BM_FTM_PWMLOAD_CH0SEL)</span></div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;</div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define BW_FTM_PWMLOAD_CH0SEL(x, v) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH0SEL) = (v))</span></div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;</div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor">#define BP_FTM_PWMLOAD_CH1SEL (1U)         </span></div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="preprocessor">#define BM_FTM_PWMLOAD_CH1SEL (0x00000002U) </span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="preprocessor">#define BS_FTM_PWMLOAD_CH1SEL (1U)         </span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="preprocessor">#define BR_FTM_PWMLOAD_CH1SEL(x) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH1SEL))</span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;</div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define BF_FTM_PWMLOAD_CH1SEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_PWMLOAD_CH1SEL) &amp; BM_FTM_PWMLOAD_CH1SEL)</span></div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;</div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define BW_FTM_PWMLOAD_CH1SEL(x, v) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH1SEL) = (v))</span></div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;</div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor">#define BP_FTM_PWMLOAD_CH2SEL (2U)         </span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#define BM_FTM_PWMLOAD_CH2SEL (0x00000004U) </span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor">#define BS_FTM_PWMLOAD_CH2SEL (1U)         </span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor">#define BR_FTM_PWMLOAD_CH2SEL(x) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH2SEL))</span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;</div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor">#define BF_FTM_PWMLOAD_CH2SEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_PWMLOAD_CH2SEL) &amp; BM_FTM_PWMLOAD_CH2SEL)</span></div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;</div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define BW_FTM_PWMLOAD_CH2SEL(x, v) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH2SEL) = (v))</span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;</div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor">#define BP_FTM_PWMLOAD_CH3SEL (3U)         </span></div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="preprocessor">#define BM_FTM_PWMLOAD_CH3SEL (0x00000008U) </span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor">#define BS_FTM_PWMLOAD_CH3SEL (1U)         </span></div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor">#define BR_FTM_PWMLOAD_CH3SEL(x) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH3SEL))</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;</div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor">#define BF_FTM_PWMLOAD_CH3SEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_PWMLOAD_CH3SEL) &amp; BM_FTM_PWMLOAD_CH3SEL)</span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;</div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor">#define BW_FTM_PWMLOAD_CH3SEL(x, v) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH3SEL) = (v))</span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;</div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor">#define BP_FTM_PWMLOAD_CH4SEL (4U)         </span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor">#define BM_FTM_PWMLOAD_CH4SEL (0x00000010U) </span></div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define BS_FTM_PWMLOAD_CH4SEL (1U)         </span></div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="preprocessor">#define BR_FTM_PWMLOAD_CH4SEL(x) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH4SEL))</span></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;</div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor">#define BF_FTM_PWMLOAD_CH4SEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_PWMLOAD_CH4SEL) &amp; BM_FTM_PWMLOAD_CH4SEL)</span></div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;</div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define BW_FTM_PWMLOAD_CH4SEL(x, v) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH4SEL) = (v))</span></div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;</div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor">#define BP_FTM_PWMLOAD_CH5SEL (5U)         </span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define BM_FTM_PWMLOAD_CH5SEL (0x00000020U) </span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">#define BS_FTM_PWMLOAD_CH5SEL (1U)         </span></div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="preprocessor">#define BR_FTM_PWMLOAD_CH5SEL(x) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH5SEL))</span></div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;</div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="preprocessor">#define BF_FTM_PWMLOAD_CH5SEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_PWMLOAD_CH5SEL) &amp; BM_FTM_PWMLOAD_CH5SEL)</span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;</div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor">#define BW_FTM_PWMLOAD_CH5SEL(x, v) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH5SEL) = (v))</span></div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;</div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">#define BP_FTM_PWMLOAD_CH6SEL (6U)         </span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="preprocessor">#define BM_FTM_PWMLOAD_CH6SEL (0x00000040U) </span></div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor">#define BS_FTM_PWMLOAD_CH6SEL (1U)         </span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor">#define BR_FTM_PWMLOAD_CH6SEL(x) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH6SEL))</span></div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;</div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor">#define BF_FTM_PWMLOAD_CH6SEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_PWMLOAD_CH6SEL) &amp; BM_FTM_PWMLOAD_CH6SEL)</span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;</div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="preprocessor">#define BW_FTM_PWMLOAD_CH6SEL(x, v) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH6SEL) = (v))</span></div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;</div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="preprocessor">#define BP_FTM_PWMLOAD_CH7SEL (7U)         </span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="preprocessor">#define BM_FTM_PWMLOAD_CH7SEL (0x00000080U) </span></div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor">#define BS_FTM_PWMLOAD_CH7SEL (1U)         </span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="preprocessor">#define BR_FTM_PWMLOAD_CH7SEL(x) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH7SEL))</span></div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;</div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="preprocessor">#define BF_FTM_PWMLOAD_CH7SEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_PWMLOAD_CH7SEL) &amp; BM_FTM_PWMLOAD_CH7SEL)</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;</div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor">#define BW_FTM_PWMLOAD_CH7SEL(x, v) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_CH7SEL) = (v))</span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;</div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="preprocessor">#define BP_FTM_PWMLOAD_LDOK  (9U)          </span></div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="preprocessor">#define BM_FTM_PWMLOAD_LDOK  (0x00000200U) </span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor">#define BS_FTM_PWMLOAD_LDOK  (1U)          </span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor">#define BR_FTM_PWMLOAD_LDOK(x) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_LDOK))</span></div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;</div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define BF_FTM_PWMLOAD_LDOK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FTM_PWMLOAD_LDOK) &amp; BM_FTM_PWMLOAD_LDOK)</span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;</div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="preprocessor">#define BW_FTM_PWMLOAD_LDOK(x, v) (BITBAND_ACCESS32(HW_FTM_PWMLOAD_ADDR(x), BP_FTM_PWMLOAD_LDOK) = (v))</span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;</div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="comment"> * hw_ftm_t - module struct</span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html"> 5871</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__ftm.html">_hw_ftm</a></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;{</div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a7c673792073e9fee52359933a9a89143"> 5873</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__sc.html">hw_ftm_sc_t</a> <a class="code" href="struct__hw__ftm.html#a7c673792073e9fee52359933a9a89143">SC</a>;                   </div><div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a3869a58f40d4aece53973dab2e9932f7"> 5874</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__cnt.html">hw_ftm_cnt_t</a> <a class="code" href="struct__hw__ftm.html#a3869a58f40d4aece53973dab2e9932f7">CNT</a>;                 </div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a07de5cd4783df103ad8f38d3d535665e"> 5875</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__mod.html">hw_ftm_mod_t</a> <a class="code" href="struct__hw__ftm.html#a07de5cd4783df103ad8f38d3d535665e">MOD</a>;                 </div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a13efffcf9fcf563fe12333cc09e14100"> 5877</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__cnsc.html">hw_ftm_cnsc_t</a> <a class="code" href="struct__hw__ftm.html#a13efffcf9fcf563fe12333cc09e14100">CnSC</a>;           </div><div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a20ce8f525843d17d1a7295e927e1f272"> 5878</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__cnv.html">hw_ftm_cnv_t</a> <a class="code" href="struct__hw__ftm.html#a20ce8f525843d17d1a7295e927e1f272">CnV</a>;             </div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;    } CONTROLS[8];</div><div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#ae7f5d5e1e5e1d2a3ed56b30332bb38e5"> 5880</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__cntin.html">hw_ftm_cntin_t</a> <a class="code" href="struct__hw__ftm.html#ae7f5d5e1e5e1d2a3ed56b30332bb38e5">CNTIN</a>;             </div><div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a8a67b6a216bc68fe57c90b1351d371ef"> 5881</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__status.html">hw_ftm_status_t</a> <a class="code" href="struct__hw__ftm.html#a8a67b6a216bc68fe57c90b1351d371ef">STATUS</a>;           </div><div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a09f1a49e4c3465fdb77d210f29dcb516"> 5882</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__mode.html">hw_ftm_mode_t</a> <a class="code" href="struct__hw__ftm.html#a09f1a49e4c3465fdb77d210f29dcb516">MODE</a>;               </div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a6d9ecec26e858b141963e41fe0e75e45"> 5883</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__sync.html">hw_ftm_sync_t</a> <a class="code" href="struct__hw__ftm.html#a6d9ecec26e858b141963e41fe0e75e45">SYNC</a>;               </div><div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a651be091d199dd5144314c782c7de413"> 5884</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__outinit.html">hw_ftm_outinit_t</a> <a class="code" href="struct__hw__ftm.html#a651be091d199dd5144314c782c7de413">OUTINIT</a>;         </div><div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a1a1ddad5fd1f961680a12e7f2648abaa"> 5885</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__outmask.html">hw_ftm_outmask_t</a> <a class="code" href="struct__hw__ftm.html#a1a1ddad5fd1f961680a12e7f2648abaa">OUTMASK</a>;         </div><div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a5166f2e8cc5c5c0607fda69ccb6d919a"> 5886</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__combine.html">hw_ftm_combine_t</a> <a class="code" href="struct__hw__ftm.html#a5166f2e8cc5c5c0607fda69ccb6d919a">COMBINE</a>;         </div><div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a531535d979a633e543a2f57ce930588d"> 5887</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__deadtime.html">hw_ftm_deadtime_t</a> <a class="code" href="struct__hw__ftm.html#a531535d979a633e543a2f57ce930588d">DEADTIME</a>;       </div><div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a248fe6d02ff58a5700c9242c3bbdf762"> 5888</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__exttrig.html">hw_ftm_exttrig_t</a> <a class="code" href="struct__hw__ftm.html#a248fe6d02ff58a5700c9242c3bbdf762">EXTTRIG</a>;         </div><div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#aecdc8dc136ce3a26b7bdce448267d50d"> 5889</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__pol.html">hw_ftm_pol_t</a> <a class="code" href="struct__hw__ftm.html#aecdc8dc136ce3a26b7bdce448267d50d">POL</a>;                 </div><div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a5e704f38ed4790b776049512718ff631"> 5890</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__fms.html">hw_ftm_fms_t</a> <a class="code" href="struct__hw__ftm.html#a5e704f38ed4790b776049512718ff631">FMS</a>;                 </div><div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a5be8b5f4537f21bd1ed20ea4e046d5a9"> 5891</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__filter.html">hw_ftm_filter_t</a> <a class="code" href="struct__hw__ftm.html#a5be8b5f4537f21bd1ed20ea4e046d5a9">FILTER</a>;           </div><div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#aa3666c5da0f16edad7641c68b898098e"> 5892</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__fltctrl.html">hw_ftm_fltctrl_t</a> <a class="code" href="struct__hw__ftm.html#aa3666c5da0f16edad7641c68b898098e">FLTCTRL</a>;         </div><div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a8fbfcef210a0eccee8fe5a08def752da"> 5893</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__qdctrl.html">hw_ftm_qdctrl_t</a> <a class="code" href="struct__hw__ftm.html#a8fbfcef210a0eccee8fe5a08def752da">QDCTRL</a>;           </div><div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a9b399fd739d73a9ea04ab828af71f34e"> 5894</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__conf.html">hw_ftm_conf_t</a> <a class="code" href="struct__hw__ftm.html#a9b399fd739d73a9ea04ab828af71f34e">CONF</a>;               </div><div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a24d3e0fd4538522960218ab5968b77c4"> 5895</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__fltpol.html">hw_ftm_fltpol_t</a> <a class="code" href="struct__hw__ftm.html#a24d3e0fd4538522960218ab5968b77c4">FLTPOL</a>;           </div><div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a9d4cf38596c900b6d18b5bada5dd713e"> 5896</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__synconf.html">hw_ftm_synconf_t</a> <a class="code" href="struct__hw__ftm.html#a9d4cf38596c900b6d18b5bada5dd713e">SYNCONF</a>;         </div><div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#aafa6c18b90cc9fdd8d07b03f7d11a136"> 5897</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__invctrl.html">hw_ftm_invctrl_t</a> <a class="code" href="struct__hw__ftm.html#aafa6c18b90cc9fdd8d07b03f7d11a136">INVCTRL</a>;         </div><div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a74d982606c8122096d44a4f40a6272ca"> 5898</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__swoctrl.html">hw_ftm_swoctrl_t</a> <a class="code" href="struct__hw__ftm.html#a74d982606c8122096d44a4f40a6272ca">SWOCTRL</a>;         </div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="struct__hw__ftm.html#a7f4e4977152bd075330e60d24675757b"> 5899</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__ftm__pwmload.html">hw_ftm_pwmload_t</a> <a class="code" href="struct__hw__ftm.html#a7f4e4977152bd075330e60d24675757b">PWMLOAD</a>;         </div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;} <a class="code" href="struct__hw__ftm.html">hw_ftm_t</a>;</div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;</div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor">#define HW_FTM(x)      (*(hw_ftm_t *)(x))</span></div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;</div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_FTM_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__ftm_html_a13efffcf9fcf563fe12333cc09e14100"><div class="ttname"><a href="struct__hw__ftm.html#a13efffcf9fcf563fe12333cc09e14100">_hw_ftm::CnSC</a></div><div class="ttdeci">__IO hw_ftm_cnsc_t CnSC</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5877</div></div>
<div class="ttc" id="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields_html_a6c7f825ddba6bd13dce2029f8e54e735"><div class="ttname"><a href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a6c7f825ddba6bd13dce2029f8e54e735">_hw_ftm_sc::_hw_ftm_sc_bitfields::CPWMS</a></div><div class="ttdeci">uint32_t CPWMS</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:147</div></div>
<div class="ttc" id="struct__hw__ftm_html_aafa6c18b90cc9fdd8d07b03f7d11a136"><div class="ttname"><a href="struct__hw__ftm.html#aafa6c18b90cc9fdd8d07b03f7d11a136">_hw_ftm::INVCTRL</a></div><div class="ttdeci">__IO hw_ftm_invctrl_t INVCTRL</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5897</div></div>
<div class="ttc" id="struct__hw__ftm_html_a248fe6d02ff58a5700c9242c3bbdf762"><div class="ttname"><a href="struct__hw__ftm.html#a248fe6d02ff58a5700c9242c3bbdf762">_hw_ftm::EXTTRIG</a></div><div class="ttdeci">__IO hw_ftm_exttrig_t EXTTRIG</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5888</div></div>
<div class="ttc" id="union__hw__ftm__status_html"><div class="ttname"><a href="union__hw__ftm__status.html">_hw_ftm_status</a></div><div class="ttdoc">HW_FTM_STATUS - Capture And Compare Status (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:823</div></div>
<div class="ttc" id="union__hw__ftm__invctrl_html"><div class="ttname"><a href="union__hw__ftm__invctrl.html">_hw_ftm_invctrl</a></div><div class="ttdoc">HW_FTM_INVCTRL - FTM Inverting Control (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5067</div></div>
<div class="ttc" id="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields.html">_hw_ftm_qdctrl::_hw_ftm_qdctrl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:4101</div></div>
<div class="ttc" id="struct__hw__ftm__deadtime_1_1__hw__ftm__deadtime__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__deadtime_1_1__hw__ftm__deadtime__bitfields.html">_hw_ftm_deadtime::_hw_ftm_deadtime_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:2855</div></div>
<div class="ttc" id="struct__hw__ftm__invctrl_1_1__hw__ftm__invctrl__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__invctrl_1_1__hw__ftm__invctrl__bitfields.html">_hw_ftm_invctrl::_hw_ftm_invctrl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5070</div></div>
<div class="ttc" id="union__hw__ftm__cnv_html"><div class="ttname"><a href="union__hw__ftm__cnv.html">_hw_ftm_cnv</a></div><div class="ttdoc">HW_FTM_CnV - Channel (n) Value (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:685</div></div>
<div class="ttc" id="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html">_hw_ftm_sc::_hw_ftm_sc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:143</div></div>
<div class="ttc" id="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__fltctrl_1_1__hw__ftm__fltctrl__bitfields.html">_hw_ftm_fltctrl::_hw_ftm_fltctrl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:3831</div></div>
<div class="ttc" id="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields_html_af5c5dd72a2248ab4fa4b448321f616fe"><div class="ttname"><a href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#af5c5dd72a2248ab4fa4b448321f616fe">_hw_ftm_sc::_hw_ftm_sc_bitfields::TOIE</a></div><div class="ttdeci">uint32_t TOIE</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:148</div></div>
<div class="ttc" id="union__hw__ftm__combine_html"><div class="ttname"><a href="union__hw__ftm__combine.html">_hw_ftm_combine</a></div><div class="ttdoc">HW_FTM_COMBINE - Function For Linked Channels (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:2049</div></div>
<div class="ttc" id="struct__hw__ftm_html_a9d4cf38596c900b6d18b5bada5dd713e"><div class="ttname"><a href="struct__hw__ftm.html#a9d4cf38596c900b6d18b5bada5dd713e">_hw_ftm::SYNCONF</a></div><div class="ttdeci">__IO hw_ftm_synconf_t SYNCONF</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5896</div></div>
<div class="ttc" id="struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__conf_1_1__hw__ftm__conf__bitfields.html">_hw_ftm_conf::_hw_ftm_conf_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:4346</div></div>
<div class="ttc" id="union__hw__ftm__fltpol_html"><div class="ttname"><a href="union__hw__ftm__fltpol.html">_hw_ftm_fltpol</a></div><div class="ttdoc">HW_FTM_FLTPOL - FTM Fault Input Polarity (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:4482</div></div>
<div class="ttc" id="union__hw__ftm__qdctrl_html"><div class="ttname"><a href="union__hw__ftm__qdctrl.html">_hw_ftm_qdctrl</a></div><div class="ttdoc">HW_FTM_QDCTRL - Quadrature Decoder Control And Status (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:4098</div></div>
<div class="ttc" id="struct__hw__ftm_html_a07de5cd4783df103ad8f38d3d535665e"><div class="ttname"><a href="struct__hw__ftm.html#a07de5cd4783df103ad8f38d3d535665e">_hw_ftm::MOD</a></div><div class="ttdeci">__IO hw_ftm_mod_t MOD</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5875</div></div>
<div class="ttc" id="union__hw__ftm__swoctrl_html"><div class="ttname"><a href="union__hw__ftm__swoctrl.html">_hw_ftm_swoctrl</a></div><div class="ttdoc">HW_FTM_SWOCTRL - FTM Software Output Control (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5201</div></div>
<div class="ttc" id="union__hw__ftm__fms_html"><div class="ttname"><a href="union__hw__ftm__fms.html">_hw_ftm_fms</a></div><div class="ttdoc">HW_FTM_FMS - Fault Mode Status (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:3448</div></div>
<div class="ttc" id="union__hw__ftm__deadtime_html"><div class="ttname"><a href="union__hw__ftm__deadtime.html">_hw_ftm_deadtime</a></div><div class="ttdoc">HW_FTM_DEADTIME - Deadtime Insertion Control (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:2852</div></div>
<div class="ttc" id="struct__hw__ftm_html_a7f4e4977152bd075330e60d24675757b"><div class="ttname"><a href="struct__hw__ftm.html#a7f4e4977152bd075330e60d24675757b">_hw_ftm::PWMLOAD</a></div><div class="ttdeci">__IO hw_ftm_pwmload_t PWMLOAD</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5899</div></div>
<div class="ttc" id="union__hw__ftm__exttrig_html"><div class="ttname"><a href="union__hw__ftm__exttrig.html">_hw_ftm_exttrig</a></div><div class="ttdoc">HW_FTM_EXTTRIG - FTM External Trigger (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:2949</div></div>
<div class="ttc" id="union__hw__ftm__outinit_html"><div class="ttname"><a href="union__hw__ftm__outinit.html">_hw_ftm_outinit</a></div><div class="ttdoc">HW_FTM_OUTINIT - Initial State For Channels Output (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:1556</div></div>
<div class="ttc" id="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields_html_a335ef4419cc68559c63157f4a0af5747"><div class="ttname"><a href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a335ef4419cc68559c63157f4a0af5747">_hw_ftm_sc::_hw_ftm_sc_bitfields::TOF</a></div><div class="ttdeci">uint32_t TOF</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:149</div></div>
<div class="ttc" id="union__hw__ftm__conf_html"><div class="ttname"><a href="union__hw__ftm__conf.html">_hw_ftm_conf</a></div><div class="ttdoc">HW_FTM_CONF - Configuration (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:4343</div></div>
<div class="ttc" id="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields_html_acf641cef35d64fe250ec718705064ca6"><div class="ttname"><a href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#acf641cef35d64fe250ec718705064ca6">_hw_ftm_sc::_hw_ftm_sc_bitfields::CLKS</a></div><div class="ttdeci">uint32_t CLKS</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:146</div></div>
<div class="ttc" id="struct__hw__ftm_html_a9b399fd739d73a9ea04ab828af71f34e"><div class="ttname"><a href="struct__hw__ftm.html#a9b399fd739d73a9ea04ab828af71f34e">_hw_ftm::CONF</a></div><div class="ttdeci">__IO hw_ftm_conf_t CONF</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5894</div></div>
<div class="ttc" id="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__status_1_1__hw__ftm__status__bitfields.html">_hw_ftm_status::_hw_ftm_status_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:826</div></div>
<div class="ttc" id="struct__hw__ftm_html_a8a67b6a216bc68fe57c90b1351d371ef"><div class="ttname"><a href="struct__hw__ftm.html#a8a67b6a216bc68fe57c90b1351d371ef">_hw_ftm::STATUS</a></div><div class="ttdeci">__IO hw_ftm_status_t STATUS</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5881</div></div>
<div class="ttc" id="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__outinit_1_1__hw__ftm__outinit__bitfields.html">_hw_ftm_outinit::_hw_ftm_outinit_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:1559</div></div>
<div class="ttc" id="struct__hw__ftm__mod_1_1__hw__ftm__mod__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__mod_1_1__hw__ftm__mod__bitfields.html">_hw_ftm_mod::_hw_ftm_mod_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:395</div></div>
<div class="ttc" id="struct__hw__ftm_html_a7c673792073e9fee52359933a9a89143"><div class="ttname"><a href="struct__hw__ftm.html#a7c673792073e9fee52359933a9a89143">_hw_ftm::SC</a></div><div class="ttdeci">__IO hw_ftm_sc_t SC</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5873</div></div>
<div class="ttc" id="struct__hw__ftm_html_a531535d979a633e543a2f57ce930588d"><div class="ttname"><a href="struct__hw__ftm.html#a531535d979a633e543a2f57ce930588d">_hw_ftm::DEADTIME</a></div><div class="ttdeci">__IO hw_ftm_deadtime_t DEADTIME</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5887</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__ftm_html_a24d3e0fd4538522960218ab5968b77c4"><div class="ttname"><a href="struct__hw__ftm.html#a24d3e0fd4538522960218ab5968b77c4">_hw_ftm::FLTPOL</a></div><div class="ttdeci">__IO hw_ftm_fltpol_t FLTPOL</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5895</div></div>
<div class="ttc" id="union__hw__ftm__outmask_html"><div class="ttname"><a href="union__hw__ftm__outmask.html">_hw_ftm_outmask</a></div><div class="ttdoc">HW_FTM_OUTMASK - Output Mask (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:1808</div></div>
<div class="ttc" id="union__hw__ftm__cnt_html"><div class="ttname"><a href="union__hw__ftm__cnt.html">_hw_ftm_cnt</a></div><div class="ttdoc">HW_FTM_CNT - Counter (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:326</div></div>
<div class="ttc" id="struct__hw__ftm_html_a8fbfcef210a0eccee8fe5a08def752da"><div class="ttname"><a href="struct__hw__ftm.html#a8fbfcef210a0eccee8fe5a08def752da">_hw_ftm::QDCTRL</a></div><div class="ttdeci">__IO hw_ftm_qdctrl_t QDCTRL</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5893</div></div>
<div class="ttc" id="struct__hw__ftm_html_a5166f2e8cc5c5c0607fda69ccb6d919a"><div class="ttname"><a href="struct__hw__ftm.html#a5166f2e8cc5c5c0607fda69ccb6d919a">_hw_ftm::COMBINE</a></div><div class="ttdeci">__IO hw_ftm_combine_t COMBINE</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5886</div></div>
<div class="ttc" id="struct__hw__ftm_html_a651be091d199dd5144314c782c7de413"><div class="ttname"><a href="struct__hw__ftm.html#a651be091d199dd5144314c782c7de413">_hw_ftm::OUTINIT</a></div><div class="ttdeci">__IO hw_ftm_outinit_t OUTINIT</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5884</div></div>
<div class="ttc" id="union__hw__ftm__mod_html"><div class="ttname"><a href="union__hw__ftm__mod.html">_hw_ftm_mod</a></div><div class="ttdoc">HW_FTM_MOD - Modulo (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:392</div></div>
<div class="ttc" id="struct__hw__ftm_html_ae7f5d5e1e5e1d2a3ed56b30332bb38e5"><div class="ttname"><a href="struct__hw__ftm.html#ae7f5d5e1e5e1d2a3ed56b30332bb38e5">_hw_ftm::CNTIN</a></div><div class="ttdeci">__IO hw_ftm_cntin_t CNTIN</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5880</div></div>
<div class="ttc" id="struct__hw__ftm_html_a6d9ecec26e858b141963e41fe0e75e45"><div class="ttname"><a href="struct__hw__ftm.html#a6d9ecec26e858b141963e41fe0e75e45">_hw_ftm::SYNC</a></div><div class="ttdeci">__IO hw_ftm_sync_t SYNC</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5883</div></div>
<div class="ttc" id="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields_html_a4179061fde0f49187f98798d94a2d819"><div class="ttname"><a href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#a4179061fde0f49187f98798d94a2d819">_hw_ftm_sc::_hw_ftm_sc_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:150</div></div>
<div class="ttc" id="union__hw__ftm__mode_html"><div class="ttname"><a href="union__hw__ftm__mode.html">_hw_ftm_mode</a></div><div class="ttdoc">HW_FTM_MODE - Features Mode Selection (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:1064</div></div>
<div class="ttc" id="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__swoctrl_1_1__hw__ftm__swoctrl__bitfields.html">_hw_ftm_swoctrl::_hw_ftm_swoctrl_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5204</div></div>
<div class="ttc" id="struct__hw__ftm__filter_1_1__hw__ftm__filter__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__filter_1_1__hw__ftm__filter__bitfields.html">_hw_ftm_filter::_hw_ftm_filter_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:3704</div></div>
<div class="ttc" id="struct__hw__ftm__fltpol_1_1__hw__ftm__fltpol__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__fltpol_1_1__hw__ftm__fltpol__bitfields.html">_hw_ftm_fltpol::_hw_ftm_fltpol_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:4485</div></div>
<div class="ttc" id="struct__hw__ftm__cnv_1_1__hw__ftm__cnv__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__cnv_1_1__hw__ftm__cnv__bitfields.html">_hw_ftm_cnv::_hw_ftm_cnv_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:688</div></div>
<div class="ttc" id="struct__hw__ftm__cnt_1_1__hw__ftm__cnt__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__cnt_1_1__hw__ftm__cnt__bitfields.html">_hw_ftm_cnt::_hw_ftm_cnt_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:329</div></div>
<div class="ttc" id="struct__hw__ftm_html_a09f1a49e4c3465fdb77d210f29dcb516"><div class="ttname"><a href="struct__hw__ftm.html#a09f1a49e4c3465fdb77d210f29dcb516">_hw_ftm::MODE</a></div><div class="ttdeci">__IO hw_ftm_mode_t MODE</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5882</div></div>
<div class="ttc" id="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__sync_1_1__hw__ftm__sync__bitfields.html">_hw_ftm_sync::_hw_ftm_sync_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:1309</div></div>
<div class="ttc" id="struct__hw__ftm_html_a3869a58f40d4aece53973dab2e9932f7"><div class="ttname"><a href="struct__hw__ftm.html#a3869a58f40d4aece53973dab2e9932f7">_hw_ftm::CNT</a></div><div class="ttdeci">__IO hw_ftm_cnt_t CNT</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5874</div></div>
<div class="ttc" id="union__hw__ftm__pwmload_html"><div class="ttname"><a href="union__hw__ftm__pwmload.html">_hw_ftm_pwmload</a></div><div class="ttdoc">HW_FTM_PWMLOAD - FTM PWM Load (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5626</div></div>
<div class="ttc" id="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__outmask_1_1__hw__ftm__outmask__bitfields.html">_hw_ftm_outmask::_hw_ftm_outmask_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:1811</div></div>
<div class="ttc" id="struct__hw__ftm_html_aa3666c5da0f16edad7641c68b898098e"><div class="ttname"><a href="struct__hw__ftm.html#aa3666c5da0f16edad7641c68b898098e">_hw_ftm::FLTCTRL</a></div><div class="ttdeci">__IO hw_ftm_fltctrl_t FLTCTRL</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5892</div></div>
<div class="ttc" id="union__hw__ftm__cnsc_html"><div class="ttname"><a href="union__hw__ftm__cnsc.html">_hw_ftm_cnsc</a></div><div class="ttdoc">HW_FTM_CnSC - Channel (n) Status And Control (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:467</div></div>
<div class="ttc" id="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields.html">_hw_ftm_fms::_hw_ftm_fms_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:3451</div></div>
<div class="ttc" id="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields.html">_hw_ftm_synconf::_hw_ftm_synconf_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:4637</div></div>
<div class="ttc" id="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__pol_1_1__hw__ftm__pol__bitfields.html">_hw_ftm_pol::_hw_ftm_pol_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:3204</div></div>
<div class="ttc" id="union__hw__ftm__synconf_html"><div class="ttname"><a href="union__hw__ftm__synconf.html">_hw_ftm_synconf</a></div><div class="ttdoc">HW_FTM_SYNCONF - Synchronization Configuration (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:4634</div></div>
<div class="ttc" id="struct__hw__ftm_html_a1a1ddad5fd1f961680a12e7f2648abaa"><div class="ttname"><a href="struct__hw__ftm.html#a1a1ddad5fd1f961680a12e7f2648abaa">_hw_ftm::OUTMASK</a></div><div class="ttdeci">__IO hw_ftm_outmask_t OUTMASK</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5885</div></div>
<div class="ttc" id="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__cnsc_1_1__hw__ftm__cnsc__bitfields.html">_hw_ftm_cnsc::_hw_ftm_cnsc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:470</div></div>
<div class="ttc" id="struct__hw__ftm_html"><div class="ttname"><a href="struct__hw__ftm.html">_hw_ftm</a></div><div class="ttdoc">All FTM module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5871</div></div>
<div class="ttc" id="struct__hw__ftm_html_aecdc8dc136ce3a26b7bdce448267d50d"><div class="ttname"><a href="struct__hw__ftm.html#aecdc8dc136ce3a26b7bdce448267d50d">_hw_ftm::POL</a></div><div class="ttdeci">__IO hw_ftm_pol_t POL</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5889</div></div>
<div class="ttc" id="union__hw__ftm__filter_html"><div class="ttname"><a href="union__hw__ftm__filter.html">_hw_ftm_filter</a></div><div class="ttdoc">HW_FTM_FILTER - Input Capture Filter Control (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:3701</div></div>
<div class="ttc" id="struct__hw__ftm_html_a74d982606c8122096d44a4f40a6272ca"><div class="ttname"><a href="struct__hw__ftm.html#a74d982606c8122096d44a4f40a6272ca">_hw_ftm::SWOCTRL</a></div><div class="ttdeci">__IO hw_ftm_swoctrl_t SWOCTRL</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5898</div></div>
<div class="ttc" id="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__combine_1_1__hw__ftm__combine__bitfields.html">_hw_ftm_combine::_hw_ftm_combine_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:2052</div></div>
<div class="ttc" id="union__hw__ftm__pol_html"><div class="ttname"><a href="union__hw__ftm__pol.html">_hw_ftm_pol</a></div><div class="ttdoc">HW_FTM_POL - Channels Polarity (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:3201</div></div>
<div class="ttc" id="union__hw__ftm__fltctrl_html"><div class="ttname"><a href="union__hw__ftm__fltctrl.html">_hw_ftm_fltctrl</a></div><div class="ttdoc">HW_FTM_FLTCTRL - Fault Control (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:3828</div></div>
<div class="ttc" id="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields.html">_hw_ftm_pwmload::_hw_ftm_pwmload_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5629</div></div>
<div class="ttc" id="struct__hw__ftm_html_a20ce8f525843d17d1a7295e927e1f272"><div class="ttname"><a href="struct__hw__ftm.html#a20ce8f525843d17d1a7295e927e1f272">_hw_ftm::CnV</a></div><div class="ttdeci">__IO hw_ftm_cnv_t CnV</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5878</div></div>
<div class="ttc" id="struct__hw__ftm_html_a5be8b5f4537f21bd1ed20ea4e046d5a9"><div class="ttname"><a href="struct__hw__ftm.html#a5be8b5f4537f21bd1ed20ea4e046d5a9">_hw_ftm::FILTER</a></div><div class="ttdeci">__IO hw_ftm_filter_t FILTER</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5891</div></div>
<div class="ttc" id="struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__mode_1_1__hw__ftm__mode__bitfields.html">_hw_ftm_mode::_hw_ftm_mode_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:1067</div></div>
<div class="ttc" id="union__hw__ftm__sync_html"><div class="ttname"><a href="union__hw__ftm__sync.html">_hw_ftm_sync</a></div><div class="ttdoc">HW_FTM_SYNC - Synchronization (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:1306</div></div>
<div class="ttc" id="struct__hw__ftm__cntin_1_1__hw__ftm__cntin__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__cntin_1_1__hw__ftm__cntin__bitfields.html">_hw_ftm_cntin::_hw_ftm_cntin_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:757</div></div>
<div class="ttc" id="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields_html"><div class="ttname"><a href="struct__hw__ftm__exttrig_1_1__hw__ftm__exttrig__bitfields.html">_hw_ftm_exttrig::_hw_ftm_exttrig_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:2952</div></div>
<div class="ttc" id="struct__hw__ftm_html_a5e704f38ed4790b776049512718ff631"><div class="ttname"><a href="struct__hw__ftm.html#a5e704f38ed4790b776049512718ff631">_hw_ftm::FMS</a></div><div class="ttdeci">__IO hw_ftm_fms_t FMS</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:5890</div></div>
<div class="ttc" id="union__hw__ftm__cntin_html"><div class="ttname"><a href="union__hw__ftm__cntin.html">_hw_ftm_cntin</a></div><div class="ttdoc">HW_FTM_CNTIN - Counter Initial Value (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:754</div></div>
<div class="ttc" id="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields_html_acfef47b86ab8bb6bd99027c36ba9d0c0"><div class="ttname"><a href="struct__hw__ftm__sc_1_1__hw__ftm__sc__bitfields.html#acfef47b86ab8bb6bd99027c36ba9d0c0">_hw_ftm_sc::_hw_ftm_sc_bitfields::PS</a></div><div class="ttdeci">uint32_t PS</div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:145</div></div>
<div class="ttc" id="union__hw__ftm__sc_html"><div class="ttname"><a href="union__hw__ftm__sc.html">_hw_ftm_sc</a></div><div class="ttdoc">HW_FTM_SC - Status And Control (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_ftm.h:140</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
