
RTOS_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fa0  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  08009150  08009150  0000a150  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009678  08009678  0000b014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009678  08009678  0000a678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009680  08009680  0000b014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009680  08009680  0000a680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009684  08009684  0000a684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08009688  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b014  2**0
                  CONTENTS
 10 .bss          00005624  20000014  20000014  0000b014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005638  20005638  0000b014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b8db  00000000  00000000  0000b044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a12  00000000  00000000  0002691f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001638  00000000  00000000  0002a338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001132  00000000  00000000  0002b970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025e60  00000000  00000000  0002caa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018142  00000000  00000000  00052902  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e695e  00000000  00000000  0006aa44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001513a2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006250  00000000  00000000  001513e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  00157638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000014 	.word	0x20000014
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009138 	.word	0x08009138

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000018 	.word	0x20000018
 80001ec:	08009138 	.word	0x08009138

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2iz>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa4:	d215      	bcs.n	8000ad2 <__aeabi_d2iz+0x36>
 8000aa6:	d511      	bpl.n	8000acc <__aeabi_d2iz+0x30>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d912      	bls.n	8000ad8 <__aeabi_d2iz+0x3c>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad6:	d105      	bne.n	8000ae4 <__aeabi_d2iz+0x48>
 8000ad8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000adc:	bf08      	it	eq
 8000ade:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_d2uiz>:
 8000aec:	004a      	lsls	r2, r1, #1
 8000aee:	d211      	bcs.n	8000b14 <__aeabi_d2uiz+0x28>
 8000af0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000af4:	d211      	bcs.n	8000b1a <__aeabi_d2uiz+0x2e>
 8000af6:	d50d      	bpl.n	8000b14 <__aeabi_d2uiz+0x28>
 8000af8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000afc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b00:	d40e      	bmi.n	8000b20 <__aeabi_d2uiz+0x34>
 8000b02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b0e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1e:	d102      	bne.n	8000b26 <__aeabi_d2uiz+0x3a>
 8000b20:	f04f 30ff 	mov.w	r0, #4294967295
 8000b24:	4770      	bx	lr
 8000b26:	f04f 0000 	mov.w	r0, #0
 8000b2a:	4770      	bx	lr

08000b2c <__aeabi_uldivmod>:
 8000b2c:	b953      	cbnz	r3, 8000b44 <__aeabi_uldivmod+0x18>
 8000b2e:	b94a      	cbnz	r2, 8000b44 <__aeabi_uldivmod+0x18>
 8000b30:	2900      	cmp	r1, #0
 8000b32:	bf08      	it	eq
 8000b34:	2800      	cmpeq	r0, #0
 8000b36:	bf1c      	itt	ne
 8000b38:	f04f 31ff 	movne.w	r1, #4294967295
 8000b3c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b40:	f000 b988 	b.w	8000e54 <__aeabi_idiv0>
 8000b44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b4c:	f000 f806 	bl	8000b5c <__udivmoddi4>
 8000b50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b58:	b004      	add	sp, #16
 8000b5a:	4770      	bx	lr

08000b5c <__udivmoddi4>:
 8000b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b60:	9d08      	ldr	r5, [sp, #32]
 8000b62:	468e      	mov	lr, r1
 8000b64:	4604      	mov	r4, r0
 8000b66:	4688      	mov	r8, r1
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d14a      	bne.n	8000c02 <__udivmoddi4+0xa6>
 8000b6c:	428a      	cmp	r2, r1
 8000b6e:	4617      	mov	r7, r2
 8000b70:	d962      	bls.n	8000c38 <__udivmoddi4+0xdc>
 8000b72:	fab2 f682 	clz	r6, r2
 8000b76:	b14e      	cbz	r6, 8000b8c <__udivmoddi4+0x30>
 8000b78:	f1c6 0320 	rsb	r3, r6, #32
 8000b7c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b80:	fa20 f303 	lsr.w	r3, r0, r3
 8000b84:	40b7      	lsls	r7, r6
 8000b86:	ea43 0808 	orr.w	r8, r3, r8
 8000b8a:	40b4      	lsls	r4, r6
 8000b8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b90:	fa1f fc87 	uxth.w	ip, r7
 8000b94:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b98:	0c23      	lsrs	r3, r4, #16
 8000b9a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b9e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ba2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	d909      	bls.n	8000bbe <__udivmoddi4+0x62>
 8000baa:	18fb      	adds	r3, r7, r3
 8000bac:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bb0:	f080 80ea 	bcs.w	8000d88 <__udivmoddi4+0x22c>
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	f240 80e7 	bls.w	8000d88 <__udivmoddi4+0x22c>
 8000bba:	3902      	subs	r1, #2
 8000bbc:	443b      	add	r3, r7
 8000bbe:	1a9a      	subs	r2, r3, r2
 8000bc0:	b2a3      	uxth	r3, r4
 8000bc2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bc6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bce:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bd2:	459c      	cmp	ip, r3
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x8e>
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 80d6 	bcs.w	8000d8c <__udivmoddi4+0x230>
 8000be0:	459c      	cmp	ip, r3
 8000be2:	f240 80d3 	bls.w	8000d8c <__udivmoddi4+0x230>
 8000be6:	443b      	add	r3, r7
 8000be8:	3802      	subs	r0, #2
 8000bea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bee:	eba3 030c 	sub.w	r3, r3, ip
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	b11d      	cbz	r5, 8000bfe <__udivmoddi4+0xa2>
 8000bf6:	40f3      	lsrs	r3, r6
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	e9c5 3200 	strd	r3, r2, [r5]
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d905      	bls.n	8000c12 <__udivmoddi4+0xb6>
 8000c06:	b10d      	cbz	r5, 8000c0c <__udivmoddi4+0xb0>
 8000c08:	e9c5 0100 	strd	r0, r1, [r5]
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4608      	mov	r0, r1
 8000c10:	e7f5      	b.n	8000bfe <__udivmoddi4+0xa2>
 8000c12:	fab3 f183 	clz	r1, r3
 8000c16:	2900      	cmp	r1, #0
 8000c18:	d146      	bne.n	8000ca8 <__udivmoddi4+0x14c>
 8000c1a:	4573      	cmp	r3, lr
 8000c1c:	d302      	bcc.n	8000c24 <__udivmoddi4+0xc8>
 8000c1e:	4282      	cmp	r2, r0
 8000c20:	f200 8105 	bhi.w	8000e2e <__udivmoddi4+0x2d2>
 8000c24:	1a84      	subs	r4, r0, r2
 8000c26:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	4690      	mov	r8, r2
 8000c2e:	2d00      	cmp	r5, #0
 8000c30:	d0e5      	beq.n	8000bfe <__udivmoddi4+0xa2>
 8000c32:	e9c5 4800 	strd	r4, r8, [r5]
 8000c36:	e7e2      	b.n	8000bfe <__udivmoddi4+0xa2>
 8000c38:	2a00      	cmp	r2, #0
 8000c3a:	f000 8090 	beq.w	8000d5e <__udivmoddi4+0x202>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	2e00      	cmp	r6, #0
 8000c44:	f040 80a4 	bne.w	8000d90 <__udivmoddi4+0x234>
 8000c48:	1a8a      	subs	r2, r1, r2
 8000c4a:	0c03      	lsrs	r3, r0, #16
 8000c4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c50:	b280      	uxth	r0, r0
 8000c52:	b2bc      	uxth	r4, r7
 8000c54:	2101      	movs	r1, #1
 8000c56:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c5a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c62:	fb04 f20c 	mul.w	r2, r4, ip
 8000c66:	429a      	cmp	r2, r3
 8000c68:	d907      	bls.n	8000c7a <__udivmoddi4+0x11e>
 8000c6a:	18fb      	adds	r3, r7, r3
 8000c6c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c70:	d202      	bcs.n	8000c78 <__udivmoddi4+0x11c>
 8000c72:	429a      	cmp	r2, r3
 8000c74:	f200 80e0 	bhi.w	8000e38 <__udivmoddi4+0x2dc>
 8000c78:	46c4      	mov	ip, r8
 8000c7a:	1a9b      	subs	r3, r3, r2
 8000c7c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c80:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c84:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c88:	fb02 f404 	mul.w	r4, r2, r4
 8000c8c:	429c      	cmp	r4, r3
 8000c8e:	d907      	bls.n	8000ca0 <__udivmoddi4+0x144>
 8000c90:	18fb      	adds	r3, r7, r3
 8000c92:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c96:	d202      	bcs.n	8000c9e <__udivmoddi4+0x142>
 8000c98:	429c      	cmp	r4, r3
 8000c9a:	f200 80ca 	bhi.w	8000e32 <__udivmoddi4+0x2d6>
 8000c9e:	4602      	mov	r2, r0
 8000ca0:	1b1b      	subs	r3, r3, r4
 8000ca2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ca6:	e7a5      	b.n	8000bf4 <__udivmoddi4+0x98>
 8000ca8:	f1c1 0620 	rsb	r6, r1, #32
 8000cac:	408b      	lsls	r3, r1
 8000cae:	fa22 f706 	lsr.w	r7, r2, r6
 8000cb2:	431f      	orrs	r7, r3
 8000cb4:	fa0e f401 	lsl.w	r4, lr, r1
 8000cb8:	fa20 f306 	lsr.w	r3, r0, r6
 8000cbc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000cc0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cc4:	4323      	orrs	r3, r4
 8000cc6:	fa00 f801 	lsl.w	r8, r0, r1
 8000cca:	fa1f fc87 	uxth.w	ip, r7
 8000cce:	fbbe f0f9 	udiv	r0, lr, r9
 8000cd2:	0c1c      	lsrs	r4, r3, #16
 8000cd4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cd8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cdc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ce0:	45a6      	cmp	lr, r4
 8000ce2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ce6:	d909      	bls.n	8000cfc <__udivmoddi4+0x1a0>
 8000ce8:	193c      	adds	r4, r7, r4
 8000cea:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cee:	f080 809c 	bcs.w	8000e2a <__udivmoddi4+0x2ce>
 8000cf2:	45a6      	cmp	lr, r4
 8000cf4:	f240 8099 	bls.w	8000e2a <__udivmoddi4+0x2ce>
 8000cf8:	3802      	subs	r0, #2
 8000cfa:	443c      	add	r4, r7
 8000cfc:	eba4 040e 	sub.w	r4, r4, lr
 8000d00:	fa1f fe83 	uxth.w	lr, r3
 8000d04:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d08:	fb09 4413 	mls	r4, r9, r3, r4
 8000d0c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d10:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d14:	45a4      	cmp	ip, r4
 8000d16:	d908      	bls.n	8000d2a <__udivmoddi4+0x1ce>
 8000d18:	193c      	adds	r4, r7, r4
 8000d1a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d1e:	f080 8082 	bcs.w	8000e26 <__udivmoddi4+0x2ca>
 8000d22:	45a4      	cmp	ip, r4
 8000d24:	d97f      	bls.n	8000e26 <__udivmoddi4+0x2ca>
 8000d26:	3b02      	subs	r3, #2
 8000d28:	443c      	add	r4, r7
 8000d2a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d2e:	eba4 040c 	sub.w	r4, r4, ip
 8000d32:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d36:	4564      	cmp	r4, ip
 8000d38:	4673      	mov	r3, lr
 8000d3a:	46e1      	mov	r9, ip
 8000d3c:	d362      	bcc.n	8000e04 <__udivmoddi4+0x2a8>
 8000d3e:	d05f      	beq.n	8000e00 <__udivmoddi4+0x2a4>
 8000d40:	b15d      	cbz	r5, 8000d5a <__udivmoddi4+0x1fe>
 8000d42:	ebb8 0203 	subs.w	r2, r8, r3
 8000d46:	eb64 0409 	sbc.w	r4, r4, r9
 8000d4a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d4e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d52:	431e      	orrs	r6, r3
 8000d54:	40cc      	lsrs	r4, r1
 8000d56:	e9c5 6400 	strd	r6, r4, [r5]
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	e74f      	b.n	8000bfe <__udivmoddi4+0xa2>
 8000d5e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d62:	0c01      	lsrs	r1, r0, #16
 8000d64:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d68:	b280      	uxth	r0, r0
 8000d6a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d6e:	463b      	mov	r3, r7
 8000d70:	4638      	mov	r0, r7
 8000d72:	463c      	mov	r4, r7
 8000d74:	46b8      	mov	r8, r7
 8000d76:	46be      	mov	lr, r7
 8000d78:	2620      	movs	r6, #32
 8000d7a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d7e:	eba2 0208 	sub.w	r2, r2, r8
 8000d82:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d86:	e766      	b.n	8000c56 <__udivmoddi4+0xfa>
 8000d88:	4601      	mov	r1, r0
 8000d8a:	e718      	b.n	8000bbe <__udivmoddi4+0x62>
 8000d8c:	4610      	mov	r0, r2
 8000d8e:	e72c      	b.n	8000bea <__udivmoddi4+0x8e>
 8000d90:	f1c6 0220 	rsb	r2, r6, #32
 8000d94:	fa2e f302 	lsr.w	r3, lr, r2
 8000d98:	40b7      	lsls	r7, r6
 8000d9a:	40b1      	lsls	r1, r6
 8000d9c:	fa20 f202 	lsr.w	r2, r0, r2
 8000da0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da4:	430a      	orrs	r2, r1
 8000da6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000daa:	b2bc      	uxth	r4, r7
 8000dac:	fb0e 3318 	mls	r3, lr, r8, r3
 8000db0:	0c11      	lsrs	r1, r2, #16
 8000db2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000db6:	fb08 f904 	mul.w	r9, r8, r4
 8000dba:	40b0      	lsls	r0, r6
 8000dbc:	4589      	cmp	r9, r1
 8000dbe:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dc2:	b280      	uxth	r0, r0
 8000dc4:	d93e      	bls.n	8000e44 <__udivmoddi4+0x2e8>
 8000dc6:	1879      	adds	r1, r7, r1
 8000dc8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000dcc:	d201      	bcs.n	8000dd2 <__udivmoddi4+0x276>
 8000dce:	4589      	cmp	r9, r1
 8000dd0:	d81f      	bhi.n	8000e12 <__udivmoddi4+0x2b6>
 8000dd2:	eba1 0109 	sub.w	r1, r1, r9
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fb09 f804 	mul.w	r8, r9, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	b292      	uxth	r2, r2
 8000de4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000de8:	4542      	cmp	r2, r8
 8000dea:	d229      	bcs.n	8000e40 <__udivmoddi4+0x2e4>
 8000dec:	18ba      	adds	r2, r7, r2
 8000dee:	f109 31ff 	add.w	r1, r9, #4294967295
 8000df2:	d2c4      	bcs.n	8000d7e <__udivmoddi4+0x222>
 8000df4:	4542      	cmp	r2, r8
 8000df6:	d2c2      	bcs.n	8000d7e <__udivmoddi4+0x222>
 8000df8:	f1a9 0102 	sub.w	r1, r9, #2
 8000dfc:	443a      	add	r2, r7
 8000dfe:	e7be      	b.n	8000d7e <__udivmoddi4+0x222>
 8000e00:	45f0      	cmp	r8, lr
 8000e02:	d29d      	bcs.n	8000d40 <__udivmoddi4+0x1e4>
 8000e04:	ebbe 0302 	subs.w	r3, lr, r2
 8000e08:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e0c:	3801      	subs	r0, #1
 8000e0e:	46e1      	mov	r9, ip
 8000e10:	e796      	b.n	8000d40 <__udivmoddi4+0x1e4>
 8000e12:	eba7 0909 	sub.w	r9, r7, r9
 8000e16:	4449      	add	r1, r9
 8000e18:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e1c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e20:	fb09 f804 	mul.w	r8, r9, r4
 8000e24:	e7db      	b.n	8000dde <__udivmoddi4+0x282>
 8000e26:	4673      	mov	r3, lr
 8000e28:	e77f      	b.n	8000d2a <__udivmoddi4+0x1ce>
 8000e2a:	4650      	mov	r0, sl
 8000e2c:	e766      	b.n	8000cfc <__udivmoddi4+0x1a0>
 8000e2e:	4608      	mov	r0, r1
 8000e30:	e6fd      	b.n	8000c2e <__udivmoddi4+0xd2>
 8000e32:	443b      	add	r3, r7
 8000e34:	3a02      	subs	r2, #2
 8000e36:	e733      	b.n	8000ca0 <__udivmoddi4+0x144>
 8000e38:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e3c:	443b      	add	r3, r7
 8000e3e:	e71c      	b.n	8000c7a <__udivmoddi4+0x11e>
 8000e40:	4649      	mov	r1, r9
 8000e42:	e79c      	b.n	8000d7e <__udivmoddi4+0x222>
 8000e44:	eba1 0109 	sub.w	r1, r1, r9
 8000e48:	46c4      	mov	ip, r8
 8000e4a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4e:	fb09 f804 	mul.w	r8, r9, r4
 8000e52:	e7c4      	b.n	8000dde <__udivmoddi4+0x282>

08000e54 <__aeabi_idiv0>:
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop

08000e58 <ILI9341_Draw_Filled_Rectangle_Coord>:
	
}

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8000e58:	b590      	push	{r4, r7, lr}
 8000e5a:	b089      	sub	sp, #36	@ 0x24
 8000e5c:	af02      	add	r7, sp, #8
 8000e5e:	4604      	mov	r4, r0
 8000e60:	4608      	mov	r0, r1
 8000e62:	4611      	mov	r1, r2
 8000e64:	461a      	mov	r2, r3
 8000e66:	4623      	mov	r3, r4
 8000e68:	80fb      	strh	r3, [r7, #6]
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	80bb      	strh	r3, [r7, #4]
 8000e6e:	460b      	mov	r3, r1
 8000e70:	807b      	strh	r3, [r7, #2]
 8000e72:	4613      	mov	r3, r2
 8000e74:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8000e82:	2300      	movs	r3, #0
 8000e84:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 8000e92:	887a      	ldrh	r2, [r7, #2]
 8000e94:	88fb      	ldrh	r3, [r7, #6]
 8000e96:	1ad3      	subs	r3, r2, r3
 8000e98:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	da01      	bge.n	8000ea4 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 8000ea8:	883a      	ldrh	r2, [r7, #0]
 8000eaa:	88bb      	ldrh	r3, [r7, #4]
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 8000eb0:	68bb      	ldr	r3, [r7, #8]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	da01      	bge.n	8000eba <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 8000eba:	7cfb      	ldrb	r3, [r7, #19]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d106      	bne.n	8000ece <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 8000ec0:	887a      	ldrh	r2, [r7, #2]
 8000ec2:	88fb      	ldrh	r3, [r7, #6]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 8000ec8:	88fb      	ldrh	r3, [r7, #6]
 8000eca:	823b      	strh	r3, [r7, #16]
 8000ecc:	e005      	b.n	8000eda <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 8000ece:	88fa      	ldrh	r2, [r7, #6]
 8000ed0:	887b      	ldrh	r3, [r7, #2]
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 8000ed6:	887b      	ldrh	r3, [r7, #2]
 8000ed8:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 8000eda:	7cbb      	ldrb	r3, [r7, #18]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d106      	bne.n	8000eee <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 8000ee0:	883a      	ldrh	r2, [r7, #0]
 8000ee2:	88bb      	ldrh	r3, [r7, #4]
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 8000ee8:	88bb      	ldrh	r3, [r7, #4]
 8000eea:	81fb      	strh	r3, [r7, #14]
 8000eec:	e005      	b.n	8000efa <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 8000eee:	88ba      	ldrh	r2, [r7, #4]
 8000ef0:	883b      	ldrh	r3, [r7, #0]
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 8000ef6:	883b      	ldrh	r3, [r7, #0]
 8000ef8:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 8000efa:	8abc      	ldrh	r4, [r7, #20]
 8000efc:	8afa      	ldrh	r2, [r7, #22]
 8000efe:	89f9      	ldrh	r1, [r7, #14]
 8000f00:	8a38      	ldrh	r0, [r7, #16]
 8000f02:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000f04:	9300      	str	r3, [sp, #0]
 8000f06:	4623      	mov	r3, r4
 8000f08:	f000 fc8e 	bl	8001828 <ILI9341_Draw_Rectangle>
}
 8000f0c:	bf00      	nop
 8000f0e:	371c      	adds	r7, #28
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd90      	pop	{r4, r7, pc}

08000f14 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8000f14:	b590      	push	{r4, r7, lr}
 8000f16:	b089      	sub	sp, #36	@ 0x24
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	4604      	mov	r4, r0
 8000f1c:	4608      	mov	r0, r1
 8000f1e:	4611      	mov	r1, r2
 8000f20:	461a      	mov	r2, r3
 8000f22:	4623      	mov	r3, r4
 8000f24:	71fb      	strb	r3, [r7, #7]
 8000f26:	4603      	mov	r3, r0
 8000f28:	71bb      	strb	r3, [r7, #6]
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	717b      	strb	r3, [r7, #5]
 8000f2e:	4613      	mov	r3, r2
 8000f30:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 8000f36:	7dfb      	ldrb	r3, [r7, #23]
 8000f38:	2b1f      	cmp	r3, #31
 8000f3a:	d802      	bhi.n	8000f42 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	71fb      	strb	r3, [r7, #7]
 8000f40:	e002      	b.n	8000f48 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 8000f42:	7dfb      	ldrb	r3, [r7, #23]
 8000f44:	3b20      	subs	r3, #32
 8000f46:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000f48:	2300      	movs	r3, #0
 8000f4a:	753b      	strb	r3, [r7, #20]
 8000f4c:	e012      	b.n	8000f74 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8000f4e:	7dfa      	ldrb	r2, [r7, #23]
 8000f50:	7d38      	ldrb	r0, [r7, #20]
 8000f52:	7d39      	ldrb	r1, [r7, #20]
 8000f54:	4c3b      	ldr	r4, [pc, #236]	@ (8001044 <ILI9341_Draw_Char+0x130>)
 8000f56:	4613      	mov	r3, r2
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	4413      	add	r3, r2
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	4423      	add	r3, r4
 8000f60:	4403      	add	r3, r0
 8000f62:	781a      	ldrb	r2, [r3, #0]
 8000f64:	f101 0318 	add.w	r3, r1, #24
 8000f68:	443b      	add	r3, r7
 8000f6a:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000f6e:	7d3b      	ldrb	r3, [r7, #20]
 8000f70:	3301      	adds	r3, #1
 8000f72:	753b      	strb	r3, [r7, #20]
 8000f74:	7d3b      	ldrb	r3, [r7, #20]
 8000f76:	2b05      	cmp	r3, #5
 8000f78:	d9e9      	bls.n	8000f4e <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8000f7a:	79bb      	ldrb	r3, [r7, #6]
 8000f7c:	b298      	uxth	r0, r3
 8000f7e:	797b      	ldrb	r3, [r7, #5]
 8000f80:	b299      	uxth	r1, r3
 8000f82:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000f84:	461a      	mov	r2, r3
 8000f86:	0052      	lsls	r2, r2, #1
 8000f88:	4413      	add	r3, r2
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	b29a      	uxth	r2, r3
 8000f8e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	b29c      	uxth	r4, r3
 8000f94:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000f96:	9300      	str	r3, [sp, #0]
 8000f98:	4623      	mov	r3, r4
 8000f9a:	f000 fc45 	bl	8001828 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	757b      	strb	r3, [r7, #21]
 8000fa2:	e047      	b.n	8001034 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	75bb      	strb	r3, [r7, #22]
 8000fa8:	e03e      	b.n	8001028 <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 8000faa:	7d7b      	ldrb	r3, [r7, #21]
 8000fac:	3318      	adds	r3, #24
 8000fae:	443b      	add	r3, r7
 8000fb0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	7dbb      	ldrb	r3, [r7, #22]
 8000fb8:	fa42 f303 	asr.w	r3, r2, r3
 8000fbc:	f003 0301 	and.w	r3, r3, #1
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d02e      	beq.n	8001022 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8000fc4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d110      	bne.n	8000fec <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8000fca:	79bb      	ldrb	r3, [r7, #6]
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	7d7b      	ldrb	r3, [r7, #21]
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	4413      	add	r3, r2
 8000fd4:	b298      	uxth	r0, r3
 8000fd6:	797b      	ldrb	r3, [r7, #5]
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	7dbb      	ldrb	r3, [r7, #22]
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	4413      	add	r3, r2
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	887a      	ldrh	r2, [r7, #2]
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f000 fb55 	bl	8001694 <ILI9341_Draw_Pixel>
 8000fea:	e01a      	b.n	8001022 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8000fec:	79bb      	ldrb	r3, [r7, #6]
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	7d7b      	ldrb	r3, [r7, #21]
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8000ff6:	fb11 f303 	smulbb	r3, r1, r3
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	4413      	add	r3, r2
 8000ffe:	b298      	uxth	r0, r3
 8001000:	797b      	ldrb	r3, [r7, #5]
 8001002:	b29a      	uxth	r2, r3
 8001004:	7dbb      	ldrb	r3, [r7, #22]
 8001006:	b29b      	uxth	r3, r3
 8001008:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800100a:	fb11 f303 	smulbb	r3, r1, r3
 800100e:	b29b      	uxth	r3, r3
 8001010:	4413      	add	r3, r2
 8001012:	b299      	uxth	r1, r3
 8001014:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 8001016:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001018:	887b      	ldrh	r3, [r7, #2]
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	4623      	mov	r3, r4
 800101e:	f000 fc03 	bl	8001828 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001022:	7dbb      	ldrb	r3, [r7, #22]
 8001024:	3301      	adds	r3, #1
 8001026:	75bb      	strb	r3, [r7, #22]
 8001028:	7dbb      	ldrb	r3, [r7, #22]
 800102a:	2b07      	cmp	r3, #7
 800102c:	d9bd      	bls.n	8000faa <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 800102e:	7d7b      	ldrb	r3, [r7, #21]
 8001030:	3301      	adds	r3, #1
 8001032:	757b      	strb	r3, [r7, #21]
 8001034:	7d7b      	ldrb	r3, [r7, #21]
 8001036:	2b05      	cmp	r3, #5
 8001038:	d9b4      	bls.n	8000fa4 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 800103a:	bf00      	nop
 800103c:	bf00      	nop
 800103e:	371c      	adds	r7, #28
 8001040:	46bd      	mov	sp, r7
 8001042:	bd90      	pop	{r4, r7, pc}
 8001044:	0800920c 	.word	0x0800920c

08001048 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8001048:	b590      	push	{r4, r7, lr}
 800104a:	b085      	sub	sp, #20
 800104c:	af02      	add	r7, sp, #8
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	4608      	mov	r0, r1
 8001052:	4611      	mov	r1, r2
 8001054:	461a      	mov	r2, r3
 8001056:	4603      	mov	r3, r0
 8001058:	70fb      	strb	r3, [r7, #3]
 800105a:	460b      	mov	r3, r1
 800105c:	70bb      	strb	r3, [r7, #2]
 800105e:	4613      	mov	r3, r2
 8001060:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8001062:	e017      	b.n	8001094 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	1c5a      	adds	r2, r3, #1
 8001068:	607a      	str	r2, [r7, #4]
 800106a:	7818      	ldrb	r0, [r3, #0]
 800106c:	883c      	ldrh	r4, [r7, #0]
 800106e:	78ba      	ldrb	r2, [r7, #2]
 8001070:	78f9      	ldrb	r1, [r7, #3]
 8001072:	8bbb      	ldrh	r3, [r7, #28]
 8001074:	9301      	str	r3, [sp, #4]
 8001076:	8b3b      	ldrh	r3, [r7, #24]
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	4623      	mov	r3, r4
 800107c:	f7ff ff4a 	bl	8000f14 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8001080:	8b3b      	ldrh	r3, [r7, #24]
 8001082:	b2db      	uxtb	r3, r3
 8001084:	461a      	mov	r2, r3
 8001086:	0052      	lsls	r2, r2, #1
 8001088:	4413      	add	r3, r2
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	b2da      	uxtb	r2, r3
 800108e:	78fb      	ldrb	r3, [r7, #3]
 8001090:	4413      	add	r3, r2
 8001092:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d1e3      	bne.n	8001064 <ILI9341_Draw_Text+0x1c>
    }
}
 800109c:	bf00      	nop
 800109e:	bf00      	nop
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd90      	pop	{r4, r7, pc}
	...

080010a8 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80010ac:	2200      	movs	r2, #0
 80010ae:	2101      	movs	r1, #1
 80010b0:	4802      	ldr	r0, [pc, #8]	@ (80010bc <ILI9341_SPI_Init+0x14>)
 80010b2:	f002 f9ed 	bl	8003490 <HAL_GPIO_WritePin>
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40021800 	.word	0x40021800

080010c0 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80010ca:	1df9      	adds	r1, r7, #7
 80010cc:	2301      	movs	r3, #1
 80010ce:	2201      	movs	r2, #1
 80010d0:	4803      	ldr	r0, [pc, #12]	@ (80010e0 <ILI9341_SPI_Send+0x20>)
 80010d2:	f003 f840 	bl	8004156 <HAL_SPI_Transmit>
}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000258 	.word	0x20000258

080010e4 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2101      	movs	r1, #1
 80010f2:	480a      	ldr	r0, [pc, #40]	@ (800111c <ILI9341_Write_Command+0x38>)
 80010f4:	f002 f9cc 	bl	8003490 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80010f8:	2200      	movs	r2, #0
 80010fa:	2101      	movs	r1, #1
 80010fc:	4808      	ldr	r0, [pc, #32]	@ (8001120 <ILI9341_Write_Command+0x3c>)
 80010fe:	f002 f9c7 	bl	8003490 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff ffdb 	bl	80010c0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800110a:	2201      	movs	r2, #1
 800110c:	2101      	movs	r1, #1
 800110e:	4803      	ldr	r0, [pc, #12]	@ (800111c <ILI9341_Write_Command+0x38>)
 8001110:	f002 f9be 	bl	8003490 <HAL_GPIO_WritePin>
}
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40021800 	.word	0x40021800
 8001120:	40020c00 	.word	0x40020c00

08001124 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800112e:	2201      	movs	r2, #1
 8001130:	2101      	movs	r1, #1
 8001132:	480a      	ldr	r0, [pc, #40]	@ (800115c <ILI9341_Write_Data+0x38>)
 8001134:	f002 f9ac 	bl	8003490 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001138:	2200      	movs	r2, #0
 800113a:	2101      	movs	r1, #1
 800113c:	4808      	ldr	r0, [pc, #32]	@ (8001160 <ILI9341_Write_Data+0x3c>)
 800113e:	f002 f9a7 	bl	8003490 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff ffbb 	bl	80010c0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800114a:	2201      	movs	r2, #1
 800114c:	2101      	movs	r1, #1
 800114e:	4804      	ldr	r0, [pc, #16]	@ (8001160 <ILI9341_Write_Data+0x3c>)
 8001150:	f002 f99e 	bl	8003490 <HAL_GPIO_WritePin>
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40020c00 	.word	0x40020c00
 8001160:	40021800 	.word	0x40021800

08001164 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8001164:	b590      	push	{r4, r7, lr}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	4604      	mov	r4, r0
 800116c:	4608      	mov	r0, r1
 800116e:	4611      	mov	r1, r2
 8001170:	461a      	mov	r2, r3
 8001172:	4623      	mov	r3, r4
 8001174:	80fb      	strh	r3, [r7, #6]
 8001176:	4603      	mov	r3, r0
 8001178:	80bb      	strh	r3, [r7, #4]
 800117a:	460b      	mov	r3, r1
 800117c:	807b      	strh	r3, [r7, #2]
 800117e:	4613      	mov	r3, r2
 8001180:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8001182:	202a      	movs	r0, #42	@ 0x2a
 8001184:	f7ff ffae 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8001188:	88fb      	ldrh	r3, [r7, #6]
 800118a:	0a1b      	lsrs	r3, r3, #8
 800118c:	b29b      	uxth	r3, r3
 800118e:	b2db      	uxtb	r3, r3
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ffc7 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8001196:	88fb      	ldrh	r3, [r7, #6]
 8001198:	b2db      	uxtb	r3, r3
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff ffc2 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80011a0:	887b      	ldrh	r3, [r7, #2]
 80011a2:	0a1b      	lsrs	r3, r3, #8
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff ffbb 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80011ae:	887b      	ldrh	r3, [r7, #2]
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff ffb6 	bl	8001124 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80011b8:	202b      	movs	r0, #43	@ 0x2b
 80011ba:	f7ff ff93 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80011be:	88bb      	ldrh	r3, [r7, #4]
 80011c0:	0a1b      	lsrs	r3, r3, #8
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff ffac 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80011cc:	88bb      	ldrh	r3, [r7, #4]
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff ffa7 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80011d6:	883b      	ldrh	r3, [r7, #0]
 80011d8:	0a1b      	lsrs	r3, r3, #8
 80011da:	b29b      	uxth	r3, r3
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff ffa0 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80011e4:	883b      	ldrh	r3, [r7, #0]
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff ff9b 	bl	8001124 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80011ee:	202c      	movs	r0, #44	@ 0x2c
 80011f0:	f7ff ff78 	bl	80010e4 <ILI9341_Write_Command>
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd90      	pop	{r4, r7, pc}

080011fc <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8001200:	2200      	movs	r2, #0
 8001202:	2102      	movs	r1, #2
 8001204:	480a      	ldr	r0, [pc, #40]	@ (8001230 <ILI9341_Reset+0x34>)
 8001206:	f002 f943 	bl	8003490 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800120a:	20c8      	movs	r0, #200	@ 0xc8
 800120c:	f001 fb0e 	bl	800282c <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001210:	2200      	movs	r2, #0
 8001212:	2101      	movs	r1, #1
 8001214:	4807      	ldr	r0, [pc, #28]	@ (8001234 <ILI9341_Reset+0x38>)
 8001216:	f002 f93b 	bl	8003490 <HAL_GPIO_WritePin>
HAL_Delay(200);
 800121a:	20c8      	movs	r0, #200	@ 0xc8
 800121c:	f001 fb06 	bl	800282c <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8001220:	2201      	movs	r2, #1
 8001222:	2102      	movs	r1, #2
 8001224:	4802      	ldr	r0, [pc, #8]	@ (8001230 <ILI9341_Reset+0x34>)
 8001226:	f002 f933 	bl	8003490 <HAL_GPIO_WritePin>
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40020c00 	.word	0x40020c00
 8001234:	40021800 	.word	0x40021800

08001238 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8001242:	79fb      	ldrb	r3, [r7, #7]
 8001244:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8001246:	2036      	movs	r0, #54	@ 0x36
 8001248:	f7ff ff4c 	bl	80010e4 <ILI9341_Write_Command>
HAL_Delay(1);
 800124c:	2001      	movs	r0, #1
 800124e:	f001 faed 	bl	800282c <HAL_Delay>
	
switch(screen_rotation) 
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	2b03      	cmp	r3, #3
 8001256:	d837      	bhi.n	80012c8 <ILI9341_Set_Rotation+0x90>
 8001258:	a201      	add	r2, pc, #4	@ (adr r2, 8001260 <ILI9341_Set_Rotation+0x28>)
 800125a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800125e:	bf00      	nop
 8001260:	08001271 	.word	0x08001271
 8001264:	08001287 	.word	0x08001287
 8001268:	0800129d 	.word	0x0800129d
 800126c:	080012b3 	.word	0x080012b3
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8001270:	2048      	movs	r0, #72	@ 0x48
 8001272:	f7ff ff57 	bl	8001124 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8001276:	4b17      	ldr	r3, [pc, #92]	@ (80012d4 <ILI9341_Set_Rotation+0x9c>)
 8001278:	22f0      	movs	r2, #240	@ 0xf0
 800127a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800127c:	4b16      	ldr	r3, [pc, #88]	@ (80012d8 <ILI9341_Set_Rotation+0xa0>)
 800127e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001282:	801a      	strh	r2, [r3, #0]
			break;
 8001284:	e021      	b.n	80012ca <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8001286:	2028      	movs	r0, #40	@ 0x28
 8001288:	f7ff ff4c 	bl	8001124 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 800128c:	4b11      	ldr	r3, [pc, #68]	@ (80012d4 <ILI9341_Set_Rotation+0x9c>)
 800128e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001292:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001294:	4b10      	ldr	r3, [pc, #64]	@ (80012d8 <ILI9341_Set_Rotation+0xa0>)
 8001296:	22f0      	movs	r2, #240	@ 0xf0
 8001298:	801a      	strh	r2, [r3, #0]
			break;
 800129a:	e016      	b.n	80012ca <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 800129c:	2088      	movs	r0, #136	@ 0x88
 800129e:	f7ff ff41 	bl	8001124 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80012a2:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <ILI9341_Set_Rotation+0x9c>)
 80012a4:	22f0      	movs	r2, #240	@ 0xf0
 80012a6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80012a8:	4b0b      	ldr	r3, [pc, #44]	@ (80012d8 <ILI9341_Set_Rotation+0xa0>)
 80012aa:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80012ae:	801a      	strh	r2, [r3, #0]
			break;
 80012b0:	e00b      	b.n	80012ca <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80012b2:	20e8      	movs	r0, #232	@ 0xe8
 80012b4:	f7ff ff36 	bl	8001124 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80012b8:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <ILI9341_Set_Rotation+0x9c>)
 80012ba:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80012be:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80012c0:	4b05      	ldr	r3, [pc, #20]	@ (80012d8 <ILI9341_Set_Rotation+0xa0>)
 80012c2:	22f0      	movs	r2, #240	@ 0xf0
 80012c4:	801a      	strh	r2, [r3, #0]
			break;
 80012c6:	e000      	b.n	80012ca <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80012c8:	bf00      	nop
	}
}
 80012ca:	bf00      	nop
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000002 	.word	0x20000002
 80012d8:	20000000 	.word	0x20000000

080012dc <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80012e0:	2201      	movs	r2, #1
 80012e2:	2102      	movs	r1, #2
 80012e4:	4802      	ldr	r0, [pc, #8]	@ (80012f0 <ILI9341_Enable+0x14>)
 80012e6:	f002 f8d3 	bl	8003490 <HAL_GPIO_WritePin>
}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40020c00 	.word	0x40020c00

080012f4 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0

ILI9341_Enable();
 80012f8:	f7ff fff0 	bl	80012dc <ILI9341_Enable>
ILI9341_SPI_Init();
 80012fc:	f7ff fed4 	bl	80010a8 <ILI9341_SPI_Init>
ILI9341_Reset();
 8001300:	f7ff ff7c 	bl	80011fc <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8001304:	2001      	movs	r0, #1
 8001306:	f7ff feed 	bl	80010e4 <ILI9341_Write_Command>
HAL_Delay(1000);
 800130a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800130e:	f001 fa8d 	bl	800282c <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8001312:	20cb      	movs	r0, #203	@ 0xcb
 8001314:	f7ff fee6 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8001318:	2039      	movs	r0, #57	@ 0x39
 800131a:	f7ff ff03 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 800131e:	202c      	movs	r0, #44	@ 0x2c
 8001320:	f7ff ff00 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001324:	2000      	movs	r0, #0
 8001326:	f7ff fefd 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 800132a:	2034      	movs	r0, #52	@ 0x34
 800132c:	f7ff fefa 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8001330:	2002      	movs	r0, #2
 8001332:	f7ff fef7 	bl	8001124 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8001336:	20cf      	movs	r0, #207	@ 0xcf
 8001338:	f7ff fed4 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800133c:	2000      	movs	r0, #0
 800133e:	f7ff fef1 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001342:	20c1      	movs	r0, #193	@ 0xc1
 8001344:	f7ff feee 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8001348:	2030      	movs	r0, #48	@ 0x30
 800134a:	f7ff feeb 	bl	8001124 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 800134e:	20e8      	movs	r0, #232	@ 0xe8
 8001350:	f7ff fec8 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8001354:	2085      	movs	r0, #133	@ 0x85
 8001356:	f7ff fee5 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800135a:	2000      	movs	r0, #0
 800135c:	f7ff fee2 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8001360:	2078      	movs	r0, #120	@ 0x78
 8001362:	f7ff fedf 	bl	8001124 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8001366:	20ea      	movs	r0, #234	@ 0xea
 8001368:	f7ff febc 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800136c:	2000      	movs	r0, #0
 800136e:	f7ff fed9 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001372:	2000      	movs	r0, #0
 8001374:	f7ff fed6 	bl	8001124 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8001378:	20ed      	movs	r0, #237	@ 0xed
 800137a:	f7ff feb3 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 800137e:	2064      	movs	r0, #100	@ 0x64
 8001380:	f7ff fed0 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001384:	2003      	movs	r0, #3
 8001386:	f7ff fecd 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 800138a:	2012      	movs	r0, #18
 800138c:	f7ff feca 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8001390:	2081      	movs	r0, #129	@ 0x81
 8001392:	f7ff fec7 	bl	8001124 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8001396:	20f7      	movs	r0, #247	@ 0xf7
 8001398:	f7ff fea4 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 800139c:	2020      	movs	r0, #32
 800139e:	f7ff fec1 	bl	8001124 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 80013a2:	20c0      	movs	r0, #192	@ 0xc0
 80013a4:	f7ff fe9e 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 80013a8:	2023      	movs	r0, #35	@ 0x23
 80013aa:	f7ff febb 	bl	8001124 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80013ae:	20c1      	movs	r0, #193	@ 0xc1
 80013b0:	f7ff fe98 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 80013b4:	2010      	movs	r0, #16
 80013b6:	f7ff feb5 	bl	8001124 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 80013ba:	20c5      	movs	r0, #197	@ 0xc5
 80013bc:	f7ff fe92 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 80013c0:	203e      	movs	r0, #62	@ 0x3e
 80013c2:	f7ff feaf 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80013c6:	2028      	movs	r0, #40	@ 0x28
 80013c8:	f7ff feac 	bl	8001124 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80013cc:	20c7      	movs	r0, #199	@ 0xc7
 80013ce:	f7ff fe89 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 80013d2:	2086      	movs	r0, #134	@ 0x86
 80013d4:	f7ff fea6 	bl	8001124 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80013d8:	2036      	movs	r0, #54	@ 0x36
 80013da:	f7ff fe83 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80013de:	2048      	movs	r0, #72	@ 0x48
 80013e0:	f7ff fea0 	bl	8001124 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 80013e4:	203a      	movs	r0, #58	@ 0x3a
 80013e6:	f7ff fe7d 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 80013ea:	2055      	movs	r0, #85	@ 0x55
 80013ec:	f7ff fe9a 	bl	8001124 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 80013f0:	20b1      	movs	r0, #177	@ 0xb1
 80013f2:	f7ff fe77 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80013f6:	2000      	movs	r0, #0
 80013f8:	f7ff fe94 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 80013fc:	2018      	movs	r0, #24
 80013fe:	f7ff fe91 	bl	8001124 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8001402:	20b6      	movs	r0, #182	@ 0xb6
 8001404:	f7ff fe6e 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8001408:	2008      	movs	r0, #8
 800140a:	f7ff fe8b 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 800140e:	2082      	movs	r0, #130	@ 0x82
 8001410:	f7ff fe88 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8001414:	2027      	movs	r0, #39	@ 0x27
 8001416:	f7ff fe85 	bl	8001124 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 800141a:	20f2      	movs	r0, #242	@ 0xf2
 800141c:	f7ff fe62 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001420:	2000      	movs	r0, #0
 8001422:	f7ff fe7f 	bl	8001124 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8001426:	2026      	movs	r0, #38	@ 0x26
 8001428:	f7ff fe5c 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 800142c:	2001      	movs	r0, #1
 800142e:	f7ff fe79 	bl	8001124 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8001432:	20e0      	movs	r0, #224	@ 0xe0
 8001434:	f7ff fe56 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8001438:	200f      	movs	r0, #15
 800143a:	f7ff fe73 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 800143e:	2031      	movs	r0, #49	@ 0x31
 8001440:	f7ff fe70 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8001444:	202b      	movs	r0, #43	@ 0x2b
 8001446:	f7ff fe6d 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 800144a:	200c      	movs	r0, #12
 800144c:	f7ff fe6a 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001450:	200e      	movs	r0, #14
 8001452:	f7ff fe67 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001456:	2008      	movs	r0, #8
 8001458:	f7ff fe64 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 800145c:	204e      	movs	r0, #78	@ 0x4e
 800145e:	f7ff fe61 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8001462:	20f1      	movs	r0, #241	@ 0xf1
 8001464:	f7ff fe5e 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8001468:	2037      	movs	r0, #55	@ 0x37
 800146a:	f7ff fe5b 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 800146e:	2007      	movs	r0, #7
 8001470:	f7ff fe58 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8001474:	2010      	movs	r0, #16
 8001476:	f7ff fe55 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 800147a:	2003      	movs	r0, #3
 800147c:	f7ff fe52 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001480:	200e      	movs	r0, #14
 8001482:	f7ff fe4f 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8001486:	2009      	movs	r0, #9
 8001488:	f7ff fe4c 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800148c:	2000      	movs	r0, #0
 800148e:	f7ff fe49 	bl	8001124 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8001492:	20e1      	movs	r0, #225	@ 0xe1
 8001494:	f7ff fe26 	bl	80010e4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001498:	2000      	movs	r0, #0
 800149a:	f7ff fe43 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 800149e:	200e      	movs	r0, #14
 80014a0:	f7ff fe40 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 80014a4:	2014      	movs	r0, #20
 80014a6:	f7ff fe3d 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80014aa:	2003      	movs	r0, #3
 80014ac:	f7ff fe3a 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 80014b0:	2011      	movs	r0, #17
 80014b2:	f7ff fe37 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 80014b6:	2007      	movs	r0, #7
 80014b8:	f7ff fe34 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80014bc:	2031      	movs	r0, #49	@ 0x31
 80014be:	f7ff fe31 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80014c2:	20c1      	movs	r0, #193	@ 0xc1
 80014c4:	f7ff fe2e 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 80014c8:	2048      	movs	r0, #72	@ 0x48
 80014ca:	f7ff fe2b 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80014ce:	2008      	movs	r0, #8
 80014d0:	f7ff fe28 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80014d4:	200f      	movs	r0, #15
 80014d6:	f7ff fe25 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 80014da:	200c      	movs	r0, #12
 80014dc:	f7ff fe22 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80014e0:	2031      	movs	r0, #49	@ 0x31
 80014e2:	f7ff fe1f 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 80014e6:	2036      	movs	r0, #54	@ 0x36
 80014e8:	f7ff fe1c 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80014ec:	200f      	movs	r0, #15
 80014ee:	f7ff fe19 	bl	8001124 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 80014f2:	2011      	movs	r0, #17
 80014f4:	f7ff fdf6 	bl	80010e4 <ILI9341_Write_Command>
HAL_Delay(120);
 80014f8:	2078      	movs	r0, #120	@ 0x78
 80014fa:	f001 f997 	bl	800282c <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 80014fe:	2029      	movs	r0, #41	@ 0x29
 8001500:	f7ff fdf0 	bl	80010e4 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8001504:	2000      	movs	r0, #0
 8001506:	f7ff fe97 	bl	8001238 <ILI9341_Set_Rotation>
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001510:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001514:	b08d      	sub	sp, #52	@ 0x34
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	6039      	str	r1, [r7, #0]
 800151c:	80fb      	strh	r3, [r7, #6]
 800151e:	466b      	mov	r3, sp
 8001520:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800152e:	d202      	bcs.n	8001536 <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001534:	e002      	b.n	800153c <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001536:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800153a:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800153c:	2201      	movs	r2, #1
 800153e:	2101      	movs	r1, #1
 8001540:	483e      	ldr	r0, [pc, #248]	@ (800163c <ILI9341_Draw_Colour_Burst+0x12c>)
 8001542:	f001 ffa5 	bl	8003490 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001546:	2200      	movs	r2, #0
 8001548:	2101      	movs	r1, #1
 800154a:	483d      	ldr	r0, [pc, #244]	@ (8001640 <ILI9341_Draw_Colour_Burst+0x130>)
 800154c:	f001 ffa0 	bl	8003490 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8001550:	88fb      	ldrh	r3, [r7, #6]
 8001552:	0a1b      	lsrs	r3, r3, #8
 8001554:	b29b      	uxth	r3, r3
 8001556:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 800155a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800155c:	460b      	mov	r3, r1
 800155e:	3b01      	subs	r3, #1
 8001560:	61fb      	str	r3, [r7, #28]
 8001562:	2300      	movs	r3, #0
 8001564:	4688      	mov	r8, r1
 8001566:	4699      	mov	r9, r3
 8001568:	f04f 0200 	mov.w	r2, #0
 800156c:	f04f 0300 	mov.w	r3, #0
 8001570:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001574:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001578:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800157c:	2300      	movs	r3, #0
 800157e:	460c      	mov	r4, r1
 8001580:	461d      	mov	r5, r3
 8001582:	f04f 0200 	mov.w	r2, #0
 8001586:	f04f 0300 	mov.w	r3, #0
 800158a:	00eb      	lsls	r3, r5, #3
 800158c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001590:	00e2      	lsls	r2, r4, #3
 8001592:	1dcb      	adds	r3, r1, #7
 8001594:	08db      	lsrs	r3, r3, #3
 8001596:	00db      	lsls	r3, r3, #3
 8001598:	ebad 0d03 	sub.w	sp, sp, r3
 800159c:	466b      	mov	r3, sp
 800159e:	3300      	adds	r3, #0
 80015a0:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80015a2:	2300      	movs	r3, #0
 80015a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015a6:	e00e      	b.n	80015c6 <ILI9341_Draw_Colour_Burst+0xb6>
	{
		burst_buffer[j] = 	chifted;
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015ac:	4413      	add	r3, r2
 80015ae:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80015b2:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 80015b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015b6:	3301      	adds	r3, #1
 80015b8:	88fa      	ldrh	r2, [r7, #6]
 80015ba:	b2d1      	uxtb	r1, r2
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80015c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015c2:	3302      	adds	r3, #2
 80015c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80015c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80015c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d3ec      	bcc.n	80015a8 <ILI9341_Draw_Colour_Burst+0x98>
	}

uint32_t Sending_Size = Size*2;
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 80015d4:	697a      	ldr	r2, [r7, #20]
 80015d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80015dc:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80015e2:	fbb3 f2f2 	udiv	r2, r3, r2
 80015e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80015e8:	fb01 f202 	mul.w	r2, r1, r2
 80015ec:	1a9b      	subs	r3, r3, r2
 80015ee:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d010      	beq.n	8001618 <ILI9341_Draw_Colour_Burst+0x108>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80015f6:	2300      	movs	r3, #0
 80015f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80015fa:	e009      	b.n	8001610 <ILI9341_Draw_Colour_Burst+0x100>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 80015fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015fe:	b29a      	uxth	r2, r3
 8001600:	230a      	movs	r3, #10
 8001602:	69b9      	ldr	r1, [r7, #24]
 8001604:	480f      	ldr	r0, [pc, #60]	@ (8001644 <ILI9341_Draw_Colour_Burst+0x134>)
 8001606:	f002 fda6 	bl	8004156 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800160a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160c:	3301      	adds	r3, #1
 800160e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001610:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	429a      	cmp	r2, r3
 8001616:	d3f1      	bcc.n	80015fc <ILI9341_Draw_Colour_Burst+0xec>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	b29a      	uxth	r2, r3
 800161c:	230a      	movs	r3, #10
 800161e:	69b9      	ldr	r1, [r7, #24]
 8001620:	4808      	ldr	r0, [pc, #32]	@ (8001644 <ILI9341_Draw_Colour_Burst+0x134>)
 8001622:	f002 fd98 	bl	8004156 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001626:	2201      	movs	r2, #1
 8001628:	2101      	movs	r1, #1
 800162a:	4805      	ldr	r0, [pc, #20]	@ (8001640 <ILI9341_Draw_Colour_Burst+0x130>)
 800162c:	f001 ff30 	bl	8003490 <HAL_GPIO_WritePin>
 8001630:	46b5      	mov	sp, r6
}
 8001632:	bf00      	nop
 8001634:	3734      	adds	r7, #52	@ 0x34
 8001636:	46bd      	mov	sp, r7
 8001638:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800163c:	40020c00 	.word	0x40020c00
 8001640:	40021800 	.word	0x40021800
 8001644:	20000258 	.word	0x20000258

08001648 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8001652:	4b0e      	ldr	r3, [pc, #56]	@ (800168c <ILI9341_Fill_Screen+0x44>)
 8001654:	881b      	ldrh	r3, [r3, #0]
 8001656:	b29a      	uxth	r2, r3
 8001658:	4b0d      	ldr	r3, [pc, #52]	@ (8001690 <ILI9341_Fill_Screen+0x48>)
 800165a:	881b      	ldrh	r3, [r3, #0]
 800165c:	b29b      	uxth	r3, r3
 800165e:	2100      	movs	r1, #0
 8001660:	2000      	movs	r0, #0
 8001662:	f7ff fd7f 	bl	8001164 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8001666:	4b09      	ldr	r3, [pc, #36]	@ (800168c <ILI9341_Fill_Screen+0x44>)
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	b29b      	uxth	r3, r3
 800166c:	461a      	mov	r2, r3
 800166e:	4b08      	ldr	r3, [pc, #32]	@ (8001690 <ILI9341_Fill_Screen+0x48>)
 8001670:	881b      	ldrh	r3, [r3, #0]
 8001672:	b29b      	uxth	r3, r3
 8001674:	fb02 f303 	mul.w	r3, r2, r3
 8001678:	461a      	mov	r2, r3
 800167a:	88fb      	ldrh	r3, [r7, #6]
 800167c:	4611      	mov	r1, r2
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff ff46 	bl	8001510 <ILI9341_Draw_Colour_Burst>
}
 8001684:	bf00      	nop
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	20000002 	.word	0x20000002
 8001690:	20000000 	.word	0x20000000

08001694 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	80fb      	strh	r3, [r7, #6]
 800169e:	460b      	mov	r3, r1
 80016a0:	80bb      	strh	r3, [r7, #4]
 80016a2:	4613      	mov	r3, r2
 80016a4:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80016a6:	4b5b      	ldr	r3, [pc, #364]	@ (8001814 <ILI9341_Draw_Pixel+0x180>)
 80016a8:	881b      	ldrh	r3, [r3, #0]
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	88fa      	ldrh	r2, [r7, #6]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	f080 80ac 	bcs.w	800180c <ILI9341_Draw_Pixel+0x178>
 80016b4:	4b58      	ldr	r3, [pc, #352]	@ (8001818 <ILI9341_Draw_Pixel+0x184>)
 80016b6:	881b      	ldrh	r3, [r3, #0]
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	88ba      	ldrh	r2, [r7, #4]
 80016bc:	429a      	cmp	r2, r3
 80016be:	f080 80a5 	bcs.w	800180c <ILI9341_Draw_Pixel+0x178>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80016c2:	2200      	movs	r2, #0
 80016c4:	2101      	movs	r1, #1
 80016c6:	4855      	ldr	r0, [pc, #340]	@ (800181c <ILI9341_Draw_Pixel+0x188>)
 80016c8:	f001 fee2 	bl	8003490 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2101      	movs	r1, #1
 80016d0:	4853      	ldr	r0, [pc, #332]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80016d2:	f001 fedd 	bl	8003490 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 80016d6:	202a      	movs	r0, #42	@ 0x2a
 80016d8:	f7ff fcf2 	bl	80010c0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80016dc:	2201      	movs	r2, #1
 80016de:	2101      	movs	r1, #1
 80016e0:	484e      	ldr	r0, [pc, #312]	@ (800181c <ILI9341_Draw_Pixel+0x188>)
 80016e2:	f001 fed5 	bl	8003490 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80016e6:	2201      	movs	r2, #1
 80016e8:	2101      	movs	r1, #1
 80016ea:	484d      	ldr	r0, [pc, #308]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80016ec:	f001 fed0 	bl	8003490 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80016f0:	2200      	movs	r2, #0
 80016f2:	2101      	movs	r1, #1
 80016f4:	484a      	ldr	r0, [pc, #296]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80016f6:	f001 fecb 	bl	8003490 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	0a1b      	lsrs	r3, r3, #8
 80016fe:	b29b      	uxth	r3, r3
 8001700:	b2db      	uxtb	r3, r3
 8001702:	753b      	strb	r3, [r7, #20]
 8001704:	88fb      	ldrh	r3, [r7, #6]
 8001706:	b2db      	uxtb	r3, r3
 8001708:	757b      	strb	r3, [r7, #21]
 800170a:	88fb      	ldrh	r3, [r7, #6]
 800170c:	3301      	adds	r3, #1
 800170e:	121b      	asrs	r3, r3, #8
 8001710:	b2db      	uxtb	r3, r3
 8001712:	75bb      	strb	r3, [r7, #22]
 8001714:	88fb      	ldrh	r3, [r7, #6]
 8001716:	b2db      	uxtb	r3, r3
 8001718:	3301      	adds	r3, #1
 800171a:	b2db      	uxtb	r3, r3
 800171c:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 800171e:	f107 0114 	add.w	r1, r7, #20
 8001722:	2301      	movs	r3, #1
 8001724:	2204      	movs	r2, #4
 8001726:	483f      	ldr	r0, [pc, #252]	@ (8001824 <ILI9341_Draw_Pixel+0x190>)
 8001728:	f002 fd15 	bl	8004156 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800172c:	2201      	movs	r2, #1
 800172e:	2101      	movs	r1, #1
 8001730:	483b      	ldr	r0, [pc, #236]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 8001732:	f001 fead 	bl	8003490 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001736:	2200      	movs	r2, #0
 8001738:	2101      	movs	r1, #1
 800173a:	4838      	ldr	r0, [pc, #224]	@ (800181c <ILI9341_Draw_Pixel+0x188>)
 800173c:	f001 fea8 	bl	8003490 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001740:	2200      	movs	r2, #0
 8001742:	2101      	movs	r1, #1
 8001744:	4836      	ldr	r0, [pc, #216]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 8001746:	f001 fea3 	bl	8003490 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 800174a:	202b      	movs	r0, #43	@ 0x2b
 800174c:	f7ff fcb8 	bl	80010c0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8001750:	2201      	movs	r2, #1
 8001752:	2101      	movs	r1, #1
 8001754:	4831      	ldr	r0, [pc, #196]	@ (800181c <ILI9341_Draw_Pixel+0x188>)
 8001756:	f001 fe9b 	bl	8003490 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 800175a:	2201      	movs	r2, #1
 800175c:	2101      	movs	r1, #1
 800175e:	4830      	ldr	r0, [pc, #192]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 8001760:	f001 fe96 	bl	8003490 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001764:	2200      	movs	r2, #0
 8001766:	2101      	movs	r1, #1
 8001768:	482d      	ldr	r0, [pc, #180]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 800176a:	f001 fe91 	bl	8003490 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 800176e:	88bb      	ldrh	r3, [r7, #4]
 8001770:	0a1b      	lsrs	r3, r3, #8
 8001772:	b29b      	uxth	r3, r3
 8001774:	b2db      	uxtb	r3, r3
 8001776:	743b      	strb	r3, [r7, #16]
 8001778:	88bb      	ldrh	r3, [r7, #4]
 800177a:	b2db      	uxtb	r3, r3
 800177c:	747b      	strb	r3, [r7, #17]
 800177e:	88bb      	ldrh	r3, [r7, #4]
 8001780:	3301      	adds	r3, #1
 8001782:	121b      	asrs	r3, r3, #8
 8001784:	b2db      	uxtb	r3, r3
 8001786:	74bb      	strb	r3, [r7, #18]
 8001788:	88bb      	ldrh	r3, [r7, #4]
 800178a:	b2db      	uxtb	r3, r3
 800178c:	3301      	adds	r3, #1
 800178e:	b2db      	uxtb	r3, r3
 8001790:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8001792:	f107 0110 	add.w	r1, r7, #16
 8001796:	2301      	movs	r3, #1
 8001798:	2204      	movs	r2, #4
 800179a:	4822      	ldr	r0, [pc, #136]	@ (8001824 <ILI9341_Draw_Pixel+0x190>)
 800179c:	f002 fcdb 	bl	8004156 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80017a0:	2201      	movs	r2, #1
 80017a2:	2101      	movs	r1, #1
 80017a4:	481e      	ldr	r0, [pc, #120]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80017a6:	f001 fe73 	bl	8003490 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80017aa:	2200      	movs	r2, #0
 80017ac:	2101      	movs	r1, #1
 80017ae:	481b      	ldr	r0, [pc, #108]	@ (800181c <ILI9341_Draw_Pixel+0x188>)
 80017b0:	f001 fe6e 	bl	8003490 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80017b4:	2200      	movs	r2, #0
 80017b6:	2101      	movs	r1, #1
 80017b8:	4819      	ldr	r0, [pc, #100]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80017ba:	f001 fe69 	bl	8003490 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 80017be:	202c      	movs	r0, #44	@ 0x2c
 80017c0:	f7ff fc7e 	bl	80010c0 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 80017c4:	2201      	movs	r2, #1
 80017c6:	2101      	movs	r1, #1
 80017c8:	4814      	ldr	r0, [pc, #80]	@ (800181c <ILI9341_Draw_Pixel+0x188>)
 80017ca:	f001 fe61 	bl	8003490 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 80017ce:	2201      	movs	r2, #1
 80017d0:	2101      	movs	r1, #1
 80017d2:	4813      	ldr	r0, [pc, #76]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80017d4:	f001 fe5c 	bl	8003490 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80017d8:	2200      	movs	r2, #0
 80017da:	2101      	movs	r1, #1
 80017dc:	4810      	ldr	r0, [pc, #64]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 80017de:	f001 fe57 	bl	8003490 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 80017e2:	887b      	ldrh	r3, [r7, #2]
 80017e4:	0a1b      	lsrs	r3, r3, #8
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	733b      	strb	r3, [r7, #12]
 80017ec:	887b      	ldrh	r3, [r7, #2]
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 80017f2:	f107 010c 	add.w	r1, r7, #12
 80017f6:	2301      	movs	r3, #1
 80017f8:	2202      	movs	r2, #2
 80017fa:	480a      	ldr	r0, [pc, #40]	@ (8001824 <ILI9341_Draw_Pixel+0x190>)
 80017fc:	f002 fcab 	bl	8004156 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001800:	2201      	movs	r2, #1
 8001802:	2101      	movs	r1, #1
 8001804:	4806      	ldr	r0, [pc, #24]	@ (8001820 <ILI9341_Draw_Pixel+0x18c>)
 8001806:	f001 fe43 	bl	8003490 <HAL_GPIO_WritePin>
 800180a:	e000      	b.n	800180e <ILI9341_Draw_Pixel+0x17a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800180c:	bf00      	nop
	
}
 800180e:	3718      	adds	r7, #24
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000002 	.word	0x20000002
 8001818:	20000000 	.word	0x20000000
 800181c:	40020c00 	.word	0x40020c00
 8001820:	40021800 	.word	0x40021800
 8001824:	20000258 	.word	0x20000258

08001828 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8001828:	b590      	push	{r4, r7, lr}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4604      	mov	r4, r0
 8001830:	4608      	mov	r0, r1
 8001832:	4611      	mov	r1, r2
 8001834:	461a      	mov	r2, r3
 8001836:	4623      	mov	r3, r4
 8001838:	80fb      	strh	r3, [r7, #6]
 800183a:	4603      	mov	r3, r0
 800183c:	80bb      	strh	r3, [r7, #4]
 800183e:	460b      	mov	r3, r1
 8001840:	807b      	strh	r3, [r7, #2]
 8001842:	4613      	mov	r3, r2
 8001844:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001846:	4b24      	ldr	r3, [pc, #144]	@ (80018d8 <ILI9341_Draw_Rectangle+0xb0>)
 8001848:	881b      	ldrh	r3, [r3, #0]
 800184a:	b29b      	uxth	r3, r3
 800184c:	88fa      	ldrh	r2, [r7, #6]
 800184e:	429a      	cmp	r2, r3
 8001850:	d23d      	bcs.n	80018ce <ILI9341_Draw_Rectangle+0xa6>
 8001852:	4b22      	ldr	r3, [pc, #136]	@ (80018dc <ILI9341_Draw_Rectangle+0xb4>)
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	b29b      	uxth	r3, r3
 8001858:	88ba      	ldrh	r2, [r7, #4]
 800185a:	429a      	cmp	r2, r3
 800185c:	d237      	bcs.n	80018ce <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 800185e:	88fa      	ldrh	r2, [r7, #6]
 8001860:	887b      	ldrh	r3, [r7, #2]
 8001862:	4413      	add	r3, r2
 8001864:	4a1c      	ldr	r2, [pc, #112]	@ (80018d8 <ILI9341_Draw_Rectangle+0xb0>)
 8001866:	8812      	ldrh	r2, [r2, #0]
 8001868:	b292      	uxth	r2, r2
 800186a:	4293      	cmp	r3, r2
 800186c:	dd05      	ble.n	800187a <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 800186e:	4b1a      	ldr	r3, [pc, #104]	@ (80018d8 <ILI9341_Draw_Rectangle+0xb0>)
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	b29a      	uxth	r2, r3
 8001874:	88fb      	ldrh	r3, [r7, #6]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 800187a:	88ba      	ldrh	r2, [r7, #4]
 800187c:	883b      	ldrh	r3, [r7, #0]
 800187e:	4413      	add	r3, r2
 8001880:	4a16      	ldr	r2, [pc, #88]	@ (80018dc <ILI9341_Draw_Rectangle+0xb4>)
 8001882:	8812      	ldrh	r2, [r2, #0]
 8001884:	b292      	uxth	r2, r2
 8001886:	4293      	cmp	r3, r2
 8001888:	dd05      	ble.n	8001896 <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 800188a:	4b14      	ldr	r3, [pc, #80]	@ (80018dc <ILI9341_Draw_Rectangle+0xb4>)
 800188c:	881b      	ldrh	r3, [r3, #0]
 800188e:	b29a      	uxth	r2, r3
 8001890:	88bb      	ldrh	r3, [r7, #4]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8001896:	88fa      	ldrh	r2, [r7, #6]
 8001898:	887b      	ldrh	r3, [r7, #2]
 800189a:	4413      	add	r3, r2
 800189c:	b29b      	uxth	r3, r3
 800189e:	3b01      	subs	r3, #1
 80018a0:	b29c      	uxth	r4, r3
 80018a2:	88ba      	ldrh	r2, [r7, #4]
 80018a4:	883b      	ldrh	r3, [r7, #0]
 80018a6:	4413      	add	r3, r2
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	3b01      	subs	r3, #1
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	88b9      	ldrh	r1, [r7, #4]
 80018b0:	88f8      	ldrh	r0, [r7, #6]
 80018b2:	4622      	mov	r2, r4
 80018b4:	f7ff fc56 	bl	8001164 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 80018b8:	883b      	ldrh	r3, [r7, #0]
 80018ba:	887a      	ldrh	r2, [r7, #2]
 80018bc:	fb02 f303 	mul.w	r3, r2, r3
 80018c0:	461a      	mov	r2, r3
 80018c2:	8b3b      	ldrh	r3, [r7, #24]
 80018c4:	4611      	mov	r1, r2
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff fe22 	bl	8001510 <ILI9341_Draw_Colour_Burst>
 80018cc:	e000      	b.n	80018d0 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80018ce:	bf00      	nop
}
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd90      	pop	{r4, r7, pc}
 80018d6:	bf00      	nop
 80018d8:	20000002 	.word	0x20000002
 80018dc:	20000000 	.word	0x20000000

080018e0 <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Colour)
{
 80018e0:	b590      	push	{r4, r7, lr}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4604      	mov	r4, r0
 80018e8:	4608      	mov	r0, r1
 80018ea:	4611      	mov	r1, r2
 80018ec:	461a      	mov	r2, r3
 80018ee:	4623      	mov	r3, r4
 80018f0:	80fb      	strh	r3, [r7, #6]
 80018f2:	4603      	mov	r3, r0
 80018f4:	80bb      	strh	r3, [r7, #4]
 80018f6:	460b      	mov	r3, r1
 80018f8:	807b      	strh	r3, [r7, #2]
 80018fa:	4613      	mov	r3, r2
 80018fc:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80018fe:	4b18      	ldr	r3, [pc, #96]	@ (8001960 <ILI9341_Draw_Horizontal_Line+0x80>)
 8001900:	881b      	ldrh	r3, [r3, #0]
 8001902:	b29b      	uxth	r3, r3
 8001904:	88fa      	ldrh	r2, [r7, #6]
 8001906:	429a      	cmp	r2, r3
 8001908:	d225      	bcs.n	8001956 <ILI9341_Draw_Horizontal_Line+0x76>
 800190a:	4b16      	ldr	r3, [pc, #88]	@ (8001964 <ILI9341_Draw_Horizontal_Line+0x84>)
 800190c:	881b      	ldrh	r3, [r3, #0]
 800190e:	b29b      	uxth	r3, r3
 8001910:	88ba      	ldrh	r2, [r7, #4]
 8001912:	429a      	cmp	r2, r3
 8001914:	d21f      	bcs.n	8001956 <ILI9341_Draw_Horizontal_Line+0x76>
if((X+Width-1)>=LCD_WIDTH)
 8001916:	88fa      	ldrh	r2, [r7, #6]
 8001918:	887b      	ldrh	r3, [r7, #2]
 800191a:	4413      	add	r3, r2
 800191c:	4a10      	ldr	r2, [pc, #64]	@ (8001960 <ILI9341_Draw_Horizontal_Line+0x80>)
 800191e:	8812      	ldrh	r2, [r2, #0]
 8001920:	b292      	uxth	r2, r2
 8001922:	4293      	cmp	r3, r2
 8001924:	dd05      	ble.n	8001932 <ILI9341_Draw_Horizontal_Line+0x52>
	{
		Width=LCD_WIDTH-X;
 8001926:	4b0e      	ldr	r3, [pc, #56]	@ (8001960 <ILI9341_Draw_Horizontal_Line+0x80>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	b29a      	uxth	r2, r3
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	807b      	strh	r3, [r7, #2]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y);
 8001932:	88fa      	ldrh	r2, [r7, #6]
 8001934:	887b      	ldrh	r3, [r7, #2]
 8001936:	4413      	add	r3, r2
 8001938:	b29b      	uxth	r3, r3
 800193a:	3b01      	subs	r3, #1
 800193c:	b29a      	uxth	r2, r3
 800193e:	88bb      	ldrh	r3, [r7, #4]
 8001940:	88b9      	ldrh	r1, [r7, #4]
 8001942:	88f8      	ldrh	r0, [r7, #6]
 8001944:	f7ff fc0e 	bl	8001164 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Width);
 8001948:	887a      	ldrh	r2, [r7, #2]
 800194a:	883b      	ldrh	r3, [r7, #0]
 800194c:	4611      	mov	r1, r2
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff fdde 	bl	8001510 <ILI9341_Draw_Colour_Burst>
 8001954:	e000      	b.n	8001958 <ILI9341_Draw_Horizontal_Line+0x78>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001956:	bf00      	nop
}
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	bd90      	pop	{r4, r7, pc}
 800195e:	bf00      	nop
 8001960:	20000002 	.word	0x20000002
 8001964:	20000000 	.word	0x20000000

08001968 <ILI9341_Draw_Vertical_Line>:

//DRAW LINE FROM X,Y LOCATION to X,Y+Height LOCATION
void ILI9341_Draw_Vertical_Line(uint16_t X, uint16_t Y, uint16_t Height, uint16_t Colour)
{
 8001968:	b590      	push	{r4, r7, lr}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	4604      	mov	r4, r0
 8001970:	4608      	mov	r0, r1
 8001972:	4611      	mov	r1, r2
 8001974:	461a      	mov	r2, r3
 8001976:	4623      	mov	r3, r4
 8001978:	80fb      	strh	r3, [r7, #6]
 800197a:	4603      	mov	r3, r0
 800197c:	80bb      	strh	r3, [r7, #4]
 800197e:	460b      	mov	r3, r1
 8001980:	807b      	strh	r3, [r7, #2]
 8001982:	4613      	mov	r3, r2
 8001984:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8001986:	4b18      	ldr	r3, [pc, #96]	@ (80019e8 <ILI9341_Draw_Vertical_Line+0x80>)
 8001988:	881b      	ldrh	r3, [r3, #0]
 800198a:	b29b      	uxth	r3, r3
 800198c:	88fa      	ldrh	r2, [r7, #6]
 800198e:	429a      	cmp	r2, r3
 8001990:	d225      	bcs.n	80019de <ILI9341_Draw_Vertical_Line+0x76>
 8001992:	4b16      	ldr	r3, [pc, #88]	@ (80019ec <ILI9341_Draw_Vertical_Line+0x84>)
 8001994:	881b      	ldrh	r3, [r3, #0]
 8001996:	b29b      	uxth	r3, r3
 8001998:	88ba      	ldrh	r2, [r7, #4]
 800199a:	429a      	cmp	r2, r3
 800199c:	d21f      	bcs.n	80019de <ILI9341_Draw_Vertical_Line+0x76>
if((Y+Height-1)>=LCD_HEIGHT)
 800199e:	88ba      	ldrh	r2, [r7, #4]
 80019a0:	887b      	ldrh	r3, [r7, #2]
 80019a2:	4413      	add	r3, r2
 80019a4:	4a11      	ldr	r2, [pc, #68]	@ (80019ec <ILI9341_Draw_Vertical_Line+0x84>)
 80019a6:	8812      	ldrh	r2, [r2, #0]
 80019a8:	b292      	uxth	r2, r2
 80019aa:	4293      	cmp	r3, r2
 80019ac:	dd05      	ble.n	80019ba <ILI9341_Draw_Vertical_Line+0x52>
	{
		Height=LCD_HEIGHT-Y;
 80019ae:	4b0f      	ldr	r3, [pc, #60]	@ (80019ec <ILI9341_Draw_Vertical_Line+0x84>)
 80019b0:	881b      	ldrh	r3, [r3, #0]
 80019b2:	b29a      	uxth	r2, r3
 80019b4:	88bb      	ldrh	r3, [r7, #4]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	807b      	strh	r3, [r7, #2]
	}
ILI9341_Set_Address(X, Y, X, Y+Height-1);
 80019ba:	88ba      	ldrh	r2, [r7, #4]
 80019bc:	887b      	ldrh	r3, [r7, #2]
 80019be:	4413      	add	r3, r2
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	3b01      	subs	r3, #1
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	88fa      	ldrh	r2, [r7, #6]
 80019c8:	88b9      	ldrh	r1, [r7, #4]
 80019ca:	88f8      	ldrh	r0, [r7, #6]
 80019cc:	f7ff fbca 	bl	8001164 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height);
 80019d0:	887a      	ldrh	r2, [r7, #2]
 80019d2:	883b      	ldrh	r3, [r7, #0]
 80019d4:	4611      	mov	r1, r2
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff fd9a 	bl	8001510 <ILI9341_Draw_Colour_Burst>
 80019dc:	e000      	b.n	80019e0 <ILI9341_Draw_Vertical_Line+0x78>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80019de:	bf00      	nop
}
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd90      	pop	{r4, r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000002 	.word	0x20000002
 80019ec:	20000000 	.word	0x20000000

080019f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019f6:	f000 fea7 	bl	8002748 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019fa:	f000 f88d 	bl	8001b18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019fe:	f000 f9d1 	bl	8001da4 <MX_GPIO_Init>
  MX_ETH_Init();
 8001a02:	f000 f8f3 	bl	8001bec <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001a06:	f000 f975 	bl	8001cf4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001a0a:	f000 f99d 	bl	8001d48 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI5_Init();
 8001a0e:	f000 f93b 	bl	8001c88 <MX_SPI5_Init>
  /* USER CODE BEGIN 2 */

  // LCD  
  HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_RESET);
 8001a12:	2200      	movs	r2, #0
 8001a14:	2101      	movs	r1, #1
 8001a16:	4836      	ldr	r0, [pc, #216]	@ (8001af0 <main+0x100>)
 8001a18:	f001 fd3a 	bl	8003490 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001a1c:	2064      	movs	r0, #100	@ 0x64
 8001a1e:	f000 ff05 	bl	800282c <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_SET);
 8001a22:	2201      	movs	r2, #1
 8001a24:	2101      	movs	r1, #1
 8001a26:	4832      	ldr	r0, [pc, #200]	@ (8001af0 <main+0x100>)
 8001a28:	f001 fd32 	bl	8003490 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001a2c:	2064      	movs	r0, #100	@ 0x64
 8001a2e:	f000 fefd 	bl	800282c <HAL_Delay>
  //   (1024 )
  // Y = 120 + 50 * sin(x)
  // : 120 ( )
  // : 50 ( 50)
  // : 1024   5 
  for (int i = 0; i < 1024; i++) {
 8001a32:	2300      	movs	r3, #0
 8001a34:	607b      	str	r3, [r7, #4]
 8001a36:	e03a      	b.n	8001aae <main+0xbe>
      sin_samples[i] = (uint8_t)(120 + 50 * sin(5.0 * 2 * M_PI * i / 1024.0));
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f7fe fd2b 	bl	8000494 <__aeabi_i2d>
 8001a3e:	a32a      	add	r3, pc, #168	@ (adr r3, 8001ae8 <main+0xf8>)
 8001a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a44:	f7fe fd90 	bl	8000568 <__aeabi_dmul>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	4619      	mov	r1, r3
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	4b27      	ldr	r3, [pc, #156]	@ (8001af4 <main+0x104>)
 8001a56:	f7fe feb1 	bl	80007bc <__aeabi_ddiv>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	ec43 2b17 	vmov	d7, r2, r3
 8001a62:	eeb0 0a47 	vmov.f32	s0, s14
 8001a66:	eef0 0a67 	vmov.f32	s1, s15
 8001a6a:	f006 fb41 	bl	80080f0 <sin>
 8001a6e:	ec51 0b10 	vmov	r0, r1, d0
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	4b20      	ldr	r3, [pc, #128]	@ (8001af8 <main+0x108>)
 8001a78:	f7fe fd76 	bl	8000568 <__aeabi_dmul>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	4610      	mov	r0, r2
 8001a82:	4619      	mov	r1, r3
 8001a84:	f04f 0200 	mov.w	r2, #0
 8001a88:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <main+0x10c>)
 8001a8a:	f7fe fbb7 	bl	80001fc <__adddf3>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	460b      	mov	r3, r1
 8001a92:	4610      	mov	r0, r2
 8001a94:	4619      	mov	r1, r3
 8001a96:	f7ff f829 	bl	8000aec <__aeabi_d2uiz>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	b2d9      	uxtb	r1, r3
 8001a9e:	4a18      	ldr	r2, [pc, #96]	@ (8001b00 <main+0x110>)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	460a      	mov	r2, r1
 8001aa6:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < 1024; i++) {
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ab4:	dbc0      	blt.n	8001a38 <main+0x48>
  }

  // 2.  
  ILI9341_Init();
 8001ab6:	f7ff fc1d 	bl	80012f4 <ILI9341_Init>

  // 3.   
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001aba:	f003 fb6b 	bl	8005194 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of lcdQueue */
  lcdQueueHandle = osMessageQueueNew (5, sizeof(uint32_t), &lcdQueue_attributes);
 8001abe:	4a11      	ldr	r2, [pc, #68]	@ (8001b04 <main+0x114>)
 8001ac0:	2104      	movs	r1, #4
 8001ac2:	2005      	movs	r0, #5
 8001ac4:	f003 fc5d 	bl	8005382 <osMessageQueueNew>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	4a0f      	ldr	r2, [pc, #60]	@ (8001b08 <main+0x118>)
 8001acc:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LCDTask */
  LCDTaskHandle = osThreadNew(LCD_Task, NULL, &LCDTask_attributes);
 8001ace:	4a0f      	ldr	r2, [pc, #60]	@ (8001b0c <main+0x11c>)
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	480f      	ldr	r0, [pc, #60]	@ (8001b10 <main+0x120>)
 8001ad4:	f003 fba8 	bl	8005228 <osThreadNew>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	4a0e      	ldr	r2, [pc, #56]	@ (8001b14 <main+0x124>)
 8001adc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001ade:	f003 fb7d 	bl	80051dc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ae2:	bf00      	nop
 8001ae4:	e7fd      	b.n	8001ae2 <main+0xf2>
 8001ae6:	bf00      	nop
 8001ae8:	2955385e 	.word	0x2955385e
 8001aec:	403f6a7a 	.word	0x403f6a7a
 8001af0:	40020c00 	.word	0x40020c00
 8001af4:	40900000 	.word	0x40900000
 8001af8:	40490000 	.word	0x40490000
 8001afc:	405e0000 	.word	0x405e0000
 8001b00:	200007e8 	.word	0x200007e8
 8001b04:	08009470 	.word	0x08009470
 8001b08:	200007e0 	.word	0x200007e0
 8001b0c:	0800944c 	.word	0x0800944c
 8001b10:	08002165 	.word	0x08002165
 8001b14:	200007dc 	.word	0x200007dc

08001b18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b094      	sub	sp, #80	@ 0x50
 8001b1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b1e:	f107 0320 	add.w	r3, r7, #32
 8001b22:	2230      	movs	r2, #48	@ 0x30
 8001b24:	2100      	movs	r1, #0
 8001b26:	4618      	mov	r0, r3
 8001b28:	f006 faa6 	bl	8008078 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b2c:	f107 030c 	add.w	r3, r7, #12
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]
 8001b3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60bb      	str	r3, [r7, #8]
 8001b40:	4b28      	ldr	r3, [pc, #160]	@ (8001be4 <SystemClock_Config+0xcc>)
 8001b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b44:	4a27      	ldr	r2, [pc, #156]	@ (8001be4 <SystemClock_Config+0xcc>)
 8001b46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b4c:	4b25      	ldr	r3, [pc, #148]	@ (8001be4 <SystemClock_Config+0xcc>)
 8001b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b58:	2300      	movs	r3, #0
 8001b5a:	607b      	str	r3, [r7, #4]
 8001b5c:	4b22      	ldr	r3, [pc, #136]	@ (8001be8 <SystemClock_Config+0xd0>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a21      	ldr	r2, [pc, #132]	@ (8001be8 <SystemClock_Config+0xd0>)
 8001b62:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b66:	6013      	str	r3, [r2, #0]
 8001b68:	4b1f      	ldr	r3, [pc, #124]	@ (8001be8 <SystemClock_Config+0xd0>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b70:	607b      	str	r3, [r7, #4]
 8001b72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b74:	2301      	movs	r3, #1
 8001b76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001b78:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001b7c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b82:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b88:	2304      	movs	r3, #4
 8001b8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001b8c:	23a8      	movs	r3, #168	@ 0xa8
 8001b8e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b90:	2302      	movs	r3, #2
 8001b92:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b94:	2307      	movs	r3, #7
 8001b96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b98:	f107 0320 	add.w	r3, r7, #32
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f001 fdb9 	bl	8003714 <HAL_RCC_OscConfig>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ba8:	f000 fb80 	bl	80022ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bac:	230f      	movs	r3, #15
 8001bae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001bb8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001bbc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001bbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bc2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001bc4:	f107 030c 	add.w	r3, r7, #12
 8001bc8:	2105      	movs	r1, #5
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f002 f81a 	bl	8003c04 <HAL_RCC_ClockConfig>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001bd6:	f000 fb69 	bl	80022ac <Error_Handler>
  }
}
 8001bda:	bf00      	nop
 8001bdc:	3750      	adds	r7, #80	@ 0x50
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40023800 	.word	0x40023800
 8001be8:	40007000 	.word	0x40007000

08001bec <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001bf0:	4b1f      	ldr	r3, [pc, #124]	@ (8001c70 <MX_ETH_Init+0x84>)
 8001bf2:	4a20      	ldr	r2, [pc, #128]	@ (8001c74 <MX_ETH_Init+0x88>)
 8001bf4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001bf6:	4b20      	ldr	r3, [pc, #128]	@ (8001c78 <MX_ETH_Init+0x8c>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001bfc:	4b1e      	ldr	r3, [pc, #120]	@ (8001c78 <MX_ETH_Init+0x8c>)
 8001bfe:	2280      	movs	r2, #128	@ 0x80
 8001c00:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001c02:	4b1d      	ldr	r3, [pc, #116]	@ (8001c78 <MX_ETH_Init+0x8c>)
 8001c04:	22e1      	movs	r2, #225	@ 0xe1
 8001c06:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001c08:	4b1b      	ldr	r3, [pc, #108]	@ (8001c78 <MX_ETH_Init+0x8c>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c78 <MX_ETH_Init+0x8c>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001c14:	4b18      	ldr	r3, [pc, #96]	@ (8001c78 <MX_ETH_Init+0x8c>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001c1a:	4b15      	ldr	r3, [pc, #84]	@ (8001c70 <MX_ETH_Init+0x84>)
 8001c1c:	4a16      	ldr	r2, [pc, #88]	@ (8001c78 <MX_ETH_Init+0x8c>)
 8001c1e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001c20:	4b13      	ldr	r3, [pc, #76]	@ (8001c70 <MX_ETH_Init+0x84>)
 8001c22:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001c26:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001c28:	4b11      	ldr	r3, [pc, #68]	@ (8001c70 <MX_ETH_Init+0x84>)
 8001c2a:	4a14      	ldr	r2, [pc, #80]	@ (8001c7c <MX_ETH_Init+0x90>)
 8001c2c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001c2e:	4b10      	ldr	r3, [pc, #64]	@ (8001c70 <MX_ETH_Init+0x84>)
 8001c30:	4a13      	ldr	r2, [pc, #76]	@ (8001c80 <MX_ETH_Init+0x94>)
 8001c32:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001c34:	4b0e      	ldr	r3, [pc, #56]	@ (8001c70 <MX_ETH_Init+0x84>)
 8001c36:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001c3a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001c3c:	480c      	ldr	r0, [pc, #48]	@ (8001c70 <MX_ETH_Init+0x84>)
 8001c3e:	f000 ff2b 	bl	8002a98 <HAL_ETH_Init>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001c48:	f000 fb30 	bl	80022ac <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001c4c:	2238      	movs	r2, #56	@ 0x38
 8001c4e:	2100      	movs	r1, #0
 8001c50:	480c      	ldr	r0, [pc, #48]	@ (8001c84 <MX_ETH_Init+0x98>)
 8001c52:	f006 fa11 	bl	8008078 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001c56:	4b0b      	ldr	r3, [pc, #44]	@ (8001c84 <MX_ETH_Init+0x98>)
 8001c58:	2221      	movs	r2, #33	@ 0x21
 8001c5a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001c5c:	4b09      	ldr	r3, [pc, #36]	@ (8001c84 <MX_ETH_Init+0x98>)
 8001c5e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001c62:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001c64:	4b07      	ldr	r3, [pc, #28]	@ (8001c84 <MX_ETH_Init+0x98>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001c6a:	bf00      	nop
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200001a8 	.word	0x200001a8
 8001c74:	40028000 	.word	0x40028000
 8001c78:	20000cd8 	.word	0x20000cd8
 8001c7c:	20000108 	.word	0x20000108
 8001c80:	20000068 	.word	0x20000068
 8001c84:	20000030 	.word	0x20000030

08001c88 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001c8c:	4b17      	ldr	r3, [pc, #92]	@ (8001cec <MX_SPI5_Init+0x64>)
 8001c8e:	4a18      	ldr	r2, [pc, #96]	@ (8001cf0 <MX_SPI5_Init+0x68>)
 8001c90:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001c92:	4b16      	ldr	r3, [pc, #88]	@ (8001cec <MX_SPI5_Init+0x64>)
 8001c94:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c98:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001c9a:	4b14      	ldr	r3, [pc, #80]	@ (8001cec <MX_SPI5_Init+0x64>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ca0:	4b12      	ldr	r3, [pc, #72]	@ (8001cec <MX_SPI5_Init+0x64>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ca6:	4b11      	ldr	r3, [pc, #68]	@ (8001cec <MX_SPI5_Init+0x64>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cac:	4b0f      	ldr	r3, [pc, #60]	@ (8001cec <MX_SPI5_Init+0x64>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cec <MX_SPI5_Init+0x64>)
 8001cb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cb8:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001cba:	4b0c      	ldr	r3, [pc, #48]	@ (8001cec <MX_SPI5_Init+0x64>)
 8001cbc:	2228      	movs	r2, #40	@ 0x28
 8001cbe:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cec <MX_SPI5_Init+0x64>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cc6:	4b09      	ldr	r3, [pc, #36]	@ (8001cec <MX_SPI5_Init+0x64>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ccc:	4b07      	ldr	r3, [pc, #28]	@ (8001cec <MX_SPI5_Init+0x64>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001cd2:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <MX_SPI5_Init+0x64>)
 8001cd4:	220a      	movs	r2, #10
 8001cd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001cd8:	4804      	ldr	r0, [pc, #16]	@ (8001cec <MX_SPI5_Init+0x64>)
 8001cda:	f002 f9b3 	bl	8004044 <HAL_SPI_Init>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001ce4:	f000 fae2 	bl	80022ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001ce8:	bf00      	nop
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	20000258 	.word	0x20000258
 8001cf0:	40015000 	.word	0x40015000

08001cf4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001cf8:	4b11      	ldr	r3, [pc, #68]	@ (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001cfa:	4a12      	ldr	r2, [pc, #72]	@ (8001d44 <MX_USART3_UART_Init+0x50>)
 8001cfc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001cfe:	4b10      	ldr	r3, [pc, #64]	@ (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d04:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d06:	4b0e      	ldr	r3, [pc, #56]	@ (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d12:	4b0b      	ldr	r3, [pc, #44]	@ (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d18:	4b09      	ldr	r3, [pc, #36]	@ (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d1a:	220c      	movs	r2, #12
 8001d1c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d1e:	4b08      	ldr	r3, [pc, #32]	@ (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d24:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d2a:	4805      	ldr	r0, [pc, #20]	@ (8001d40 <MX_USART3_UART_Init+0x4c>)
 8001d2c:	f002 fc34 	bl	8004598 <HAL_UART_Init>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001d36:	f000 fab9 	bl	80022ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	200002b0 	.word	0x200002b0
 8001d44:	40004800 	.word	0x40004800

08001d48 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001d4c:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d4e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001d52:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001d54:	4b12      	ldr	r3, [pc, #72]	@ (8001da0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d56:	2204      	movs	r2, #4
 8001d58:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001d5a:	4b11      	ldr	r3, [pc, #68]	@ (8001da0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d5c:	2202      	movs	r2, #2
 8001d5e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001d60:	4b0f      	ldr	r3, [pc, #60]	@ (8001da0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001d66:	4b0e      	ldr	r3, [pc, #56]	@ (8001da0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d68:	2202      	movs	r2, #2
 8001d6a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001da0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d6e:	2201      	movs	r2, #1
 8001d70:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001d72:	4b0b      	ldr	r3, [pc, #44]	@ (8001da0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001d78:	4b09      	ldr	r3, [pc, #36]	@ (8001da0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001d7e:	4b08      	ldr	r3, [pc, #32]	@ (8001da0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001d84:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001d8a:	4805      	ldr	r0, [pc, #20]	@ (8001da0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001d8c:	f001 fbb2 	bl	80034f4 <HAL_PCD_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001d96:	f000 fa89 	bl	80022ac <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	200002f8 	.word	0x200002f8

08001da4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08c      	sub	sp, #48	@ 0x30
 8001da8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001daa:	f107 031c 	add.w	r3, r7, #28
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	605a      	str	r2, [r3, #4]
 8001db4:	609a      	str	r2, [r3, #8]
 8001db6:	60da      	str	r2, [r3, #12]
 8001db8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61bb      	str	r3, [r7, #24]
 8001dbe:	4b60      	ldr	r3, [pc, #384]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	4a5f      	ldr	r2, [pc, #380]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001dc4:	f043 0304 	orr.w	r3, r3, #4
 8001dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dca:	4b5d      	ldr	r3, [pc, #372]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	f003 0304 	and.w	r3, r3, #4
 8001dd2:	61bb      	str	r3, [r7, #24]
 8001dd4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
 8001dda:	4b59      	ldr	r3, [pc, #356]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	4a58      	ldr	r2, [pc, #352]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001de0:	f043 0320 	orr.w	r3, r3, #32
 8001de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001de6:	4b56      	ldr	r3, [pc, #344]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	f003 0320 	and.w	r3, r3, #32
 8001dee:	617b      	str	r3, [r7, #20]
 8001df0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	613b      	str	r3, [r7, #16]
 8001df6:	4b52      	ldr	r3, [pc, #328]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfa:	4a51      	ldr	r2, [pc, #324]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001dfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e02:	4b4f      	ldr	r3, [pc, #316]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	4b4b      	ldr	r3, [pc, #300]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	4a4a      	ldr	r2, [pc, #296]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001e18:	f043 0301 	orr.w	r3, r3, #1
 8001e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1e:	4b48      	ldr	r3, [pc, #288]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	60fb      	str	r3, [r7, #12]
 8001e28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60bb      	str	r3, [r7, #8]
 8001e2e:	4b44      	ldr	r3, [pc, #272]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	4a43      	ldr	r2, [pc, #268]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001e34:	f043 0302 	orr.w	r3, r3, #2
 8001e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e3a:	4b41      	ldr	r3, [pc, #260]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	60bb      	str	r3, [r7, #8]
 8001e44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	607b      	str	r3, [r7, #4]
 8001e4a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4e:	4a3c      	ldr	r2, [pc, #240]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001e50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e56:	4b3a      	ldr	r3, [pc, #232]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e5e:	607b      	str	r3, [r7, #4]
 8001e60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	603b      	str	r3, [r7, #0]
 8001e66:	4b36      	ldr	r3, [pc, #216]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6a:	4a35      	ldr	r2, [pc, #212]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001e6c:	f043 0308 	orr.w	r3, r3, #8
 8001e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e72:	4b33      	ldr	r3, [pc, #204]	@ (8001f40 <MX_GPIO_Init+0x19c>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e76:	f003 0308 	and.w	r3, r3, #8
 8001e7a:	603b      	str	r3, [r7, #0]
 8001e7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001e84:	482f      	ldr	r0, [pc, #188]	@ (8001f44 <MX_GPIO_Init+0x1a0>)
 8001e86:	f001 fb03 	bl	8003490 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CS_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	2141      	movs	r1, #65	@ 0x41
 8001e8e:	482e      	ldr	r0, [pc, #184]	@ (8001f48 <MX_GPIO_Init+0x1a4>)
 8001e90:	f001 fafe 	bl	8003490 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RESET_Pin|DC_RS_Pin, GPIO_PIN_RESET);
 8001e94:	2200      	movs	r2, #0
 8001e96:	2103      	movs	r1, #3
 8001e98:	482c      	ldr	r0, [pc, #176]	@ (8001f4c <MX_GPIO_Init+0x1a8>)
 8001e9a:	f001 faf9 	bl	8003490 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001e9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ea2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ea4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ea8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001eae:	f107 031c 	add.w	r3, r7, #28
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4826      	ldr	r0, [pc, #152]	@ (8001f50 <MX_GPIO_Init+0x1ac>)
 8001eb6:	f001 f93f 	bl	8003138 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001eba:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001ebe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ecc:	f107 031c 	add.w	r3, r7, #28
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	481c      	ldr	r0, [pc, #112]	@ (8001f44 <MX_GPIO_Init+0x1a0>)
 8001ed4:	f001 f930 	bl	8003138 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = CS_Pin|USB_PowerSwitchOn_Pin;
 8001ed8:	2341      	movs	r3, #65	@ 0x41
 8001eda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001edc:	2301      	movs	r3, #1
 8001ede:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ee8:	f107 031c 	add.w	r3, r7, #28
 8001eec:	4619      	mov	r1, r3
 8001eee:	4816      	ldr	r0, [pc, #88]	@ (8001f48 <MX_GPIO_Init+0x1a4>)
 8001ef0:	f001 f922 	bl	8003138 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001ef4:	2380      	movs	r3, #128	@ 0x80
 8001ef6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001f00:	f107 031c 	add.w	r3, r7, #28
 8001f04:	4619      	mov	r1, r3
 8001f06:	4810      	ldr	r0, [pc, #64]	@ (8001f48 <MX_GPIO_Init+0x1a4>)
 8001f08:	f001 f916 	bl	8003138 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin DC_RS_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|DC_RS_Pin;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f10:	2301      	movs	r3, #1
 8001f12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f14:	2300      	movs	r3, #0
 8001f16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f1c:	f107 031c 	add.w	r3, r7, #28
 8001f20:	4619      	mov	r1, r3
 8001f22:	480a      	ldr	r0, [pc, #40]	@ (8001f4c <MX_GPIO_Init+0x1a8>)
 8001f24:	f001 f908 	bl	8003138 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001f28:	2200      	movs	r2, #0
 8001f2a:	2105      	movs	r1, #5
 8001f2c:	2028      	movs	r0, #40	@ 0x28
 8001f2e:	f000 fd7c 	bl	8002a2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f32:	2028      	movs	r0, #40	@ 0x28
 8001f34:	f000 fd95 	bl	8002a62 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f38:	bf00      	nop
 8001f3a:	3730      	adds	r7, #48	@ 0x30
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40023800 	.word	0x40023800
 8001f44:	40020400 	.word	0x40020400
 8001f48:	40021800 	.word	0x40021800
 8001f4c:	40020c00 	.word	0x40020c00
 8001f50:	40020800 	.word	0x40020800

08001f54 <draw_main_dashboard>:

/* USER CODE BEGIN 4 */
void draw_main_dashboard(void) {
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af02      	add	r7, sp, #8
    // 1.      ( )
    ILI9341_Fill_Screen(BLACK);
 8001f5a:	2000      	movs	r0, #0
 8001f5c:	f7ff fb74 	bl	8001648 <ILI9341_Fill_Screen>
    osDelay(10);
 8001f60:	200a      	movs	r0, #10
 8001f62:	f003 f9f3 	bl	800534c <osDelay>

    // 2.  (Y: 0 ~ 30)
    // ILI9341_Draw_Filled_Rectangle_Coord :      
    ILI9341_Draw_Filled_Rectangle_Coord(0, 0, 240, 30, GREEN);
 8001f66:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001f6a:	9300      	str	r3, [sp, #0]
 8001f6c:	231e      	movs	r3, #30
 8001f6e:	22f0      	movs	r2, #240	@ 0xf0
 8001f70:	2100      	movs	r1, #0
 8001f72:	2000      	movs	r0, #0
 8001f74:	f7fe ff70 	bl	8000e58 <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Text("SYSTEM READY", 55, 10, BLACK, 2, GREEN);
 8001f78:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001f7c:	9301      	str	r3, [sp, #4]
 8001f7e:	2302      	movs	r3, #2
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	2300      	movs	r3, #0
 8001f84:	220a      	movs	r2, #10
 8001f86:	2137      	movs	r1, #55	@ 0x37
 8001f88:	481c      	ldr	r0, [pc, #112]	@ (8001ffc <draw_main_dashboard+0xa8>)
 8001f8a:	f7ff f85d 	bl	8001048 <ILI9341_Draw_Text>

    // 3.      (Y 200  )
    // Size 4 (CHAR_WIDTH * 4)  X   
    // X  .
    ILI9341_Draw_Text("Welcome to", 30, 60, WHITE, 2, BLACK);
 8001f8e:	2300      	movs	r3, #0
 8001f90:	9301      	str	r3, [sp, #4]
 8001f92:	2302      	movs	r3, #2
 8001f94:	9300      	str	r3, [sp, #0]
 8001f96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f9a:	223c      	movs	r2, #60	@ 0x3c
 8001f9c:	211e      	movs	r1, #30
 8001f9e:	4818      	ldr	r0, [pc, #96]	@ (8002000 <draw_main_dashboard+0xac>)
 8001fa0:	f7ff f852 	bl	8001048 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("SYNTH RTOS", 20, 90, YELLOW, 3, BLACK);
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	9301      	str	r3, [sp, #4]
 8001fa8:	2303      	movs	r3, #3
 8001faa:	9300      	str	r3, [sp, #0]
 8001fac:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001fb0:	225a      	movs	r2, #90	@ 0x5a
 8001fb2:	2114      	movs	r1, #20
 8001fb4:	4813      	ldr	r0, [pc, #76]	@ (8002004 <draw_main_dashboard+0xb0>)
 8001fb6:	f7ff f847 	bl	8001048 <ILI9341_Draw_Text>

    // BLACKPILL Size 3   (  )
    ILI9341_Draw_Text("BLACKPILL", 10, 130, CYAN, 3, BLACK);
 8001fba:	2300      	movs	r3, #0
 8001fbc:	9301      	str	r3, [sp, #4]
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001fc6:	2282      	movs	r2, #130	@ 0x82
 8001fc8:	210a      	movs	r1, #10
 8001fca:	480f      	ldr	r0, [pc, #60]	@ (8002008 <draw_main_dashboard+0xb4>)
 8001fcc:	f7ff f83c 	bl	8001048 <ILI9341_Draw_Text>

    // 4.   ( Y 180)
    // ILI9341_Draw_Horizontal_Line : ()  
    ILI9341_Draw_Horizontal_Line(20, 180, 200, WHITE);
 8001fd0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001fd4:	22c8      	movs	r2, #200	@ 0xc8
 8001fd6:	21b4      	movs	r1, #180	@ 0xb4
 8001fd8:	2014      	movs	r0, #20
 8001fda:	f7ff fc81 	bl	80018e0 <ILI9341_Draw_Horizontal_Line>
    ILI9341_Draw_Text("Press Button", 60, 195, LIGHTGREY, 1, BLACK);
 8001fde:	2300      	movs	r3, #0
 8001fe0:	9301      	str	r3, [sp, #4]
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	9300      	str	r3, [sp, #0]
 8001fe6:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8001fea:	22c3      	movs	r2, #195	@ 0xc3
 8001fec:	213c      	movs	r1, #60	@ 0x3c
 8001fee:	4807      	ldr	r0, [pc, #28]	@ (800200c <draw_main_dashboard+0xb8>)
 8001ff0:	f7ff f82a 	bl	8001048 <ILI9341_Draw_Text>
}
 8001ff4:	bf00      	nop
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	08009164 	.word	0x08009164
 8002000:	08009174 	.word	0x08009174
 8002004:	08009180 	.word	0x08009180
 8002008:	0800918c 	.word	0x0800918c
 800200c:	08009198 	.word	0x08009198

08002010 <draw_system_info>:

void draw_system_info(void) {
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af02      	add	r7, sp, #8
    ILI9341_Fill_Screen(BLACK);
 8002016:	2000      	movs	r0, #0
 8002018:	f7ff fb16 	bl	8001648 <ILI9341_Fill_Screen>
    ILI9341_Draw_Filled_Rectangle_Coord(0, 0, 240, 30, BLUE);
 800201c:	231f      	movs	r3, #31
 800201e:	9300      	str	r3, [sp, #0]
 8002020:	231e      	movs	r3, #30
 8002022:	22f0      	movs	r2, #240	@ 0xf0
 8002024:	2100      	movs	r1, #0
 8002026:	2000      	movs	r0, #0
 8002028:	f7fe ff16 	bl	8000e58 <ILI9341_Draw_Filled_Rectangle_Coord>
    ILI9341_Draw_Text("SYSTEM INFO", 60, 10, WHITE, 2, BLUE);
 800202c:	231f      	movs	r3, #31
 800202e:	9301      	str	r3, [sp, #4]
 8002030:	2302      	movs	r3, #2
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002038:	220a      	movs	r2, #10
 800203a:	213c      	movs	r1, #60	@ 0x3c
 800203c:	4818      	ldr	r0, [pc, #96]	@ (80020a0 <draw_system_info+0x90>)
 800203e:	f7ff f803 	bl	8001048 <ILI9341_Draw_Text>

    ILI9341_Draw_Text("CPU: STM32F429", 20, 60, WHITE, 2, BLACK);
 8002042:	2300      	movs	r3, #0
 8002044:	9301      	str	r3, [sp, #4]
 8002046:	2302      	movs	r3, #2
 8002048:	9300      	str	r3, [sp, #0]
 800204a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800204e:	223c      	movs	r2, #60	@ 0x3c
 8002050:	2114      	movs	r1, #20
 8002052:	4814      	ldr	r0, [pc, #80]	@ (80020a4 <draw_system_info+0x94>)
 8002054:	f7fe fff8 	bl	8001048 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("RTOS: CMSIS-V2", 20, 90, WHITE, 2, BLACK);
 8002058:	2300      	movs	r3, #0
 800205a:	9301      	str	r3, [sp, #4]
 800205c:	2302      	movs	r3, #2
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002064:	225a      	movs	r2, #90	@ 0x5a
 8002066:	2114      	movs	r1, #20
 8002068:	480f      	ldr	r0, [pc, #60]	@ (80020a8 <draw_system_info+0x98>)
 800206a:	f7fe ffed 	bl	8001048 <ILI9341_Draw_Text>
    ILI9341_Draw_Text("LCD: ILI9341", 20, 120, WHITE, 2, BLACK);
 800206e:	2300      	movs	r3, #0
 8002070:	9301      	str	r3, [sp, #4]
 8002072:	2302      	movs	r3, #2
 8002074:	9300      	str	r3, [sp, #0]
 8002076:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800207a:	2278      	movs	r2, #120	@ 0x78
 800207c:	2114      	movs	r1, #20
 800207e:	480b      	ldr	r0, [pc, #44]	@ (80020ac <draw_system_info+0x9c>)
 8002080:	f7fe ffe2 	bl	8001048 <ILI9341_Draw_Text>

    ILI9341_Draw_Text("Status: Running", 20, 160, GREEN, 2, BLACK);
 8002084:	2300      	movs	r3, #0
 8002086:	9301      	str	r3, [sp, #4]
 8002088:	2302      	movs	r3, #2
 800208a:	9300      	str	r3, [sp, #0]
 800208c:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002090:	22a0      	movs	r2, #160	@ 0xa0
 8002092:	2114      	movs	r1, #20
 8002094:	4806      	ldr	r0, [pc, #24]	@ (80020b0 <draw_system_info+0xa0>)
 8002096:	f7fe ffd7 	bl	8001048 <ILI9341_Draw_Text>
}
 800209a:	bf00      	nop
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	080091a8 	.word	0x080091a8
 80020a4:	080091b4 	.word	0x080091b4
 80020a8:	080091c4 	.word	0x080091c4
 80020ac:	080091d4 	.word	0x080091d4
 80020b0:	080091e4 	.word	0x080091e4

080020b4 <draw_moving_sine>:

void draw_moving_sine(uint8_t *data, uint32_t offset) {
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
	//   240 
    for(int x = 0; x < 239; x++) {
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]
 80020c2:	e045      	b.n	8002150 <draw_moving_sine+0x9c>
        //     
    	// ILI9341_Draw_Vertical_Line :   
        ILI9341_Draw_Vertical_Line(x, 50, 160, BLACK);
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	b298      	uxth	r0, r3
 80020c8:	2300      	movs	r3, #0
 80020ca:	22a0      	movs	r2, #160	@ 0xa0
 80020cc:	2132      	movs	r1, #50	@ 0x32
 80020ce:	f7ff fc4b 	bl	8001968 <ILI9341_Draw_Vertical_Line>

        // ()
        if(x % 4 == 0) {
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	f003 0303 	and.w	r3, r3, #3
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d107      	bne.n	80020ec <draw_moving_sine+0x38>
            ILI9341_Draw_Pixel(x, 120, DARKGREY);
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	b29b      	uxth	r3, r3
 80020e0:	f647 32ef 	movw	r2, #31727	@ 0x7bef
 80020e4:	2178      	movs	r1, #120	@ 0x78
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff fad4 	bl	8001694 <ILI9341_Draw_Pixel>
        }

        //   
        uint32_t index = (offset + x) % 1024;
 80020ec:	697a      	ldr	r2, [r7, #20]
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	4413      	add	r3, r2
 80020f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020f6:	60fb      	str	r3, [r7, #12]
        uint8_t y_val = data[index];
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	4413      	add	r3, r2
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	74fb      	strb	r3, [r7, #19]

        // Y    (50~210)
        // LCD   
        if(y_val < 50)  y_val = 50;
 8002102:	7cfb      	ldrb	r3, [r7, #19]
 8002104:	2b31      	cmp	r3, #49	@ 0x31
 8002106:	d801      	bhi.n	800210c <draw_moving_sine+0x58>
 8002108:	2332      	movs	r3, #50	@ 0x32
 800210a:	74fb      	strb	r3, [r7, #19]
        if(y_val > 210) y_val = 210;
 800210c:	7cfb      	ldrb	r3, [r7, #19]
 800210e:	2bd2      	cmp	r3, #210	@ 0xd2
 8002110:	d901      	bls.n	8002116 <draw_moving_sine+0x62>
 8002112:	23d2      	movs	r3, #210	@ 0xd2
 8002114:	74fb      	strb	r3, [r7, #19]

        //    ( )
        ILI9341_Draw_Pixel(x, y_val, YELLOW);
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	b29b      	uxth	r3, r3
 800211a:	7cfa      	ldrb	r2, [r7, #19]
 800211c:	b291      	uxth	r1, r2
 800211e:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff fab6 	bl	8001694 <ILI9341_Draw_Pixel>

        //   Task 
        // 20 1ms     
        if(x % 20 == 0) {
 8002128:	6979      	ldr	r1, [r7, #20]
 800212a:	4b0d      	ldr	r3, [pc, #52]	@ (8002160 <draw_moving_sine+0xac>)
 800212c:	fb83 2301 	smull	r2, r3, r3, r1
 8002130:	10da      	asrs	r2, r3, #3
 8002132:	17cb      	asrs	r3, r1, #31
 8002134:	1ad2      	subs	r2, r2, r3
 8002136:	4613      	mov	r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	1aca      	subs	r2, r1, r3
 8002140:	2a00      	cmp	r2, #0
 8002142:	d102      	bne.n	800214a <draw_moving_sine+0x96>
            osDelay(1);
 8002144:	2001      	movs	r0, #1
 8002146:	f003 f901 	bl	800534c <osDelay>
    for(int x = 0; x < 239; x++) {
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	3301      	adds	r3, #1
 800214e:	617b      	str	r3, [r7, #20]
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	2bee      	cmp	r3, #238	@ 0xee
 8002154:	ddb6      	ble.n	80020c4 <draw_moving_sine+0x10>
        }
    }
}
 8002156:	bf00      	nop
 8002158:	bf00      	nop
 800215a:	3718      	adds	r7, #24
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	66666667 	.word	0x66666667

08002164 <LCD_Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_LCD_Task */
void LCD_Task(void *argument)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b086      	sub	sp, #24
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint32_t received;	//   
    uint32_t offset = 0;	//    ()
 800216c:	2300      	movs	r3, #0
 800216e:	617b      	str	r3, [r7, #20]
    uint8_t *current_data_ptr = NULL;	//     
 8002170:	2300      	movs	r3, #0
 8002172:	613b      	str	r3, [r7, #16]
    uint8_t screen_mode = 0;	//    (0=, 1=, 2=)
 8002174:	2300      	movs	r3, #0
 8002176:	73fb      	strb	r3, [r7, #15]
    uint8_t last_screen_mode = 255;	//    ( )
 8002178:	23ff      	movs	r3, #255	@ 0xff
 800217a:	73bb      	strb	r3, [r7, #14]
  /* Infinite loop */
  for(;;)
  {
	  // 1.   ( )
	  if(osMessageQueueGet(lcdQueueHandle, &received, NULL, 0) == osOK) {
 800217c:	4b23      	ldr	r3, [pc, #140]	@ (800220c <LCD_Task+0xa8>)
 800217e:	6818      	ldr	r0, [r3, #0]
 8002180:	f107 0108 	add.w	r1, r7, #8
 8002184:	2300      	movs	r3, #0
 8002186:	2200      	movs	r2, #0
 8002188:	f003 f9ce 	bl	8005528 <osMessageQueueGet>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d114      	bne.n	80021bc <LCD_Task+0x58>
		  //       
		  if(received >= 0x20000000) {
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002198:	d304      	bcc.n	80021a4 <LCD_Task+0x40>
			  //   =     
			  current_data_ptr = (uint8_t*)received;
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	613b      	str	r3, [r7, #16]
			  screen_mode = 2;
 800219e:	2302      	movs	r3, #2
 80021a0:	73fb      	strb	r3, [r7, #15]
 80021a2:	e003      	b.n	80021ac <LCD_Task+0x48>
		  } else {
			  //   =   (0 or 1)
			  screen_mode = (uint8_t)received;
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	73fb      	strb	r3, [r7, #15]
			  current_data_ptr = NULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	613b      	str	r3, [r7, #16]
		  }
		  // //        
		  ILI9341_Fill_Screen(BLACK);
 80021ac:	2000      	movs	r0, #0
 80021ae:	f7ff fa4b 	bl	8001648 <ILI9341_Fill_Screen>
		  //     ( )
		  memset(prev_y, 120, sizeof(prev_y));
 80021b2:	22f0      	movs	r2, #240	@ 0xf0
 80021b4:	2178      	movs	r1, #120	@ 0x78
 80021b6:	4816      	ldr	r0, [pc, #88]	@ (8002210 <LCD_Task+0xac>)
 80021b8:	f005 ff5e 	bl	8008078 <memset>
	  }
	  // 2.  
	  //   ()
	  if(screen_mode == 2 && current_data_ptr != NULL) {
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d10f      	bne.n	80021e2 <LCD_Task+0x7e>
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d00c      	beq.n	80021e2 <LCD_Task+0x7e>
		  // offset 6  (   )
		  draw_moving_sine(current_data_ptr, offset);
 80021c8:	6979      	ldr	r1, [r7, #20]
 80021ca:	6938      	ldr	r0, [r7, #16]
 80021cc:	f7ff ff72 	bl	80020b4 <draw_moving_sine>
		  offset = (offset + 6) % 1024;
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	3306      	adds	r3, #6
 80021d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021d8:	617b      	str	r3, [r7, #20]
		  osDelay(30);
 80021da:	201e      	movs	r0, #30
 80021dc:	f003 f8b6 	bl	800534c <osDelay>
 80021e0:	e010      	b.n	8002204 <LCD_Task+0xa0>
		  }
	  else if(screen_mode != last_screen_mode) {
 80021e2:	7bfa      	ldrb	r2, [r7, #15]
 80021e4:	7bbb      	ldrb	r3, [r7, #14]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d00c      	beq.n	8002204 <LCD_Task+0xa0>
		  //      
		  if(screen_mode == 0) draw_main_dashboard();
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d102      	bne.n	80021f6 <LCD_Task+0x92>
 80021f0:	f7ff feb0 	bl	8001f54 <draw_main_dashboard>
 80021f4:	e004      	b.n	8002200 <LCD_Task+0x9c>
		  else if(screen_mode == 1) draw_system_info();
 80021f6:	7bfb      	ldrb	r3, [r7, #15]
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d101      	bne.n	8002200 <LCD_Task+0x9c>
 80021fc:	f7ff ff08 	bl	8002010 <draw_system_info>

		  last_screen_mode = screen_mode;
 8002200:	7bfb      	ldrb	r3, [r7, #15]
 8002202:	73bb      	strb	r3, [r7, #14]
	  }
	  osDelay(10); //  
 8002204:	200a      	movs	r0, #10
 8002206:	f003 f8a1 	bl	800534c <osDelay>
	  if(osMessageQueueGet(lcdQueueHandle, &received, NULL, 0) == osOK) {
 800220a:	e7b7      	b.n	800217c <LCD_Task+0x18>
 800220c:	200007e0 	.word	0x200007e0
 8002210:	20000be8 	.word	0x20000be8

08002214 <HAL_GPIO_EXTI_Callback>:
	  }
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	80fb      	strh	r3, [r7, #6]
	//     ( )
	static uint32_t last_tick = 0;
	if(GPIO_PIN == USER_Btn_Pin)
 800221e:	88fb      	ldrh	r3, [r7, #6]
 8002220:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002224:	d137      	bne.n	8002296 <HAL_GPIO_EXTI_Callback+0x82>
	{
		if(HAL_GetTick() - last_tick < 250) return;
 8002226:	f000 faf5 	bl	8002814 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	4b1b      	ldr	r3, [pc, #108]	@ (800229c <HAL_GPIO_EXTI_Callback+0x88>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2bf9      	cmp	r3, #249	@ 0xf9
 8002234:	d92e      	bls.n	8002294 <HAL_GPIO_EXTI_Callback+0x80>
		last_tick = HAL_GetTick();
 8002236:	f000 faed 	bl	8002814 <HAL_GetTick>
 800223a:	4603      	mov	r3, r0
 800223c:	4a17      	ldr	r2, [pc, #92]	@ (800229c <HAL_GPIO_EXTI_Callback+0x88>)
 800223e:	6013      	str	r3, [r2, #0]

		// 1.   (DASH -> INFO -> GRAPH -> DASH)
		if(currentLcdState == LCD_STATE_MAIN_DASH)      currentLcdState = LCD_STATE_SUB_INFO;
 8002240:	4b17      	ldr	r3, [pc, #92]	@ (80022a0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d103      	bne.n	8002250 <HAL_GPIO_EXTI_Callback+0x3c>
 8002248:	4b15      	ldr	r3, [pc, #84]	@ (80022a0 <HAL_GPIO_EXTI_Callback+0x8c>)
 800224a:	2202      	movs	r2, #2
 800224c:	701a      	strb	r2, [r3, #0]
 800224e:	e00a      	b.n	8002266 <HAL_GPIO_EXTI_Callback+0x52>
		else if(currentLcdState == LCD_STATE_SUB_INFO)  currentLcdState = LCD_STATE_GRAPH_VIEW;
 8002250:	4b13      	ldr	r3, [pc, #76]	@ (80022a0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	2b02      	cmp	r3, #2
 8002256:	d103      	bne.n	8002260 <HAL_GPIO_EXTI_Callback+0x4c>
 8002258:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <HAL_GPIO_EXTI_Callback+0x8c>)
 800225a:	2203      	movs	r2, #3
 800225c:	701a      	strb	r2, [r3, #0]
 800225e:	e002      	b.n	8002266 <HAL_GPIO_EXTI_Callback+0x52>
		else                                            currentLcdState = LCD_STATE_MAIN_DASH;
 8002260:	4b0f      	ldr	r3, [pc, #60]	@ (80022a0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8002262:	2201      	movs	r2, #1
 8002264:	701a      	strb	r2, [r3, #0]

		// 2.   
		if(currentLcdState == LCD_STATE_GRAPH_VIEW) {
 8002266:	4b0e      	ldr	r3, [pc, #56]	@ (80022a0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b03      	cmp	r3, #3
 800226c:	d10a      	bne.n	8002284 <HAL_GPIO_EXTI_Callback+0x70>
			//    ''  (0x20000000   )
			uint32_t sin_addr = (uint32_t)sin_samples;
 800226e:	4b0d      	ldr	r3, [pc, #52]	@ (80022a4 <HAL_GPIO_EXTI_Callback+0x90>)
 8002270:	60fb      	str	r3, [r7, #12]
			osMessageQueuePut(lcdQueueHandle, &sin_addr, 0, 0);
 8002272:	4b0d      	ldr	r3, [pc, #52]	@ (80022a8 <HAL_GPIO_EXTI_Callback+0x94>)
 8002274:	6818      	ldr	r0, [r3, #0]
 8002276:	f107 010c 	add.w	r1, r7, #12
 800227a:	2300      	movs	r3, #0
 800227c:	2200      	movs	r2, #0
 800227e:	f003 f8f3 	bl	8005468 <osMessageQueuePut>
 8002282:	e008      	b.n	8002296 <HAL_GPIO_EXTI_Callback+0x82>
		} else {
			//     'Enum '  (0, 1   )
			osMessageQueuePut(lcdQueueHandle, &currentLcdState, 0, 0);
 8002284:	4b08      	ldr	r3, [pc, #32]	@ (80022a8 <HAL_GPIO_EXTI_Callback+0x94>)
 8002286:	6818      	ldr	r0, [r3, #0]
 8002288:	2300      	movs	r3, #0
 800228a:	2200      	movs	r2, #0
 800228c:	4904      	ldr	r1, [pc, #16]	@ (80022a0 <HAL_GPIO_EXTI_Callback+0x8c>)
 800228e:	f003 f8eb 	bl	8005468 <osMessageQueuePut>
 8002292:	e000      	b.n	8002296 <HAL_GPIO_EXTI_Callback+0x82>
		if(HAL_GetTick() - last_tick < 250) return;
 8002294:	bf00      	nop
		}
	}
  /* USER CODE END 5 */
}
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20000ce0 	.word	0x20000ce0
 80022a0:	200007e4 	.word	0x200007e4
 80022a4:	200007e8 	.word	0x200007e8
 80022a8:	200007e0 	.word	0x200007e0

080022ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022b0:	b672      	cpsid	i
}
 80022b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022b4:	bf00      	nop
 80022b6:	e7fd      	b.n	80022b4 <Error_Handler+0x8>

080022b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	607b      	str	r3, [r7, #4]
 80022c2:	4b12      	ldr	r3, [pc, #72]	@ (800230c <HAL_MspInit+0x54>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c6:	4a11      	ldr	r2, [pc, #68]	@ (800230c <HAL_MspInit+0x54>)
 80022c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ce:	4b0f      	ldr	r3, [pc, #60]	@ (800230c <HAL_MspInit+0x54>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022d6:	607b      	str	r3, [r7, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	603b      	str	r3, [r7, #0]
 80022de:	4b0b      	ldr	r3, [pc, #44]	@ (800230c <HAL_MspInit+0x54>)
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	4a0a      	ldr	r2, [pc, #40]	@ (800230c <HAL_MspInit+0x54>)
 80022e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80022ea:	4b08      	ldr	r3, [pc, #32]	@ (800230c <HAL_MspInit+0x54>)
 80022ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022f2:	603b      	str	r3, [r7, #0]
 80022f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80022f6:	2200      	movs	r2, #0
 80022f8:	210f      	movs	r1, #15
 80022fa:	f06f 0001 	mvn.w	r0, #1
 80022fe:	f000 fb94 	bl	8002a2a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002302:	bf00      	nop
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40023800 	.word	0x40023800

08002310 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b08e      	sub	sp, #56	@ 0x38
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002318:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	605a      	str	r2, [r3, #4]
 8002322:	609a      	str	r2, [r3, #8]
 8002324:	60da      	str	r2, [r3, #12]
 8002326:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a55      	ldr	r2, [pc, #340]	@ (8002484 <HAL_ETH_MspInit+0x174>)
 800232e:	4293      	cmp	r3, r2
 8002330:	f040 80a4 	bne.w	800247c <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002334:	2300      	movs	r3, #0
 8002336:	623b      	str	r3, [r7, #32]
 8002338:	4b53      	ldr	r3, [pc, #332]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 800233a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233c:	4a52      	ldr	r2, [pc, #328]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 800233e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002342:	6313      	str	r3, [r2, #48]	@ 0x30
 8002344:	4b50      	ldr	r3, [pc, #320]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 8002346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002348:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800234c:	623b      	str	r3, [r7, #32]
 800234e:	6a3b      	ldr	r3, [r7, #32]
 8002350:	2300      	movs	r3, #0
 8002352:	61fb      	str	r3, [r7, #28]
 8002354:	4b4c      	ldr	r3, [pc, #304]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 8002356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002358:	4a4b      	ldr	r2, [pc, #300]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 800235a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800235e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002360:	4b49      	ldr	r3, [pc, #292]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 8002362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002364:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002368:	61fb      	str	r3, [r7, #28]
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	2300      	movs	r3, #0
 800236e:	61bb      	str	r3, [r7, #24]
 8002370:	4b45      	ldr	r3, [pc, #276]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 8002372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002374:	4a44      	ldr	r2, [pc, #272]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 8002376:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800237a:	6313      	str	r3, [r2, #48]	@ 0x30
 800237c:	4b42      	ldr	r3, [pc, #264]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 800237e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002380:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002384:	61bb      	str	r3, [r7, #24]
 8002386:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]
 800238c:	4b3e      	ldr	r3, [pc, #248]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 800238e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002390:	4a3d      	ldr	r2, [pc, #244]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 8002392:	f043 0304 	orr.w	r3, r3, #4
 8002396:	6313      	str	r3, [r2, #48]	@ 0x30
 8002398:	4b3b      	ldr	r3, [pc, #236]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 800239a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	617b      	str	r3, [r7, #20]
 80023a2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a4:	2300      	movs	r3, #0
 80023a6:	613b      	str	r3, [r7, #16]
 80023a8:	4b37      	ldr	r3, [pc, #220]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 80023aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ac:	4a36      	ldr	r2, [pc, #216]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 80023ae:	f043 0301 	orr.w	r3, r3, #1
 80023b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b4:	4b34      	ldr	r3, [pc, #208]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 80023b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	613b      	str	r3, [r7, #16]
 80023be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c0:	2300      	movs	r3, #0
 80023c2:	60fb      	str	r3, [r7, #12]
 80023c4:	4b30      	ldr	r3, [pc, #192]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 80023c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c8:	4a2f      	ldr	r2, [pc, #188]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 80023ca:	f043 0302 	orr.w	r3, r3, #2
 80023ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80023d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 80023d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80023dc:	2300      	movs	r3, #0
 80023de:	60bb      	str	r3, [r7, #8]
 80023e0:	4b29      	ldr	r3, [pc, #164]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 80023e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e4:	4a28      	ldr	r2, [pc, #160]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 80023e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ec:	4b26      	ldr	r3, [pc, #152]	@ (8002488 <HAL_ETH_MspInit+0x178>)
 80023ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023f4:	60bb      	str	r3, [r7, #8]
 80023f6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80023f8:	2332      	movs	r3, #50	@ 0x32
 80023fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fc:	2302      	movs	r3, #2
 80023fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002404:	2303      	movs	r3, #3
 8002406:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002408:	230b      	movs	r3, #11
 800240a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800240c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002410:	4619      	mov	r1, r3
 8002412:	481e      	ldr	r0, [pc, #120]	@ (800248c <HAL_ETH_MspInit+0x17c>)
 8002414:	f000 fe90 	bl	8003138 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002418:	2386      	movs	r3, #134	@ 0x86
 800241a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241c:	2302      	movs	r3, #2
 800241e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002420:	2300      	movs	r3, #0
 8002422:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002424:	2303      	movs	r3, #3
 8002426:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002428:	230b      	movs	r3, #11
 800242a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800242c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002430:	4619      	mov	r1, r3
 8002432:	4817      	ldr	r0, [pc, #92]	@ (8002490 <HAL_ETH_MspInit+0x180>)
 8002434:	f000 fe80 	bl	8003138 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002438:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800243c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243e:	2302      	movs	r3, #2
 8002440:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002442:	2300      	movs	r3, #0
 8002444:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002446:	2303      	movs	r3, #3
 8002448:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800244a:	230b      	movs	r3, #11
 800244c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800244e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002452:	4619      	mov	r1, r3
 8002454:	480f      	ldr	r0, [pc, #60]	@ (8002494 <HAL_ETH_MspInit+0x184>)
 8002456:	f000 fe6f 	bl	8003138 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800245a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800245e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002460:	2302      	movs	r3, #2
 8002462:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002464:	2300      	movs	r3, #0
 8002466:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002468:	2303      	movs	r3, #3
 800246a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800246c:	230b      	movs	r3, #11
 800246e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002470:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002474:	4619      	mov	r1, r3
 8002476:	4808      	ldr	r0, [pc, #32]	@ (8002498 <HAL_ETH_MspInit+0x188>)
 8002478:	f000 fe5e 	bl	8003138 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 800247c:	bf00      	nop
 800247e:	3738      	adds	r7, #56	@ 0x38
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40028000 	.word	0x40028000
 8002488:	40023800 	.word	0x40023800
 800248c:	40020800 	.word	0x40020800
 8002490:	40020000 	.word	0x40020000
 8002494:	40020400 	.word	0x40020400
 8002498:	40021800 	.word	0x40021800

0800249c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08a      	sub	sp, #40	@ 0x28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a4:	f107 0314 	add.w	r3, r7, #20
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a19      	ldr	r2, [pc, #100]	@ (8002520 <HAL_SPI_MspInit+0x84>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d12c      	bne.n	8002518 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80024be:	2300      	movs	r3, #0
 80024c0:	613b      	str	r3, [r7, #16]
 80024c2:	4b18      	ldr	r3, [pc, #96]	@ (8002524 <HAL_SPI_MspInit+0x88>)
 80024c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c6:	4a17      	ldr	r2, [pc, #92]	@ (8002524 <HAL_SPI_MspInit+0x88>)
 80024c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ce:	4b15      	ldr	r3, [pc, #84]	@ (8002524 <HAL_SPI_MspInit+0x88>)
 80024d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024d6:	613b      	str	r3, [r7, #16]
 80024d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	4b11      	ldr	r3, [pc, #68]	@ (8002524 <HAL_SPI_MspInit+0x88>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e2:	4a10      	ldr	r2, [pc, #64]	@ (8002524 <HAL_SPI_MspInit+0x88>)
 80024e4:	f043 0320 	orr.w	r3, r3, #32
 80024e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002524 <HAL_SPI_MspInit+0x88>)
 80024ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ee:	f003 0320 	and.w	r3, r3, #32
 80024f2:	60fb      	str	r3, [r7, #12]
 80024f4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80024f6:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80024fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024fc:	2302      	movs	r3, #2
 80024fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002500:	2300      	movs	r3, #0
 8002502:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002504:	2303      	movs	r3, #3
 8002506:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002508:	2305      	movs	r3, #5
 800250a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800250c:	f107 0314 	add.w	r3, r7, #20
 8002510:	4619      	mov	r1, r3
 8002512:	4805      	ldr	r0, [pc, #20]	@ (8002528 <HAL_SPI_MspInit+0x8c>)
 8002514:	f000 fe10 	bl	8003138 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8002518:	bf00      	nop
 800251a:	3728      	adds	r7, #40	@ 0x28
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40015000 	.word	0x40015000
 8002524:	40023800 	.word	0x40023800
 8002528:	40021400 	.word	0x40021400

0800252c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b08a      	sub	sp, #40	@ 0x28
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002534:	f107 0314 	add.w	r3, r7, #20
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	605a      	str	r2, [r3, #4]
 800253e:	609a      	str	r2, [r3, #8]
 8002540:	60da      	str	r2, [r3, #12]
 8002542:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a19      	ldr	r2, [pc, #100]	@ (80025b0 <HAL_UART_MspInit+0x84>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d12c      	bne.n	80025a8 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800254e:	2300      	movs	r3, #0
 8002550:	613b      	str	r3, [r7, #16]
 8002552:	4b18      	ldr	r3, [pc, #96]	@ (80025b4 <HAL_UART_MspInit+0x88>)
 8002554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002556:	4a17      	ldr	r2, [pc, #92]	@ (80025b4 <HAL_UART_MspInit+0x88>)
 8002558:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800255c:	6413      	str	r3, [r2, #64]	@ 0x40
 800255e:	4b15      	ldr	r3, [pc, #84]	@ (80025b4 <HAL_UART_MspInit+0x88>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002562:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002566:	613b      	str	r3, [r7, #16]
 8002568:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	60fb      	str	r3, [r7, #12]
 800256e:	4b11      	ldr	r3, [pc, #68]	@ (80025b4 <HAL_UART_MspInit+0x88>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	4a10      	ldr	r2, [pc, #64]	@ (80025b4 <HAL_UART_MspInit+0x88>)
 8002574:	f043 0308 	orr.w	r3, r3, #8
 8002578:	6313      	str	r3, [r2, #48]	@ 0x30
 800257a:	4b0e      	ldr	r3, [pc, #56]	@ (80025b4 <HAL_UART_MspInit+0x88>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257e:	f003 0308 	and.w	r3, r3, #8
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002586:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800258a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258c:	2302      	movs	r3, #2
 800258e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002590:	2300      	movs	r3, #0
 8002592:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002594:	2303      	movs	r3, #3
 8002596:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002598:	2307      	movs	r3, #7
 800259a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800259c:	f107 0314 	add.w	r3, r7, #20
 80025a0:	4619      	mov	r1, r3
 80025a2:	4805      	ldr	r0, [pc, #20]	@ (80025b8 <HAL_UART_MspInit+0x8c>)
 80025a4:	f000 fdc8 	bl	8003138 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80025a8:	bf00      	nop
 80025aa:	3728      	adds	r7, #40	@ 0x28
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40004800 	.word	0x40004800
 80025b4:	40023800 	.word	0x40023800
 80025b8:	40020c00 	.word	0x40020c00

080025bc <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08a      	sub	sp, #40	@ 0x28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c4:	f107 0314 	add.w	r3, r7, #20
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	60da      	str	r2, [r3, #12]
 80025d2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025dc:	d13f      	bne.n	800265e <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025de:	2300      	movs	r3, #0
 80025e0:	613b      	str	r3, [r7, #16]
 80025e2:	4b21      	ldr	r3, [pc, #132]	@ (8002668 <HAL_PCD_MspInit+0xac>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e6:	4a20      	ldr	r2, [pc, #128]	@ (8002668 <HAL_PCD_MspInit+0xac>)
 80025e8:	f043 0301 	orr.w	r3, r3, #1
 80025ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002668 <HAL_PCD_MspInit+0xac>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80025fa:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80025fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002600:	2302      	movs	r3, #2
 8002602:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002604:	2300      	movs	r3, #0
 8002606:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002608:	2303      	movs	r3, #3
 800260a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800260c:	230a      	movs	r3, #10
 800260e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002610:	f107 0314 	add.w	r3, r7, #20
 8002614:	4619      	mov	r1, r3
 8002616:	4815      	ldr	r0, [pc, #84]	@ (800266c <HAL_PCD_MspInit+0xb0>)
 8002618:	f000 fd8e 	bl	8003138 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800261c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002620:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002622:	2300      	movs	r3, #0
 8002624:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002626:	2300      	movs	r3, #0
 8002628:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800262a:	f107 0314 	add.w	r3, r7, #20
 800262e:	4619      	mov	r1, r3
 8002630:	480e      	ldr	r0, [pc, #56]	@ (800266c <HAL_PCD_MspInit+0xb0>)
 8002632:	f000 fd81 	bl	8003138 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002636:	4b0c      	ldr	r3, [pc, #48]	@ (8002668 <HAL_PCD_MspInit+0xac>)
 8002638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800263a:	4a0b      	ldr	r2, [pc, #44]	@ (8002668 <HAL_PCD_MspInit+0xac>)
 800263c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002640:	6353      	str	r3, [r2, #52]	@ 0x34
 8002642:	2300      	movs	r3, #0
 8002644:	60fb      	str	r3, [r7, #12]
 8002646:	4b08      	ldr	r3, [pc, #32]	@ (8002668 <HAL_PCD_MspInit+0xac>)
 8002648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800264a:	4a07      	ldr	r2, [pc, #28]	@ (8002668 <HAL_PCD_MspInit+0xac>)
 800264c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002650:	6453      	str	r3, [r2, #68]	@ 0x44
 8002652:	4b05      	ldr	r3, [pc, #20]	@ (8002668 <HAL_PCD_MspInit+0xac>)
 8002654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002656:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800265a:	60fb      	str	r3, [r7, #12]
 800265c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800265e:	bf00      	nop
 8002660:	3728      	adds	r7, #40	@ 0x28
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40023800 	.word	0x40023800
 800266c:	40020000 	.word	0x40020000

08002670 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002674:	bf00      	nop
 8002676:	e7fd      	b.n	8002674 <NMI_Handler+0x4>

08002678 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800267c:	bf00      	nop
 800267e:	e7fd      	b.n	800267c <HardFault_Handler+0x4>

08002680 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002684:	bf00      	nop
 8002686:	e7fd      	b.n	8002684 <MemManage_Handler+0x4>

08002688 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800268c:	bf00      	nop
 800268e:	e7fd      	b.n	800268c <BusFault_Handler+0x4>

08002690 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002694:	bf00      	nop
 8002696:	e7fd      	b.n	8002694 <UsageFault_Handler+0x4>

08002698 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800269c:	bf00      	nop
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr

080026a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026aa:	f000 f89f 	bl	80027ec <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80026ae:	f004 fc63 	bl	8006f78 <xTaskGetSchedulerState>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d001      	beq.n	80026bc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80026b8:	f005 fa5e 	bl	8007b78 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026bc:	bf00      	nop
 80026be:	bd80      	pop	{r7, pc}

080026c0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 80026c4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80026c8:	f000 fefc 	bl	80034c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80026cc:	bf00      	nop
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026d4:	4b06      	ldr	r3, [pc, #24]	@ (80026f0 <SystemInit+0x20>)
 80026d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026da:	4a05      	ldr	r2, [pc, #20]	@ (80026f0 <SystemInit+0x20>)
 80026dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026e4:	bf00      	nop
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	e000ed00 	.word	0xe000ed00

080026f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80026f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800272c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80026f8:	f7ff ffea 	bl	80026d0 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026fc:	480c      	ldr	r0, [pc, #48]	@ (8002730 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026fe:	490d      	ldr	r1, [pc, #52]	@ (8002734 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002700:	4a0d      	ldr	r2, [pc, #52]	@ (8002738 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002702:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002704:	e002      	b.n	800270c <LoopCopyDataInit>

08002706 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002706:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002708:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800270a:	3304      	adds	r3, #4

0800270c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800270c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800270e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002710:	d3f9      	bcc.n	8002706 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002712:	4a0a      	ldr	r2, [pc, #40]	@ (800273c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002714:	4c0a      	ldr	r4, [pc, #40]	@ (8002740 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002716:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002718:	e001      	b.n	800271e <LoopFillZerobss>

0800271a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800271a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800271c:	3204      	adds	r2, #4

0800271e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800271e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002720:	d3fb      	bcc.n	800271a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002722:	f005 fcb1 	bl	8008088 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002726:	f7ff f963 	bl	80019f0 <main>
  bx  lr    
 800272a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800272c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002730:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002734:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8002738:	08009688 	.word	0x08009688
  ldr r2, =_sbss
 800273c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8002740:	20005638 	.word	0x20005638

08002744 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002744:	e7fe      	b.n	8002744 <ADC_IRQHandler>
	...

08002748 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800274c:	4b0e      	ldr	r3, [pc, #56]	@ (8002788 <HAL_Init+0x40>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a0d      	ldr	r2, [pc, #52]	@ (8002788 <HAL_Init+0x40>)
 8002752:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002756:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002758:	4b0b      	ldr	r3, [pc, #44]	@ (8002788 <HAL_Init+0x40>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a0a      	ldr	r2, [pc, #40]	@ (8002788 <HAL_Init+0x40>)
 800275e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002762:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002764:	4b08      	ldr	r3, [pc, #32]	@ (8002788 <HAL_Init+0x40>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a07      	ldr	r2, [pc, #28]	@ (8002788 <HAL_Init+0x40>)
 800276a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800276e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002770:	2003      	movs	r0, #3
 8002772:	f000 f94f 	bl	8002a14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002776:	200f      	movs	r0, #15
 8002778:	f000 f808 	bl	800278c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800277c:	f7ff fd9c 	bl	80022b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40023c00 	.word	0x40023c00

0800278c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002794:	4b12      	ldr	r3, [pc, #72]	@ (80027e0 <HAL_InitTick+0x54>)
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	4b12      	ldr	r3, [pc, #72]	@ (80027e4 <HAL_InitTick+0x58>)
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	4619      	mov	r1, r3
 800279e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80027a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027aa:	4618      	mov	r0, r3
 80027ac:	f000 f967 	bl	8002a7e <HAL_SYSTICK_Config>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e00e      	b.n	80027d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2b0f      	cmp	r3, #15
 80027be:	d80a      	bhi.n	80027d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027c0:	2200      	movs	r2, #0
 80027c2:	6879      	ldr	r1, [r7, #4]
 80027c4:	f04f 30ff 	mov.w	r0, #4294967295
 80027c8:	f000 f92f 	bl	8002a2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027cc:	4a06      	ldr	r2, [pc, #24]	@ (80027e8 <HAL_InitTick+0x5c>)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027d2:	2300      	movs	r3, #0
 80027d4:	e000      	b.n	80027d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	20000004 	.word	0x20000004
 80027e4:	2000000c 	.word	0x2000000c
 80027e8:	20000008 	.word	0x20000008

080027ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027f0:	4b06      	ldr	r3, [pc, #24]	@ (800280c <HAL_IncTick+0x20>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	461a      	mov	r2, r3
 80027f6:	4b06      	ldr	r3, [pc, #24]	@ (8002810 <HAL_IncTick+0x24>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4413      	add	r3, r2
 80027fc:	4a04      	ldr	r2, [pc, #16]	@ (8002810 <HAL_IncTick+0x24>)
 80027fe:	6013      	str	r3, [r2, #0]
}
 8002800:	bf00      	nop
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	2000000c 	.word	0x2000000c
 8002810:	20000ce4 	.word	0x20000ce4

08002814 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return uwTick;
 8002818:	4b03      	ldr	r3, [pc, #12]	@ (8002828 <HAL_GetTick+0x14>)
 800281a:	681b      	ldr	r3, [r3, #0]
}
 800281c:	4618      	mov	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	20000ce4 	.word	0x20000ce4

0800282c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002834:	f7ff ffee 	bl	8002814 <HAL_GetTick>
 8002838:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002844:	d005      	beq.n	8002852 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002846:	4b0a      	ldr	r3, [pc, #40]	@ (8002870 <HAL_Delay+0x44>)
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	461a      	mov	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	4413      	add	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002852:	bf00      	nop
 8002854:	f7ff ffde 	bl	8002814 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	429a      	cmp	r2, r3
 8002862:	d8f7      	bhi.n	8002854 <HAL_Delay+0x28>
  {
  }
}
 8002864:	bf00      	nop
 8002866:	bf00      	nop
 8002868:	3710      	adds	r7, #16
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	2000000c 	.word	0x2000000c

08002874 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f003 0307 	and.w	r3, r3, #7
 8002882:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002884:	4b0c      	ldr	r3, [pc, #48]	@ (80028b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800288a:	68ba      	ldr	r2, [r7, #8]
 800288c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002890:	4013      	ands	r3, r2
 8002892:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800289c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028a6:	4a04      	ldr	r2, [pc, #16]	@ (80028b8 <__NVIC_SetPriorityGrouping+0x44>)
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	60d3      	str	r3, [r2, #12]
}
 80028ac:	bf00      	nop
 80028ae:	3714      	adds	r7, #20
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	e000ed00 	.word	0xe000ed00

080028bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028c0:	4b04      	ldr	r3, [pc, #16]	@ (80028d4 <__NVIC_GetPriorityGrouping+0x18>)
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	0a1b      	lsrs	r3, r3, #8
 80028c6:	f003 0307 	and.w	r3, r3, #7
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr
 80028d4:	e000ed00 	.word	0xe000ed00

080028d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	4603      	mov	r3, r0
 80028e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	db0b      	blt.n	8002902 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ea:	79fb      	ldrb	r3, [r7, #7]
 80028ec:	f003 021f 	and.w	r2, r3, #31
 80028f0:	4907      	ldr	r1, [pc, #28]	@ (8002910 <__NVIC_EnableIRQ+0x38>)
 80028f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f6:	095b      	lsrs	r3, r3, #5
 80028f8:	2001      	movs	r0, #1
 80028fa:	fa00 f202 	lsl.w	r2, r0, r2
 80028fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	e000e100 	.word	0xe000e100

08002914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	6039      	str	r1, [r7, #0]
 800291e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002924:	2b00      	cmp	r3, #0
 8002926:	db0a      	blt.n	800293e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	b2da      	uxtb	r2, r3
 800292c:	490c      	ldr	r1, [pc, #48]	@ (8002960 <__NVIC_SetPriority+0x4c>)
 800292e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002932:	0112      	lsls	r2, r2, #4
 8002934:	b2d2      	uxtb	r2, r2
 8002936:	440b      	add	r3, r1
 8002938:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800293c:	e00a      	b.n	8002954 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	b2da      	uxtb	r2, r3
 8002942:	4908      	ldr	r1, [pc, #32]	@ (8002964 <__NVIC_SetPriority+0x50>)
 8002944:	79fb      	ldrb	r3, [r7, #7]
 8002946:	f003 030f 	and.w	r3, r3, #15
 800294a:	3b04      	subs	r3, #4
 800294c:	0112      	lsls	r2, r2, #4
 800294e:	b2d2      	uxtb	r2, r2
 8002950:	440b      	add	r3, r1
 8002952:	761a      	strb	r2, [r3, #24]
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	e000e100 	.word	0xe000e100
 8002964:	e000ed00 	.word	0xe000ed00

08002968 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002968:	b480      	push	{r7}
 800296a:	b089      	sub	sp, #36	@ 0x24
 800296c:	af00      	add	r7, sp, #0
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	60b9      	str	r1, [r7, #8]
 8002972:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	f1c3 0307 	rsb	r3, r3, #7
 8002982:	2b04      	cmp	r3, #4
 8002984:	bf28      	it	cs
 8002986:	2304      	movcs	r3, #4
 8002988:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	3304      	adds	r3, #4
 800298e:	2b06      	cmp	r3, #6
 8002990:	d902      	bls.n	8002998 <NVIC_EncodePriority+0x30>
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	3b03      	subs	r3, #3
 8002996:	e000      	b.n	800299a <NVIC_EncodePriority+0x32>
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800299c:	f04f 32ff 	mov.w	r2, #4294967295
 80029a0:	69bb      	ldr	r3, [r7, #24]
 80029a2:	fa02 f303 	lsl.w	r3, r2, r3
 80029a6:	43da      	mvns	r2, r3
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	401a      	ands	r2, r3
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029b0:	f04f 31ff 	mov.w	r1, #4294967295
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ba:	43d9      	mvns	r1, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029c0:	4313      	orrs	r3, r2
         );
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3724      	adds	r7, #36	@ 0x24
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
	...

080029d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3b01      	subs	r3, #1
 80029dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029e0:	d301      	bcc.n	80029e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029e2:	2301      	movs	r3, #1
 80029e4:	e00f      	b.n	8002a06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002a10 <SysTick_Config+0x40>)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	3b01      	subs	r3, #1
 80029ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ee:	210f      	movs	r1, #15
 80029f0:	f04f 30ff 	mov.w	r0, #4294967295
 80029f4:	f7ff ff8e 	bl	8002914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029f8:	4b05      	ldr	r3, [pc, #20]	@ (8002a10 <SysTick_Config+0x40>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029fe:	4b04      	ldr	r3, [pc, #16]	@ (8002a10 <SysTick_Config+0x40>)
 8002a00:	2207      	movs	r2, #7
 8002a02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	e000e010 	.word	0xe000e010

08002a14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f7ff ff29 	bl	8002874 <__NVIC_SetPriorityGrouping>
}
 8002a22:	bf00      	nop
 8002a24:	3708      	adds	r7, #8
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b086      	sub	sp, #24
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	4603      	mov	r3, r0
 8002a32:	60b9      	str	r1, [r7, #8]
 8002a34:	607a      	str	r2, [r7, #4]
 8002a36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a3c:	f7ff ff3e 	bl	80028bc <__NVIC_GetPriorityGrouping>
 8002a40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	68b9      	ldr	r1, [r7, #8]
 8002a46:	6978      	ldr	r0, [r7, #20]
 8002a48:	f7ff ff8e 	bl	8002968 <NVIC_EncodePriority>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a52:	4611      	mov	r1, r2
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff ff5d 	bl	8002914 <__NVIC_SetPriority>
}
 8002a5a:	bf00      	nop
 8002a5c:	3718      	adds	r7, #24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b082      	sub	sp, #8
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	4603      	mov	r3, r0
 8002a6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7ff ff31 	bl	80028d8 <__NVIC_EnableIRQ>
}
 8002a76:	bf00      	nop
 8002a78:	3708      	adds	r7, #8
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b082      	sub	sp, #8
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f7ff ffa2 	bl	80029d0 <SysTick_Config>
 8002a8c:	4603      	mov	r3, r0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
	...

08002a98 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e08a      	b.n	8002bc0 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d106      	bne.n	8002ac2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2220      	movs	r2, #32
 8002ab8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	f7ff fc27 	bl	8002310 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	60bb      	str	r3, [r7, #8]
 8002ac6:	4b40      	ldr	r3, [pc, #256]	@ (8002bc8 <HAL_ETH_Init+0x130>)
 8002ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aca:	4a3f      	ldr	r2, [pc, #252]	@ (8002bc8 <HAL_ETH_Init+0x130>)
 8002acc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ad0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ad2:	4b3d      	ldr	r3, [pc, #244]	@ (8002bc8 <HAL_ETH_Init+0x130>)
 8002ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ada:	60bb      	str	r3, [r7, #8]
 8002adc:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002ade:	4b3b      	ldr	r3, [pc, #236]	@ (8002bcc <HAL_ETH_Init+0x134>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	4a3a      	ldr	r2, [pc, #232]	@ (8002bcc <HAL_ETH_Init+0x134>)
 8002ae4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002ae8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002aea:	4b38      	ldr	r3, [pc, #224]	@ (8002bcc <HAL_ETH_Init+0x134>)
 8002aec:	685a      	ldr	r2, [r3, #4]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	4936      	ldr	r1, [pc, #216]	@ (8002bcc <HAL_ETH_Init+0x134>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002af8:	4b34      	ldr	r3, [pc, #208]	@ (8002bcc <HAL_ETH_Init+0x134>)
 8002afa:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	6812      	ldr	r2, [r2, #0]
 8002b0a:	f043 0301 	orr.w	r3, r3, #1
 8002b0e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b12:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b14:	f7ff fe7e 	bl	8002814 <HAL_GetTick>
 8002b18:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002b1a:	e011      	b.n	8002b40 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002b1c:	f7ff fe7a 	bl	8002814 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002b2a:	d909      	bls.n	8002b40 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2204      	movs	r2, #4
 8002b30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	22e0      	movs	r2, #224	@ 0xe0
 8002b38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e03f      	b.n	8002bc0 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1e4      	bne.n	8002b1c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 f97a 	bl	8002e4c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f000 fa25 	bl	8002fa8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 fa7b 	bl	800305a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	461a      	mov	r2, r3
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f000 f9e3 	bl	8002f38 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002b80:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	6812      	ldr	r2, [r2, #0]
 8002b8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b92:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002b96:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002baa:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2210      	movs	r2, #16
 8002bba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002bbe:	2300      	movs	r3, #0
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3710      	adds	r7, #16
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40023800 	.word	0x40023800
 8002bcc:	40013800 	.word	0x40013800

08002bd0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002be2:	68fa      	ldr	r2, [r7, #12]
 8002be4:	4b53      	ldr	r3, [pc, #332]	@ (8002d34 <ETH_SetMACConfig+0x164>)
 8002be6:	4013      	ands	r3, r2
 8002be8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	7b9b      	ldrb	r3, [r3, #14]
 8002bee:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	7c12      	ldrb	r2, [r2, #16]
 8002bf4:	2a00      	cmp	r2, #0
 8002bf6:	d102      	bne.n	8002bfe <ETH_SetMACConfig+0x2e>
 8002bf8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002bfc:	e000      	b.n	8002c00 <ETH_SetMACConfig+0x30>
 8002bfe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002c00:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	7c52      	ldrb	r2, [r2, #17]
 8002c06:	2a00      	cmp	r2, #0
 8002c08:	d102      	bne.n	8002c10 <ETH_SetMACConfig+0x40>
 8002c0a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002c0e:	e000      	b.n	8002c12 <ETH_SetMACConfig+0x42>
 8002c10:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002c12:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002c18:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	7fdb      	ldrb	r3, [r3, #31]
 8002c1e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002c20:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002c26:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	7f92      	ldrb	r2, [r2, #30]
 8002c2c:	2a00      	cmp	r2, #0
 8002c2e:	d102      	bne.n	8002c36 <ETH_SetMACConfig+0x66>
 8002c30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c34:	e000      	b.n	8002c38 <ETH_SetMACConfig+0x68>
 8002c36:	2200      	movs	r2, #0
                        macconf->Speed |
 8002c38:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	7f1b      	ldrb	r3, [r3, #28]
 8002c3e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002c40:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002c46:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	791b      	ldrb	r3, [r3, #4]
 8002c4c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002c4e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002c50:	683a      	ldr	r2, [r7, #0]
 8002c52:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002c56:	2a00      	cmp	r2, #0
 8002c58:	d102      	bne.n	8002c60 <ETH_SetMACConfig+0x90>
 8002c5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c5e:	e000      	b.n	8002c62 <ETH_SetMACConfig+0x92>
 8002c60:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002c62:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	7bdb      	ldrb	r3, [r3, #15]
 8002c68:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002c6a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002c70:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002c78:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c92:	2001      	movs	r0, #1
 8002c94:	f7ff fdca 	bl	800282c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	68fa      	ldr	r2, [r7, #12]
 8002c9e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002ca8:	68fa      	ldr	r2, [r7, #12]
 8002caa:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002cae:	4013      	ands	r3, r2
 8002cb0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cb6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002cb8:	683a      	ldr	r2, [r7, #0]
 8002cba:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002cbe:	2a00      	cmp	r2, #0
 8002cc0:	d101      	bne.n	8002cc6 <ETH_SetMACConfig+0xf6>
 8002cc2:	2280      	movs	r2, #128	@ 0x80
 8002cc4:	e000      	b.n	8002cc8 <ETH_SetMACConfig+0xf8>
 8002cc6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002cc8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002cce:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002cd0:	683a      	ldr	r2, [r7, #0]
 8002cd2:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8002cd6:	2a01      	cmp	r2, #1
 8002cd8:	d101      	bne.n	8002cde <ETH_SetMACConfig+0x10e>
 8002cda:	2208      	movs	r2, #8
 8002cdc:	e000      	b.n	8002ce0 <ETH_SetMACConfig+0x110>
 8002cde:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002ce0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002ce2:	683a      	ldr	r2, [r7, #0]
 8002ce4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002ce8:	2a01      	cmp	r2, #1
 8002cea:	d101      	bne.n	8002cf0 <ETH_SetMACConfig+0x120>
 8002cec:	2204      	movs	r2, #4
 8002cee:	e000      	b.n	8002cf2 <ETH_SetMACConfig+0x122>
 8002cf0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002cf2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8002cfa:	2a01      	cmp	r2, #1
 8002cfc:	d101      	bne.n	8002d02 <ETH_SetMACConfig+0x132>
 8002cfe:	2202      	movs	r2, #2
 8002d00:	e000      	b.n	8002d04 <ETH_SetMACConfig+0x134>
 8002d02:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002d04:	4313      	orrs	r3, r2
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	68fa      	ldr	r2, [r7, #12]
 8002d12:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d1c:	2001      	movs	r0, #1
 8002d1e:	f7ff fd85 	bl	800282c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68fa      	ldr	r2, [r7, #12]
 8002d28:	619a      	str	r2, [r3, #24]
}
 8002d2a:	bf00      	nop
 8002d2c:	3710      	adds	r7, #16
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	fd20810f 	.word	0xfd20810f

08002d38 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002d4e:	68fa      	ldr	r2, [r7, #12]
 8002d50:	4b3d      	ldr	r3, [pc, #244]	@ (8002e48 <ETH_SetDMAConfig+0x110>)
 8002d52:	4013      	ands	r3, r2
 8002d54:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	7b1b      	ldrb	r3, [r3, #12]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d102      	bne.n	8002d64 <ETH_SetDMAConfig+0x2c>
 8002d5e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002d62:	e000      	b.n	8002d66 <ETH_SetDMAConfig+0x2e>
 8002d64:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	7b5b      	ldrb	r3, [r3, #13]
 8002d6a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002d6c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002d6e:	683a      	ldr	r2, [r7, #0]
 8002d70:	7f52      	ldrb	r2, [r2, #29]
 8002d72:	2a00      	cmp	r2, #0
 8002d74:	d102      	bne.n	8002d7c <ETH_SetDMAConfig+0x44>
 8002d76:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002d7a:	e000      	b.n	8002d7e <ETH_SetDMAConfig+0x46>
 8002d7c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002d7e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	7b9b      	ldrb	r3, [r3, #14]
 8002d84:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002d86:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002d8c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	7f1b      	ldrb	r3, [r3, #28]
 8002d92:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002d94:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	7f9b      	ldrb	r3, [r3, #30]
 8002d9a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002d9c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002da2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002daa:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002dac:	4313      	orrs	r3, r2
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002dce:	2001      	movs	r0, #1
 8002dd0:	f7ff fd2c 	bl	800282c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ddc:	461a      	mov	r2, r3
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	791b      	ldrb	r3, [r3, #4]
 8002de6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002dec:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002df2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002df8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002e00:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002e02:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e08:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002e0a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002e10:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	6812      	ldr	r2, [r2, #0]
 8002e16:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002e1a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e1e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002e2c:	2001      	movs	r0, #1
 8002e2e:	f7ff fcfd 	bl	800282c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6013      	str	r3, [r2, #0]
}
 8002e40:	bf00      	nop
 8002e42:	3710      	adds	r7, #16
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	f8de3f23 	.word	0xf8de3f23

08002e4c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b0a6      	sub	sp, #152	@ 0x98
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002e54:	2301      	movs	r3, #1
 8002e56:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002e60:	2300      	movs	r3, #0
 8002e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002e64:	2300      	movs	r3, #0
 8002e66:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002e70:	2300      	movs	r3, #0
 8002e72:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002e76:	2301      	movs	r3, #1
 8002e78:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002e82:	2300      	movs	r3, #0
 8002e84:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002e92:	2300      	movs	r3, #0
 8002e94:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002eb4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002eba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002ec6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002eca:	4619      	mov	r1, r3
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f7ff fe7f 	bl	8002bd0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002eda:	2301      	movs	r3, #1
 8002edc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002efe:	2301      	movs	r3, #1
 8002f00:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002f02:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002f06:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002f08:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002f0c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002f0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f12:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002f14:	2301      	movs	r3, #1
 8002f16:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002f22:	f107 0308 	add.w	r3, r7, #8
 8002f26:	4619      	mov	r1, r3
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f7ff ff05 	bl	8002d38 <ETH_SetDMAConfig>
}
 8002f2e:	bf00      	nop
 8002f30:	3798      	adds	r7, #152	@ 0x98
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
	...

08002f38 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b087      	sub	sp, #28
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	3305      	adds	r3, #5
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	021b      	lsls	r3, r3, #8
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	3204      	adds	r2, #4
 8002f50:	7812      	ldrb	r2, [r2, #0]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002f56:	68ba      	ldr	r2, [r7, #8]
 8002f58:	4b11      	ldr	r3, [pc, #68]	@ (8002fa0 <ETH_MACAddressConfig+0x68>)
 8002f5a:	4413      	add	r3, r2
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	3303      	adds	r3, #3
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	061a      	lsls	r2, r3, #24
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	3302      	adds	r3, #2
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	041b      	lsls	r3, r3, #16
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3301      	adds	r3, #1
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	021b      	lsls	r3, r3, #8
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	7812      	ldrb	r2, [r2, #0]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002f86:	68ba      	ldr	r2, [r7, #8]
 8002f88:	4b06      	ldr	r3, [pc, #24]	@ (8002fa4 <ETH_MACAddressConfig+0x6c>)
 8002f8a:	4413      	add	r3, r2
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	6013      	str	r3, [r2, #0]
}
 8002f92:	bf00      	nop
 8002f94:	371c      	adds	r7, #28
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	40028040 	.word	0x40028040
 8002fa4:	40028044 	.word	0x40028044

08002fa8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	60fb      	str	r3, [r7, #12]
 8002fb4:	e03e      	b.n	8003034 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	68d9      	ldr	r1, [r3, #12]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	4413      	add	r3, r2
 8002fc2:	00db      	lsls	r3, r3, #3
 8002fc4:	440b      	add	r3, r1
 8002fc6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002fe0:	68b9      	ldr	r1, [r7, #8]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	3206      	adds	r2, #6
 8002fe8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d80c      	bhi.n	8003018 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	68d9      	ldr	r1, [r3, #12]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	1c5a      	adds	r2, r3, #1
 8003006:	4613      	mov	r3, r2
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	4413      	add	r3, r2
 800300c:	00db      	lsls	r3, r3, #3
 800300e:	440b      	add	r3, r1
 8003010:	461a      	mov	r2, r3
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	60da      	str	r2, [r3, #12]
 8003016:	e004      	b.n	8003022 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	461a      	mov	r2, r3
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	3301      	adds	r3, #1
 8003032:	60fb      	str	r3, [r7, #12]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2b03      	cmp	r3, #3
 8003038:	d9bd      	bls.n	8002fb6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	68da      	ldr	r2, [r3, #12]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800304c:	611a      	str	r2, [r3, #16]
}
 800304e:	bf00      	nop
 8003050:	3714      	adds	r7, #20
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr

0800305a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800305a:	b480      	push	{r7}
 800305c:	b085      	sub	sp, #20
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003062:	2300      	movs	r3, #0
 8003064:	60fb      	str	r3, [r7, #12]
 8003066:	e048      	b.n	80030fa <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6919      	ldr	r1, [r3, #16]
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	4613      	mov	r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	4413      	add	r3, r2
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	440b      	add	r3, r1
 8003078:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	2200      	movs	r2, #0
 800307e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2200      	movs	r2, #0
 8003084:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	2200      	movs	r2, #0
 800308a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2200      	movs	r2, #0
 8003090:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	2200      	movs	r2, #0
 8003096:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	2200      	movs	r2, #0
 800309c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80030a4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	695b      	ldr	r3, [r3, #20]
 80030aa:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80030be:	68b9      	ldr	r1, [r7, #8]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	3212      	adds	r2, #18
 80030c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d80c      	bhi.n	80030ea <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6919      	ldr	r1, [r3, #16]
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	1c5a      	adds	r2, r3, #1
 80030d8:	4613      	mov	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	4413      	add	r3, r2
 80030de:	00db      	lsls	r3, r3, #3
 80030e0:	440b      	add	r3, r1
 80030e2:	461a      	mov	r2, r3
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	60da      	str	r2, [r3, #12]
 80030e8:	e004      	b.n	80030f4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	691b      	ldr	r3, [r3, #16]
 80030ee:	461a      	mov	r2, r3
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	3301      	adds	r3, #1
 80030f8:	60fb      	str	r3, [r7, #12]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2b03      	cmp	r3, #3
 80030fe:	d9b3      	bls.n	8003068 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2200      	movs	r2, #0
 8003116:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	691a      	ldr	r2, [r3, #16]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800312a:	60da      	str	r2, [r3, #12]
}
 800312c:	bf00      	nop
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003138:	b480      	push	{r7}
 800313a:	b089      	sub	sp, #36	@ 0x24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003142:	2300      	movs	r3, #0
 8003144:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003146:	2300      	movs	r3, #0
 8003148:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800314a:	2300      	movs	r3, #0
 800314c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800314e:	2300      	movs	r3, #0
 8003150:	61fb      	str	r3, [r7, #28]
 8003152:	e177      	b.n	8003444 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003154:	2201      	movs	r2, #1
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	4013      	ands	r3, r2
 8003166:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	429a      	cmp	r2, r3
 800316e:	f040 8166 	bne.w	800343e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f003 0303 	and.w	r3, r3, #3
 800317a:	2b01      	cmp	r3, #1
 800317c:	d005      	beq.n	800318a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003186:	2b02      	cmp	r3, #2
 8003188:	d130      	bne.n	80031ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	2203      	movs	r2, #3
 8003196:	fa02 f303 	lsl.w	r3, r2, r3
 800319a:	43db      	mvns	r3, r3
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	4013      	ands	r3, r2
 80031a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	68da      	ldr	r2, [r3, #12]
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	fa02 f303 	lsl.w	r3, r2, r3
 80031ae:	69ba      	ldr	r2, [r7, #24]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	69ba      	ldr	r2, [r7, #24]
 80031b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031c0:	2201      	movs	r2, #1
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	43db      	mvns	r3, r3
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	4013      	ands	r3, r2
 80031ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	091b      	lsrs	r3, r3, #4
 80031d6:	f003 0201 	and.w	r2, r3, #1
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f003 0303 	and.w	r3, r3, #3
 80031f4:	2b03      	cmp	r3, #3
 80031f6:	d017      	beq.n	8003228 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	2203      	movs	r2, #3
 8003204:	fa02 f303 	lsl.w	r3, r2, r3
 8003208:	43db      	mvns	r3, r3
 800320a:	69ba      	ldr	r2, [r7, #24]
 800320c:	4013      	ands	r3, r2
 800320e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	689a      	ldr	r2, [r3, #8]
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	005b      	lsls	r3, r3, #1
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	4313      	orrs	r3, r2
 8003220:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f003 0303 	and.w	r3, r3, #3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d123      	bne.n	800327c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	08da      	lsrs	r2, r3, #3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	3208      	adds	r2, #8
 800323c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003240:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	f003 0307 	and.w	r3, r3, #7
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	220f      	movs	r2, #15
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	43db      	mvns	r3, r3
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	4013      	ands	r3, r2
 8003256:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	691a      	ldr	r2, [r3, #16]
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	4313      	orrs	r3, r2
 800326c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	08da      	lsrs	r2, r3, #3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	3208      	adds	r2, #8
 8003276:	69b9      	ldr	r1, [r7, #24]
 8003278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	2203      	movs	r2, #3
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	43db      	mvns	r3, r3
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	4013      	ands	r3, r2
 8003292:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f003 0203 	and.w	r2, r3, #3
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f000 80c0 	beq.w	800343e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032be:	2300      	movs	r3, #0
 80032c0:	60fb      	str	r3, [r7, #12]
 80032c2:	4b66      	ldr	r3, [pc, #408]	@ (800345c <HAL_GPIO_Init+0x324>)
 80032c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c6:	4a65      	ldr	r2, [pc, #404]	@ (800345c <HAL_GPIO_Init+0x324>)
 80032c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80032ce:	4b63      	ldr	r3, [pc, #396]	@ (800345c <HAL_GPIO_Init+0x324>)
 80032d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032d6:	60fb      	str	r3, [r7, #12]
 80032d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032da:	4a61      	ldr	r2, [pc, #388]	@ (8003460 <HAL_GPIO_Init+0x328>)
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	089b      	lsrs	r3, r3, #2
 80032e0:	3302      	adds	r3, #2
 80032e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	f003 0303 	and.w	r3, r3, #3
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	220f      	movs	r2, #15
 80032f2:	fa02 f303 	lsl.w	r3, r2, r3
 80032f6:	43db      	mvns	r3, r3
 80032f8:	69ba      	ldr	r2, [r7, #24]
 80032fa:	4013      	ands	r3, r2
 80032fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a58      	ldr	r2, [pc, #352]	@ (8003464 <HAL_GPIO_Init+0x32c>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d037      	beq.n	8003376 <HAL_GPIO_Init+0x23e>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a57      	ldr	r2, [pc, #348]	@ (8003468 <HAL_GPIO_Init+0x330>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d031      	beq.n	8003372 <HAL_GPIO_Init+0x23a>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a56      	ldr	r2, [pc, #344]	@ (800346c <HAL_GPIO_Init+0x334>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d02b      	beq.n	800336e <HAL_GPIO_Init+0x236>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a55      	ldr	r2, [pc, #340]	@ (8003470 <HAL_GPIO_Init+0x338>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d025      	beq.n	800336a <HAL_GPIO_Init+0x232>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a54      	ldr	r2, [pc, #336]	@ (8003474 <HAL_GPIO_Init+0x33c>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d01f      	beq.n	8003366 <HAL_GPIO_Init+0x22e>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a53      	ldr	r2, [pc, #332]	@ (8003478 <HAL_GPIO_Init+0x340>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d019      	beq.n	8003362 <HAL_GPIO_Init+0x22a>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a52      	ldr	r2, [pc, #328]	@ (800347c <HAL_GPIO_Init+0x344>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d013      	beq.n	800335e <HAL_GPIO_Init+0x226>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a51      	ldr	r2, [pc, #324]	@ (8003480 <HAL_GPIO_Init+0x348>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d00d      	beq.n	800335a <HAL_GPIO_Init+0x222>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a50      	ldr	r2, [pc, #320]	@ (8003484 <HAL_GPIO_Init+0x34c>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d007      	beq.n	8003356 <HAL_GPIO_Init+0x21e>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a4f      	ldr	r2, [pc, #316]	@ (8003488 <HAL_GPIO_Init+0x350>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d101      	bne.n	8003352 <HAL_GPIO_Init+0x21a>
 800334e:	2309      	movs	r3, #9
 8003350:	e012      	b.n	8003378 <HAL_GPIO_Init+0x240>
 8003352:	230a      	movs	r3, #10
 8003354:	e010      	b.n	8003378 <HAL_GPIO_Init+0x240>
 8003356:	2308      	movs	r3, #8
 8003358:	e00e      	b.n	8003378 <HAL_GPIO_Init+0x240>
 800335a:	2307      	movs	r3, #7
 800335c:	e00c      	b.n	8003378 <HAL_GPIO_Init+0x240>
 800335e:	2306      	movs	r3, #6
 8003360:	e00a      	b.n	8003378 <HAL_GPIO_Init+0x240>
 8003362:	2305      	movs	r3, #5
 8003364:	e008      	b.n	8003378 <HAL_GPIO_Init+0x240>
 8003366:	2304      	movs	r3, #4
 8003368:	e006      	b.n	8003378 <HAL_GPIO_Init+0x240>
 800336a:	2303      	movs	r3, #3
 800336c:	e004      	b.n	8003378 <HAL_GPIO_Init+0x240>
 800336e:	2302      	movs	r3, #2
 8003370:	e002      	b.n	8003378 <HAL_GPIO_Init+0x240>
 8003372:	2301      	movs	r3, #1
 8003374:	e000      	b.n	8003378 <HAL_GPIO_Init+0x240>
 8003376:	2300      	movs	r3, #0
 8003378:	69fa      	ldr	r2, [r7, #28]
 800337a:	f002 0203 	and.w	r2, r2, #3
 800337e:	0092      	lsls	r2, r2, #2
 8003380:	4093      	lsls	r3, r2
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4313      	orrs	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003388:	4935      	ldr	r1, [pc, #212]	@ (8003460 <HAL_GPIO_Init+0x328>)
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	089b      	lsrs	r3, r3, #2
 800338e:	3302      	adds	r3, #2
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003396:	4b3d      	ldr	r3, [pc, #244]	@ (800348c <HAL_GPIO_Init+0x354>)
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	43db      	mvns	r3, r3
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	4013      	ands	r3, r2
 80033a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d003      	beq.n	80033ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033ba:	4a34      	ldr	r2, [pc, #208]	@ (800348c <HAL_GPIO_Init+0x354>)
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033c0:	4b32      	ldr	r3, [pc, #200]	@ (800348c <HAL_GPIO_Init+0x354>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	43db      	mvns	r3, r3
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	4013      	ands	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d003      	beq.n	80033e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033e4:	4a29      	ldr	r2, [pc, #164]	@ (800348c <HAL_GPIO_Init+0x354>)
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033ea:	4b28      	ldr	r3, [pc, #160]	@ (800348c <HAL_GPIO_Init+0x354>)
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	43db      	mvns	r3, r3
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	4013      	ands	r3, r2
 80033f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d003      	beq.n	800340e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	4313      	orrs	r3, r2
 800340c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800340e:	4a1f      	ldr	r2, [pc, #124]	@ (800348c <HAL_GPIO_Init+0x354>)
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003414:	4b1d      	ldr	r3, [pc, #116]	@ (800348c <HAL_GPIO_Init+0x354>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	43db      	mvns	r3, r3
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4013      	ands	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d003      	beq.n	8003438 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	4313      	orrs	r3, r2
 8003436:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003438:	4a14      	ldr	r2, [pc, #80]	@ (800348c <HAL_GPIO_Init+0x354>)
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	3301      	adds	r3, #1
 8003442:	61fb      	str	r3, [r7, #28]
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	2b0f      	cmp	r3, #15
 8003448:	f67f ae84 	bls.w	8003154 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800344c:	bf00      	nop
 800344e:	bf00      	nop
 8003450:	3724      	adds	r7, #36	@ 0x24
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	40023800 	.word	0x40023800
 8003460:	40013800 	.word	0x40013800
 8003464:	40020000 	.word	0x40020000
 8003468:	40020400 	.word	0x40020400
 800346c:	40020800 	.word	0x40020800
 8003470:	40020c00 	.word	0x40020c00
 8003474:	40021000 	.word	0x40021000
 8003478:	40021400 	.word	0x40021400
 800347c:	40021800 	.word	0x40021800
 8003480:	40021c00 	.word	0x40021c00
 8003484:	40022000 	.word	0x40022000
 8003488:	40022400 	.word	0x40022400
 800348c:	40013c00 	.word	0x40013c00

08003490 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	460b      	mov	r3, r1
 800349a:	807b      	strh	r3, [r7, #2]
 800349c:	4613      	mov	r3, r2
 800349e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034a0:	787b      	ldrb	r3, [r7, #1]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d003      	beq.n	80034ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034a6:	887a      	ldrh	r2, [r7, #2]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034ac:	e003      	b.n	80034b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034ae:	887b      	ldrh	r3, [r7, #2]
 80034b0:	041a      	lsls	r2, r3, #16
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	619a      	str	r2, [r3, #24]
}
 80034b6:	bf00      	nop
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
	...

080034c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	4603      	mov	r3, r0
 80034cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80034ce:	4b08      	ldr	r3, [pc, #32]	@ (80034f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034d0:	695a      	ldr	r2, [r3, #20]
 80034d2:	88fb      	ldrh	r3, [r7, #6]
 80034d4:	4013      	ands	r3, r2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d006      	beq.n	80034e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034da:	4a05      	ldr	r2, [pc, #20]	@ (80034f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034dc:	88fb      	ldrh	r3, [r7, #6]
 80034de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034e0:	88fb      	ldrh	r3, [r7, #6]
 80034e2:	4618      	mov	r0, r3
 80034e4:	f7fe fe96 	bl	8002214 <HAL_GPIO_EXTI_Callback>
  }
}
 80034e8:	bf00      	nop
 80034ea:	3708      	adds	r7, #8
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	40013c00 	.word	0x40013c00

080034f4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af02      	add	r7, sp, #8
 80034fa:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e101      	b.n	800370a <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b00      	cmp	r3, #0
 8003516:	d106      	bne.n	8003526 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f7ff f84b 	bl	80025bc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2203      	movs	r2, #3
 800352a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003534:	d102      	bne.n	800353c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4618      	mov	r0, r3
 8003542:	f001 fb51 	bl	8004be8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6818      	ldr	r0, [r3, #0]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	7c1a      	ldrb	r2, [r3, #16]
 800354e:	f88d 2000 	strb.w	r2, [sp]
 8003552:	3304      	adds	r3, #4
 8003554:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003556:	f001 fae3 	bl	8004b20 <USB_CoreInit>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d005      	beq.n	800356c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2202      	movs	r2, #2
 8003564:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e0ce      	b.n	800370a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2100      	movs	r1, #0
 8003572:	4618      	mov	r0, r3
 8003574:	f001 fb49 	bl	8004c0a <USB_SetCurrentMode>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d005      	beq.n	800358a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2202      	movs	r2, #2
 8003582:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e0bf      	b.n	800370a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800358a:	2300      	movs	r3, #0
 800358c:	73fb      	strb	r3, [r7, #15]
 800358e:	e04a      	b.n	8003626 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003590:	7bfa      	ldrb	r2, [r7, #15]
 8003592:	6879      	ldr	r1, [r7, #4]
 8003594:	4613      	mov	r3, r2
 8003596:	00db      	lsls	r3, r3, #3
 8003598:	4413      	add	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	440b      	add	r3, r1
 800359e:	3315      	adds	r3, #21
 80035a0:	2201      	movs	r2, #1
 80035a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80035a4:	7bfa      	ldrb	r2, [r7, #15]
 80035a6:	6879      	ldr	r1, [r7, #4]
 80035a8:	4613      	mov	r3, r2
 80035aa:	00db      	lsls	r3, r3, #3
 80035ac:	4413      	add	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	440b      	add	r3, r1
 80035b2:	3314      	adds	r3, #20
 80035b4:	7bfa      	ldrb	r2, [r7, #15]
 80035b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80035b8:	7bfa      	ldrb	r2, [r7, #15]
 80035ba:	7bfb      	ldrb	r3, [r7, #15]
 80035bc:	b298      	uxth	r0, r3
 80035be:	6879      	ldr	r1, [r7, #4]
 80035c0:	4613      	mov	r3, r2
 80035c2:	00db      	lsls	r3, r3, #3
 80035c4:	4413      	add	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	440b      	add	r3, r1
 80035ca:	332e      	adds	r3, #46	@ 0x2e
 80035cc:	4602      	mov	r2, r0
 80035ce:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80035d0:	7bfa      	ldrb	r2, [r7, #15]
 80035d2:	6879      	ldr	r1, [r7, #4]
 80035d4:	4613      	mov	r3, r2
 80035d6:	00db      	lsls	r3, r3, #3
 80035d8:	4413      	add	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	3318      	adds	r3, #24
 80035e0:	2200      	movs	r2, #0
 80035e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80035e4:	7bfa      	ldrb	r2, [r7, #15]
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	4613      	mov	r3, r2
 80035ea:	00db      	lsls	r3, r3, #3
 80035ec:	4413      	add	r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	440b      	add	r3, r1
 80035f2:	331c      	adds	r3, #28
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80035f8:	7bfa      	ldrb	r2, [r7, #15]
 80035fa:	6879      	ldr	r1, [r7, #4]
 80035fc:	4613      	mov	r3, r2
 80035fe:	00db      	lsls	r3, r3, #3
 8003600:	4413      	add	r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	440b      	add	r3, r1
 8003606:	3320      	adds	r3, #32
 8003608:	2200      	movs	r2, #0
 800360a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800360c:	7bfa      	ldrb	r2, [r7, #15]
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	4613      	mov	r3, r2
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	4413      	add	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	3324      	adds	r3, #36	@ 0x24
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003620:	7bfb      	ldrb	r3, [r7, #15]
 8003622:	3301      	adds	r3, #1
 8003624:	73fb      	strb	r3, [r7, #15]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	791b      	ldrb	r3, [r3, #4]
 800362a:	7bfa      	ldrb	r2, [r7, #15]
 800362c:	429a      	cmp	r2, r3
 800362e:	d3af      	bcc.n	8003590 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003630:	2300      	movs	r3, #0
 8003632:	73fb      	strb	r3, [r7, #15]
 8003634:	e044      	b.n	80036c0 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003636:	7bfa      	ldrb	r2, [r7, #15]
 8003638:	6879      	ldr	r1, [r7, #4]
 800363a:	4613      	mov	r3, r2
 800363c:	00db      	lsls	r3, r3, #3
 800363e:	4413      	add	r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	440b      	add	r3, r1
 8003644:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003648:	2200      	movs	r2, #0
 800364a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800364c:	7bfa      	ldrb	r2, [r7, #15]
 800364e:	6879      	ldr	r1, [r7, #4]
 8003650:	4613      	mov	r3, r2
 8003652:	00db      	lsls	r3, r3, #3
 8003654:	4413      	add	r3, r2
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	440b      	add	r3, r1
 800365a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800365e:	7bfa      	ldrb	r2, [r7, #15]
 8003660:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003662:	7bfa      	ldrb	r2, [r7, #15]
 8003664:	6879      	ldr	r1, [r7, #4]
 8003666:	4613      	mov	r3, r2
 8003668:	00db      	lsls	r3, r3, #3
 800366a:	4413      	add	r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	440b      	add	r3, r1
 8003670:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003674:	2200      	movs	r2, #0
 8003676:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003678:	7bfa      	ldrb	r2, [r7, #15]
 800367a:	6879      	ldr	r1, [r7, #4]
 800367c:	4613      	mov	r3, r2
 800367e:	00db      	lsls	r3, r3, #3
 8003680:	4413      	add	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	440b      	add	r3, r1
 8003686:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800368a:	2200      	movs	r2, #0
 800368c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800368e:	7bfa      	ldrb	r2, [r7, #15]
 8003690:	6879      	ldr	r1, [r7, #4]
 8003692:	4613      	mov	r3, r2
 8003694:	00db      	lsls	r3, r3, #3
 8003696:	4413      	add	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	440b      	add	r3, r1
 800369c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80036a0:	2200      	movs	r2, #0
 80036a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80036a4:	7bfa      	ldrb	r2, [r7, #15]
 80036a6:	6879      	ldr	r1, [r7, #4]
 80036a8:	4613      	mov	r3, r2
 80036aa:	00db      	lsls	r3, r3, #3
 80036ac:	4413      	add	r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	440b      	add	r3, r1
 80036b2:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80036b6:	2200      	movs	r2, #0
 80036b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036ba:	7bfb      	ldrb	r3, [r7, #15]
 80036bc:	3301      	adds	r3, #1
 80036be:	73fb      	strb	r3, [r7, #15]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	791b      	ldrb	r3, [r3, #4]
 80036c4:	7bfa      	ldrb	r2, [r7, #15]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d3b5      	bcc.n	8003636 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6818      	ldr	r0, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	7c1a      	ldrb	r2, [r3, #16]
 80036d2:	f88d 2000 	strb.w	r2, [sp]
 80036d6:	3304      	adds	r3, #4
 80036d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036da:	f001 fae3 	bl	8004ca4 <USB_DevInit>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d005      	beq.n	80036f0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2202      	movs	r2, #2
 80036e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e00c      	b.n	800370a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4618      	mov	r0, r3
 8003704:	f001 fcab 	bl	800505e <USB_DevDisconnect>

  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
	...

08003714 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b086      	sub	sp, #24
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e267      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d075      	beq.n	800381e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003732:	4b88      	ldr	r3, [pc, #544]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f003 030c 	and.w	r3, r3, #12
 800373a:	2b04      	cmp	r3, #4
 800373c:	d00c      	beq.n	8003758 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800373e:	4b85      	ldr	r3, [pc, #532]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003746:	2b08      	cmp	r3, #8
 8003748:	d112      	bne.n	8003770 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800374a:	4b82      	ldr	r3, [pc, #520]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003752:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003756:	d10b      	bne.n	8003770 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003758:	4b7e      	ldr	r3, [pc, #504]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d05b      	beq.n	800381c <HAL_RCC_OscConfig+0x108>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d157      	bne.n	800381c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e242      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003778:	d106      	bne.n	8003788 <HAL_RCC_OscConfig+0x74>
 800377a:	4b76      	ldr	r3, [pc, #472]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a75      	ldr	r2, [pc, #468]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 8003780:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003784:	6013      	str	r3, [r2, #0]
 8003786:	e01d      	b.n	80037c4 <HAL_RCC_OscConfig+0xb0>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003790:	d10c      	bne.n	80037ac <HAL_RCC_OscConfig+0x98>
 8003792:	4b70      	ldr	r3, [pc, #448]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a6f      	ldr	r2, [pc, #444]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 8003798:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800379c:	6013      	str	r3, [r2, #0]
 800379e:	4b6d      	ldr	r3, [pc, #436]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a6c      	ldr	r2, [pc, #432]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 80037a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037a8:	6013      	str	r3, [r2, #0]
 80037aa:	e00b      	b.n	80037c4 <HAL_RCC_OscConfig+0xb0>
 80037ac:	4b69      	ldr	r3, [pc, #420]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a68      	ldr	r2, [pc, #416]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 80037b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037b6:	6013      	str	r3, [r2, #0]
 80037b8:	4b66      	ldr	r3, [pc, #408]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a65      	ldr	r2, [pc, #404]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 80037be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d013      	beq.n	80037f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037cc:	f7ff f822 	bl	8002814 <HAL_GetTick>
 80037d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037d2:	e008      	b.n	80037e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037d4:	f7ff f81e 	bl	8002814 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b64      	cmp	r3, #100	@ 0x64
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e207      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037e6:	4b5b      	ldr	r3, [pc, #364]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d0f0      	beq.n	80037d4 <HAL_RCC_OscConfig+0xc0>
 80037f2:	e014      	b.n	800381e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f4:	f7ff f80e 	bl	8002814 <HAL_GetTick>
 80037f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037fa:	e008      	b.n	800380e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037fc:	f7ff f80a 	bl	8002814 <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	2b64      	cmp	r3, #100	@ 0x64
 8003808:	d901      	bls.n	800380e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e1f3      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800380e:	4b51      	ldr	r3, [pc, #324]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d1f0      	bne.n	80037fc <HAL_RCC_OscConfig+0xe8>
 800381a:	e000      	b.n	800381e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800381c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d063      	beq.n	80038f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800382a:	4b4a      	ldr	r3, [pc, #296]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f003 030c 	and.w	r3, r3, #12
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00b      	beq.n	800384e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003836:	4b47      	ldr	r3, [pc, #284]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800383e:	2b08      	cmp	r3, #8
 8003840:	d11c      	bne.n	800387c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003842:	4b44      	ldr	r3, [pc, #272]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d116      	bne.n	800387c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800384e:	4b41      	ldr	r3, [pc, #260]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	2b00      	cmp	r3, #0
 8003858:	d005      	beq.n	8003866 <HAL_RCC_OscConfig+0x152>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d001      	beq.n	8003866 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e1c7      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003866:	4b3b      	ldr	r3, [pc, #236]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	00db      	lsls	r3, r3, #3
 8003874:	4937      	ldr	r1, [pc, #220]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 8003876:	4313      	orrs	r3, r2
 8003878:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800387a:	e03a      	b.n	80038f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d020      	beq.n	80038c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003884:	4b34      	ldr	r3, [pc, #208]	@ (8003958 <HAL_RCC_OscConfig+0x244>)
 8003886:	2201      	movs	r2, #1
 8003888:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800388a:	f7fe ffc3 	bl	8002814 <HAL_GetTick>
 800388e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003890:	e008      	b.n	80038a4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003892:	f7fe ffbf 	bl	8002814 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d901      	bls.n	80038a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e1a8      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d0f0      	beq.n	8003892 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038b0:	4b28      	ldr	r3, [pc, #160]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	691b      	ldr	r3, [r3, #16]
 80038bc:	00db      	lsls	r3, r3, #3
 80038be:	4925      	ldr	r1, [pc, #148]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	600b      	str	r3, [r1, #0]
 80038c4:	e015      	b.n	80038f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038c6:	4b24      	ldr	r3, [pc, #144]	@ (8003958 <HAL_RCC_OscConfig+0x244>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038cc:	f7fe ffa2 	bl	8002814 <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038d4:	f7fe ff9e 	bl	8002814 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b02      	cmp	r3, #2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e187      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1f0      	bne.n	80038d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0308 	and.w	r3, r3, #8
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d036      	beq.n	800396c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d016      	beq.n	8003934 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003906:	4b15      	ldr	r3, [pc, #84]	@ (800395c <HAL_RCC_OscConfig+0x248>)
 8003908:	2201      	movs	r2, #1
 800390a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800390c:	f7fe ff82 	bl	8002814 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003914:	f7fe ff7e 	bl	8002814 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b02      	cmp	r3, #2
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e167      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003926:	4b0b      	ldr	r3, [pc, #44]	@ (8003954 <HAL_RCC_OscConfig+0x240>)
 8003928:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d0f0      	beq.n	8003914 <HAL_RCC_OscConfig+0x200>
 8003932:	e01b      	b.n	800396c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003934:	4b09      	ldr	r3, [pc, #36]	@ (800395c <HAL_RCC_OscConfig+0x248>)
 8003936:	2200      	movs	r2, #0
 8003938:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800393a:	f7fe ff6b 	bl	8002814 <HAL_GetTick>
 800393e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003940:	e00e      	b.n	8003960 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003942:	f7fe ff67 	bl	8002814 <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	2b02      	cmp	r3, #2
 800394e:	d907      	bls.n	8003960 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003950:	2303      	movs	r3, #3
 8003952:	e150      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
 8003954:	40023800 	.word	0x40023800
 8003958:	42470000 	.word	0x42470000
 800395c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003960:	4b88      	ldr	r3, [pc, #544]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003962:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1ea      	bne.n	8003942 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0304 	and.w	r3, r3, #4
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 8097 	beq.w	8003aa8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800397a:	2300      	movs	r3, #0
 800397c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800397e:	4b81      	ldr	r3, [pc, #516]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d10f      	bne.n	80039aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800398a:	2300      	movs	r3, #0
 800398c:	60bb      	str	r3, [r7, #8]
 800398e:	4b7d      	ldr	r3, [pc, #500]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003992:	4a7c      	ldr	r2, [pc, #496]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003994:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003998:	6413      	str	r3, [r2, #64]	@ 0x40
 800399a:	4b7a      	ldr	r3, [pc, #488]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 800399c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800399e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a2:	60bb      	str	r3, [r7, #8]
 80039a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039a6:	2301      	movs	r3, #1
 80039a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039aa:	4b77      	ldr	r3, [pc, #476]	@ (8003b88 <HAL_RCC_OscConfig+0x474>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d118      	bne.n	80039e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039b6:	4b74      	ldr	r3, [pc, #464]	@ (8003b88 <HAL_RCC_OscConfig+0x474>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a73      	ldr	r2, [pc, #460]	@ (8003b88 <HAL_RCC_OscConfig+0x474>)
 80039bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039c2:	f7fe ff27 	bl	8002814 <HAL_GetTick>
 80039c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c8:	e008      	b.n	80039dc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039ca:	f7fe ff23 	bl	8002814 <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d901      	bls.n	80039dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e10c      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039dc:	4b6a      	ldr	r3, [pc, #424]	@ (8003b88 <HAL_RCC_OscConfig+0x474>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0f0      	beq.n	80039ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d106      	bne.n	80039fe <HAL_RCC_OscConfig+0x2ea>
 80039f0:	4b64      	ldr	r3, [pc, #400]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 80039f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f4:	4a63      	ldr	r2, [pc, #396]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 80039f6:	f043 0301 	orr.w	r3, r3, #1
 80039fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80039fc:	e01c      	b.n	8003a38 <HAL_RCC_OscConfig+0x324>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	2b05      	cmp	r3, #5
 8003a04:	d10c      	bne.n	8003a20 <HAL_RCC_OscConfig+0x30c>
 8003a06:	4b5f      	ldr	r3, [pc, #380]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a0a:	4a5e      	ldr	r2, [pc, #376]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	f043 0304 	orr.w	r3, r3, #4
 8003a10:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a12:	4b5c      	ldr	r3, [pc, #368]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a16:	4a5b      	ldr	r2, [pc, #364]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a18:	f043 0301 	orr.w	r3, r3, #1
 8003a1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a1e:	e00b      	b.n	8003a38 <HAL_RCC_OscConfig+0x324>
 8003a20:	4b58      	ldr	r3, [pc, #352]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a24:	4a57      	ldr	r2, [pc, #348]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a26:	f023 0301 	bic.w	r3, r3, #1
 8003a2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a2c:	4b55      	ldr	r3, [pc, #340]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a30:	4a54      	ldr	r2, [pc, #336]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a32:	f023 0304 	bic.w	r3, r3, #4
 8003a36:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d015      	beq.n	8003a6c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a40:	f7fe fee8 	bl	8002814 <HAL_GetTick>
 8003a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a46:	e00a      	b.n	8003a5e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a48:	f7fe fee4 	bl	8002814 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d901      	bls.n	8003a5e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e0cb      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a5e:	4b49      	ldr	r3, [pc, #292]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a62:	f003 0302 	and.w	r3, r3, #2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d0ee      	beq.n	8003a48 <HAL_RCC_OscConfig+0x334>
 8003a6a:	e014      	b.n	8003a96 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a6c:	f7fe fed2 	bl	8002814 <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a72:	e00a      	b.n	8003a8a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a74:	f7fe fece 	bl	8002814 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e0b5      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a8a:	4b3e      	ldr	r3, [pc, #248]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1ee      	bne.n	8003a74 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a96:	7dfb      	ldrb	r3, [r7, #23]
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d105      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a9c:	4b39      	ldr	r3, [pc, #228]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa0:	4a38      	ldr	r2, [pc, #224]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003aa2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003aa6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	699b      	ldr	r3, [r3, #24]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f000 80a1 	beq.w	8003bf4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ab2:	4b34      	ldr	r3, [pc, #208]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f003 030c 	and.w	r3, r3, #12
 8003aba:	2b08      	cmp	r3, #8
 8003abc:	d05c      	beq.n	8003b78 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d141      	bne.n	8003b4a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ac6:	4b31      	ldr	r3, [pc, #196]	@ (8003b8c <HAL_RCC_OscConfig+0x478>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003acc:	f7fe fea2 	bl	8002814 <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ad4:	f7fe fe9e 	bl	8002814 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e087      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ae6:	4b27      	ldr	r3, [pc, #156]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1f0      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	69da      	ldr	r2, [r3, #28]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a1b      	ldr	r3, [r3, #32]
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b00:	019b      	lsls	r3, r3, #6
 8003b02:	431a      	orrs	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b08:	085b      	lsrs	r3, r3, #1
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	041b      	lsls	r3, r3, #16
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b14:	061b      	lsls	r3, r3, #24
 8003b16:	491b      	ldr	r1, [pc, #108]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b1c:	4b1b      	ldr	r3, [pc, #108]	@ (8003b8c <HAL_RCC_OscConfig+0x478>)
 8003b1e:	2201      	movs	r2, #1
 8003b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b22:	f7fe fe77 	bl	8002814 <HAL_GetTick>
 8003b26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b28:	e008      	b.n	8003b3c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b2a:	f7fe fe73 	bl	8002814 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d901      	bls.n	8003b3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e05c      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b3c:	4b11      	ldr	r3, [pc, #68]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0f0      	beq.n	8003b2a <HAL_RCC_OscConfig+0x416>
 8003b48:	e054      	b.n	8003bf4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b4a:	4b10      	ldr	r3, [pc, #64]	@ (8003b8c <HAL_RCC_OscConfig+0x478>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b50:	f7fe fe60 	bl	8002814 <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b56:	e008      	b.n	8003b6a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b58:	f7fe fe5c 	bl	8002814 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d901      	bls.n	8003b6a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e045      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b6a:	4b06      	ldr	r3, [pc, #24]	@ (8003b84 <HAL_RCC_OscConfig+0x470>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d1f0      	bne.n	8003b58 <HAL_RCC_OscConfig+0x444>
 8003b76:	e03d      	b.n	8003bf4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	699b      	ldr	r3, [r3, #24]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d107      	bne.n	8003b90 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e038      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
 8003b84:	40023800 	.word	0x40023800
 8003b88:	40007000 	.word	0x40007000
 8003b8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b90:	4b1b      	ldr	r3, [pc, #108]	@ (8003c00 <HAL_RCC_OscConfig+0x4ec>)
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d028      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d121      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d11a      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003bc6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d111      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bd6:	085b      	lsrs	r3, r3, #1
 8003bd8:	3b01      	subs	r3, #1
 8003bda:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d107      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d001      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e000      	b.n	8003bf6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3718      	adds	r7, #24
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	40023800 	.word	0x40023800

08003c04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d101      	bne.n	8003c18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e0cc      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c18:	4b68      	ldr	r3, [pc, #416]	@ (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 030f 	and.w	r3, r3, #15
 8003c20:	683a      	ldr	r2, [r7, #0]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d90c      	bls.n	8003c40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c26:	4b65      	ldr	r3, [pc, #404]	@ (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003c28:	683a      	ldr	r2, [r7, #0]
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c2e:	4b63      	ldr	r3, [pc, #396]	@ (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d001      	beq.n	8003c40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e0b8      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d020      	beq.n	8003c8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d005      	beq.n	8003c64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c58:	4b59      	ldr	r3, [pc, #356]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	4a58      	ldr	r2, [pc, #352]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c62:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0308 	and.w	r3, r3, #8
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d005      	beq.n	8003c7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c70:	4b53      	ldr	r3, [pc, #332]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	4a52      	ldr	r2, [pc, #328]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c76:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c7c:	4b50      	ldr	r3, [pc, #320]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	494d      	ldr	r1, [pc, #308]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d044      	beq.n	8003d24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d107      	bne.n	8003cb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ca2:	4b47      	ldr	r3, [pc, #284]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d119      	bne.n	8003ce2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e07f      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d003      	beq.n	8003cc2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003cbe:	2b03      	cmp	r3, #3
 8003cc0:	d107      	bne.n	8003cd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cc2:	4b3f      	ldr	r3, [pc, #252]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d109      	bne.n	8003ce2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e06f      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd2:	4b3b      	ldr	r3, [pc, #236]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e067      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ce2:	4b37      	ldr	r3, [pc, #220]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f023 0203 	bic.w	r2, r3, #3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	4934      	ldr	r1, [pc, #208]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cf4:	f7fe fd8e 	bl	8002814 <HAL_GetTick>
 8003cf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cfa:	e00a      	b.n	8003d12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cfc:	f7fe fd8a 	bl	8002814 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d901      	bls.n	8003d12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e04f      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d12:	4b2b      	ldr	r3, [pc, #172]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 020c 	and.w	r2, r3, #12
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d1eb      	bne.n	8003cfc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d24:	4b25      	ldr	r3, [pc, #148]	@ (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 030f 	and.w	r3, r3, #15
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d20c      	bcs.n	8003d4c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d32:	4b22      	ldr	r3, [pc, #136]	@ (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	b2d2      	uxtb	r2, r2
 8003d38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d3a:	4b20      	ldr	r3, [pc, #128]	@ (8003dbc <HAL_RCC_ClockConfig+0x1b8>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 030f 	and.w	r3, r3, #15
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d001      	beq.n	8003d4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e032      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d008      	beq.n	8003d6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d58:	4b19      	ldr	r3, [pc, #100]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	4916      	ldr	r1, [pc, #88]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d009      	beq.n	8003d8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d76:	4b12      	ldr	r3, [pc, #72]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	691b      	ldr	r3, [r3, #16]
 8003d82:	00db      	lsls	r3, r3, #3
 8003d84:	490e      	ldr	r1, [pc, #56]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d8a:	f000 f821 	bl	8003dd0 <HAL_RCC_GetSysClockFreq>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	091b      	lsrs	r3, r3, #4
 8003d96:	f003 030f 	and.w	r3, r3, #15
 8003d9a:	490a      	ldr	r1, [pc, #40]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1c0>)
 8003d9c:	5ccb      	ldrb	r3, [r1, r3]
 8003d9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003da2:	4a09      	ldr	r2, [pc, #36]	@ (8003dc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003da4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003da6:	4b09      	ldr	r3, [pc, #36]	@ (8003dcc <HAL_RCC_ClockConfig+0x1c8>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7fe fcee 	bl	800278c <HAL_InitTick>

  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3710      	adds	r7, #16
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	40023c00 	.word	0x40023c00
 8003dc0:	40023800 	.word	0x40023800
 8003dc4:	08009488 	.word	0x08009488
 8003dc8:	20000004 	.word	0x20000004
 8003dcc:	20000008 	.word	0x20000008

08003dd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dd4:	b094      	sub	sp, #80	@ 0x50
 8003dd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003de0:	2300      	movs	r3, #0
 8003de2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003de8:	4b79      	ldr	r3, [pc, #484]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f003 030c 	and.w	r3, r3, #12
 8003df0:	2b08      	cmp	r3, #8
 8003df2:	d00d      	beq.n	8003e10 <HAL_RCC_GetSysClockFreq+0x40>
 8003df4:	2b08      	cmp	r3, #8
 8003df6:	f200 80e1 	bhi.w	8003fbc <HAL_RCC_GetSysClockFreq+0x1ec>
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d002      	beq.n	8003e04 <HAL_RCC_GetSysClockFreq+0x34>
 8003dfe:	2b04      	cmp	r3, #4
 8003e00:	d003      	beq.n	8003e0a <HAL_RCC_GetSysClockFreq+0x3a>
 8003e02:	e0db      	b.n	8003fbc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e04:	4b73      	ldr	r3, [pc, #460]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e08:	e0db      	b.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e0a:	4b73      	ldr	r3, [pc, #460]	@ (8003fd8 <HAL_RCC_GetSysClockFreq+0x208>)
 8003e0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e0e:	e0d8      	b.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e10:	4b6f      	ldr	r3, [pc, #444]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e18:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e1a:	4b6d      	ldr	r3, [pc, #436]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d063      	beq.n	8003eee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e26:	4b6a      	ldr	r3, [pc, #424]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	099b      	lsrs	r3, r3, #6
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e30:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e38:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e3e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003e42:	4622      	mov	r2, r4
 8003e44:	462b      	mov	r3, r5
 8003e46:	f04f 0000 	mov.w	r0, #0
 8003e4a:	f04f 0100 	mov.w	r1, #0
 8003e4e:	0159      	lsls	r1, r3, #5
 8003e50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e54:	0150      	lsls	r0, r2, #5
 8003e56:	4602      	mov	r2, r0
 8003e58:	460b      	mov	r3, r1
 8003e5a:	4621      	mov	r1, r4
 8003e5c:	1a51      	subs	r1, r2, r1
 8003e5e:	6139      	str	r1, [r7, #16]
 8003e60:	4629      	mov	r1, r5
 8003e62:	eb63 0301 	sbc.w	r3, r3, r1
 8003e66:	617b      	str	r3, [r7, #20]
 8003e68:	f04f 0200 	mov.w	r2, #0
 8003e6c:	f04f 0300 	mov.w	r3, #0
 8003e70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e74:	4659      	mov	r1, fp
 8003e76:	018b      	lsls	r3, r1, #6
 8003e78:	4651      	mov	r1, sl
 8003e7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e7e:	4651      	mov	r1, sl
 8003e80:	018a      	lsls	r2, r1, #6
 8003e82:	4651      	mov	r1, sl
 8003e84:	ebb2 0801 	subs.w	r8, r2, r1
 8003e88:	4659      	mov	r1, fp
 8003e8a:	eb63 0901 	sbc.w	r9, r3, r1
 8003e8e:	f04f 0200 	mov.w	r2, #0
 8003e92:	f04f 0300 	mov.w	r3, #0
 8003e96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ea2:	4690      	mov	r8, r2
 8003ea4:	4699      	mov	r9, r3
 8003ea6:	4623      	mov	r3, r4
 8003ea8:	eb18 0303 	adds.w	r3, r8, r3
 8003eac:	60bb      	str	r3, [r7, #8]
 8003eae:	462b      	mov	r3, r5
 8003eb0:	eb49 0303 	adc.w	r3, r9, r3
 8003eb4:	60fb      	str	r3, [r7, #12]
 8003eb6:	f04f 0200 	mov.w	r2, #0
 8003eba:	f04f 0300 	mov.w	r3, #0
 8003ebe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003ec2:	4629      	mov	r1, r5
 8003ec4:	024b      	lsls	r3, r1, #9
 8003ec6:	4621      	mov	r1, r4
 8003ec8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ecc:	4621      	mov	r1, r4
 8003ece:	024a      	lsls	r2, r1, #9
 8003ed0:	4610      	mov	r0, r2
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003eda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003edc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ee0:	f7fc fe24 	bl	8000b2c <__aeabi_uldivmod>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	460b      	mov	r3, r1
 8003ee8:	4613      	mov	r3, r2
 8003eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003eec:	e058      	b.n	8003fa0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eee:	4b38      	ldr	r3, [pc, #224]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	099b      	lsrs	r3, r3, #6
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	4611      	mov	r1, r2
 8003efa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003efe:	623b      	str	r3, [r7, #32]
 8003f00:	2300      	movs	r3, #0
 8003f02:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f04:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f08:	4642      	mov	r2, r8
 8003f0a:	464b      	mov	r3, r9
 8003f0c:	f04f 0000 	mov.w	r0, #0
 8003f10:	f04f 0100 	mov.w	r1, #0
 8003f14:	0159      	lsls	r1, r3, #5
 8003f16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f1a:	0150      	lsls	r0, r2, #5
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	460b      	mov	r3, r1
 8003f20:	4641      	mov	r1, r8
 8003f22:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f26:	4649      	mov	r1, r9
 8003f28:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f2c:	f04f 0200 	mov.w	r2, #0
 8003f30:	f04f 0300 	mov.w	r3, #0
 8003f34:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f38:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f3c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f40:	ebb2 040a 	subs.w	r4, r2, sl
 8003f44:	eb63 050b 	sbc.w	r5, r3, fp
 8003f48:	f04f 0200 	mov.w	r2, #0
 8003f4c:	f04f 0300 	mov.w	r3, #0
 8003f50:	00eb      	lsls	r3, r5, #3
 8003f52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f56:	00e2      	lsls	r2, r4, #3
 8003f58:	4614      	mov	r4, r2
 8003f5a:	461d      	mov	r5, r3
 8003f5c:	4643      	mov	r3, r8
 8003f5e:	18e3      	adds	r3, r4, r3
 8003f60:	603b      	str	r3, [r7, #0]
 8003f62:	464b      	mov	r3, r9
 8003f64:	eb45 0303 	adc.w	r3, r5, r3
 8003f68:	607b      	str	r3, [r7, #4]
 8003f6a:	f04f 0200 	mov.w	r2, #0
 8003f6e:	f04f 0300 	mov.w	r3, #0
 8003f72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f76:	4629      	mov	r1, r5
 8003f78:	028b      	lsls	r3, r1, #10
 8003f7a:	4621      	mov	r1, r4
 8003f7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f80:	4621      	mov	r1, r4
 8003f82:	028a      	lsls	r2, r1, #10
 8003f84:	4610      	mov	r0, r2
 8003f86:	4619      	mov	r1, r3
 8003f88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	61bb      	str	r3, [r7, #24]
 8003f8e:	61fa      	str	r2, [r7, #28]
 8003f90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f94:	f7fc fdca 	bl	8000b2c <__aeabi_uldivmod>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	0c1b      	lsrs	r3, r3, #16
 8003fa6:	f003 0303 	and.w	r3, r3, #3
 8003faa:	3301      	adds	r3, #1
 8003fac:	005b      	lsls	r3, r3, #1
 8003fae:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003fb0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fb8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fba:	e002      	b.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fbc:	4b05      	ldr	r3, [pc, #20]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fbe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3750      	adds	r7, #80	@ 0x50
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fce:	bf00      	nop
 8003fd0:	40023800 	.word	0x40023800
 8003fd4:	00f42400 	.word	0x00f42400
 8003fd8:	007a1200 	.word	0x007a1200

08003fdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fe0:	4b03      	ldr	r3, [pc, #12]	@ (8003ff0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	20000004 	.word	0x20000004

08003ff4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ff8:	f7ff fff0 	bl	8003fdc <HAL_RCC_GetHCLKFreq>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	4b05      	ldr	r3, [pc, #20]	@ (8004014 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	0a9b      	lsrs	r3, r3, #10
 8004004:	f003 0307 	and.w	r3, r3, #7
 8004008:	4903      	ldr	r1, [pc, #12]	@ (8004018 <HAL_RCC_GetPCLK1Freq+0x24>)
 800400a:	5ccb      	ldrb	r3, [r1, r3]
 800400c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004010:	4618      	mov	r0, r3
 8004012:	bd80      	pop	{r7, pc}
 8004014:	40023800 	.word	0x40023800
 8004018:	08009498 	.word	0x08009498

0800401c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004020:	f7ff ffdc 	bl	8003fdc <HAL_RCC_GetHCLKFreq>
 8004024:	4602      	mov	r2, r0
 8004026:	4b05      	ldr	r3, [pc, #20]	@ (800403c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	0b5b      	lsrs	r3, r3, #13
 800402c:	f003 0307 	and.w	r3, r3, #7
 8004030:	4903      	ldr	r1, [pc, #12]	@ (8004040 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004032:	5ccb      	ldrb	r3, [r1, r3]
 8004034:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004038:	4618      	mov	r0, r3
 800403a:	bd80      	pop	{r7, pc}
 800403c:	40023800 	.word	0x40023800
 8004040:	08009498 	.word	0x08009498

08004044 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d101      	bne.n	8004056 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e07b      	b.n	800414e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405a:	2b00      	cmp	r3, #0
 800405c:	d108      	bne.n	8004070 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004066:	d009      	beq.n	800407c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	61da      	str	r2, [r3, #28]
 800406e:	e005      	b.n	800407c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004088:	b2db      	uxtb	r3, r3
 800408a:	2b00      	cmp	r3, #0
 800408c:	d106      	bne.n	800409c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f7fe fa00 	bl	800249c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2202      	movs	r2, #2
 80040a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80040c4:	431a      	orrs	r2, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040ce:	431a      	orrs	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	691b      	ldr	r3, [r3, #16]
 80040d4:	f003 0302 	and.w	r3, r3, #2
 80040d8:	431a      	orrs	r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	695b      	ldr	r3, [r3, #20]
 80040de:	f003 0301 	and.w	r3, r3, #1
 80040e2:	431a      	orrs	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	699b      	ldr	r3, [r3, #24]
 80040e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040ec:	431a      	orrs	r2, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	69db      	ldr	r3, [r3, #28]
 80040f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040f6:	431a      	orrs	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a1b      	ldr	r3, [r3, #32]
 80040fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004100:	ea42 0103 	orr.w	r1, r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004108:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	430a      	orrs	r2, r1
 8004112:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	0c1b      	lsrs	r3, r3, #16
 800411a:	f003 0104 	and.w	r1, r3, #4
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004122:	f003 0210 	and.w	r2, r3, #16
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	430a      	orrs	r2, r1
 800412c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	69da      	ldr	r2, [r3, #28]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800413c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3708      	adds	r7, #8
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b088      	sub	sp, #32
 800415a:	af00      	add	r7, sp, #0
 800415c:	60f8      	str	r0, [r7, #12]
 800415e:	60b9      	str	r1, [r7, #8]
 8004160:	603b      	str	r3, [r7, #0]
 8004162:	4613      	mov	r3, r2
 8004164:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004166:	f7fe fb55 	bl	8002814 <HAL_GetTick>
 800416a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800416c:	88fb      	ldrh	r3, [r7, #6]
 800416e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004176:	b2db      	uxtb	r3, r3
 8004178:	2b01      	cmp	r3, #1
 800417a:	d001      	beq.n	8004180 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800417c:	2302      	movs	r3, #2
 800417e:	e12a      	b.n	80043d6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d002      	beq.n	800418c <HAL_SPI_Transmit+0x36>
 8004186:	88fb      	ldrh	r3, [r7, #6]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d101      	bne.n	8004190 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e122      	b.n	80043d6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004196:	2b01      	cmp	r3, #1
 8004198:	d101      	bne.n	800419e <HAL_SPI_Transmit+0x48>
 800419a:	2302      	movs	r3, #2
 800419c:	e11b      	b.n	80043d6 <HAL_SPI_Transmit+0x280>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2203      	movs	r2, #3
 80041aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2200      	movs	r2, #0
 80041b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	68ba      	ldr	r2, [r7, #8]
 80041b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	88fa      	ldrh	r2, [r7, #6]
 80041be:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	88fa      	ldrh	r2, [r7, #6]
 80041c4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2200      	movs	r2, #0
 80041d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041ec:	d10f      	bne.n	800420e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800420c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004218:	2b40      	cmp	r3, #64	@ 0x40
 800421a:	d007      	beq.n	800422c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800422a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004234:	d152      	bne.n	80042dc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d002      	beq.n	8004244 <HAL_SPI_Transmit+0xee>
 800423e:	8b7b      	ldrh	r3, [r7, #26]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d145      	bne.n	80042d0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004248:	881a      	ldrh	r2, [r3, #0]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004254:	1c9a      	adds	r2, r3, #2
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800425e:	b29b      	uxth	r3, r3
 8004260:	3b01      	subs	r3, #1
 8004262:	b29a      	uxth	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004268:	e032      	b.n	80042d0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b02      	cmp	r3, #2
 8004276:	d112      	bne.n	800429e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427c:	881a      	ldrh	r2, [r3, #0]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004288:	1c9a      	adds	r2, r3, #2
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004292:	b29b      	uxth	r3, r3
 8004294:	3b01      	subs	r3, #1
 8004296:	b29a      	uxth	r2, r3
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800429c:	e018      	b.n	80042d0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800429e:	f7fe fab9 	bl	8002814 <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	683a      	ldr	r2, [r7, #0]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d803      	bhi.n	80042b6 <HAL_SPI_Transmit+0x160>
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b4:	d102      	bne.n	80042bc <HAL_SPI_Transmit+0x166>
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d109      	bne.n	80042d0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e082      	b.n	80043d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1c7      	bne.n	800426a <HAL_SPI_Transmit+0x114>
 80042da:	e053      	b.n	8004384 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d002      	beq.n	80042ea <HAL_SPI_Transmit+0x194>
 80042e4:	8b7b      	ldrh	r3, [r7, #26]
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d147      	bne.n	800437a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	330c      	adds	r3, #12
 80042f4:	7812      	ldrb	r2, [r2, #0]
 80042f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fc:	1c5a      	adds	r2, r3, #1
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004306:	b29b      	uxth	r3, r3
 8004308:	3b01      	subs	r3, #1
 800430a:	b29a      	uxth	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004310:	e033      	b.n	800437a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f003 0302 	and.w	r3, r3, #2
 800431c:	2b02      	cmp	r3, #2
 800431e:	d113      	bne.n	8004348 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	330c      	adds	r3, #12
 800432a:	7812      	ldrb	r2, [r2, #0]
 800432c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004332:	1c5a      	adds	r2, r3, #1
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800433c:	b29b      	uxth	r3, r3
 800433e:	3b01      	subs	r3, #1
 8004340:	b29a      	uxth	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004346:	e018      	b.n	800437a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004348:	f7fe fa64 	bl	8002814 <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	683a      	ldr	r2, [r7, #0]
 8004354:	429a      	cmp	r2, r3
 8004356:	d803      	bhi.n	8004360 <HAL_SPI_Transmit+0x20a>
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800435e:	d102      	bne.n	8004366 <HAL_SPI_Transmit+0x210>
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d109      	bne.n	800437a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2201      	movs	r2, #1
 800436a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e02d      	b.n	80043d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800437e:	b29b      	uxth	r3, r3
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1c6      	bne.n	8004312 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004384:	69fa      	ldr	r2, [r7, #28]
 8004386:	6839      	ldr	r1, [r7, #0]
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f000 f8b1 	bl	80044f0 <SPI_EndRxTxTransaction>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d002      	beq.n	800439a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2220      	movs	r2, #32
 8004398:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10a      	bne.n	80043b8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80043a2:	2300      	movs	r3, #0
 80043a4:	617b      	str	r3, [r7, #20]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	617b      	str	r3, [r7, #20]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	617b      	str	r3, [r7, #20]
 80043b6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d001      	beq.n	80043d4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e000      	b.n	80043d6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80043d4:	2300      	movs	r3, #0
  }
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3720      	adds	r7, #32
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
	...

080043e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b088      	sub	sp, #32
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	603b      	str	r3, [r7, #0]
 80043ec:	4613      	mov	r3, r2
 80043ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80043f0:	f7fe fa10 	bl	8002814 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f8:	1a9b      	subs	r3, r3, r2
 80043fa:	683a      	ldr	r2, [r7, #0]
 80043fc:	4413      	add	r3, r2
 80043fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004400:	f7fe fa08 	bl	8002814 <HAL_GetTick>
 8004404:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004406:	4b39      	ldr	r3, [pc, #228]	@ (80044ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	015b      	lsls	r3, r3, #5
 800440c:	0d1b      	lsrs	r3, r3, #20
 800440e:	69fa      	ldr	r2, [r7, #28]
 8004410:	fb02 f303 	mul.w	r3, r2, r3
 8004414:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004416:	e055      	b.n	80044c4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441e:	d051      	beq.n	80044c4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004420:	f7fe f9f8 	bl	8002814 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	69fa      	ldr	r2, [r7, #28]
 800442c:	429a      	cmp	r2, r3
 800442e:	d902      	bls.n	8004436 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d13d      	bne.n	80044b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004444:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800444e:	d111      	bne.n	8004474 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004458:	d004      	beq.n	8004464 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004462:	d107      	bne.n	8004474 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004472:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004478:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800447c:	d10f      	bne.n	800449e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800448c:	601a      	str	r2, [r3, #0]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800449c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e018      	b.n	80044e4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d102      	bne.n	80044be <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80044b8:	2300      	movs	r3, #0
 80044ba:	61fb      	str	r3, [r7, #28]
 80044bc:	e002      	b.n	80044c4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	3b01      	subs	r3, #1
 80044c2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	689a      	ldr	r2, [r3, #8]
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	4013      	ands	r3, r2
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	bf0c      	ite	eq
 80044d4:	2301      	moveq	r3, #1
 80044d6:	2300      	movne	r3, #0
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	461a      	mov	r2, r3
 80044dc:	79fb      	ldrb	r3, [r7, #7]
 80044de:	429a      	cmp	r2, r3
 80044e0:	d19a      	bne.n	8004418 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3720      	adds	r7, #32
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	20000004 	.word	0x20000004

080044f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b088      	sub	sp, #32
 80044f4:	af02      	add	r7, sp, #8
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	9300      	str	r3, [sp, #0]
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	2201      	movs	r2, #1
 8004504:	2102      	movs	r1, #2
 8004506:	68f8      	ldr	r0, [r7, #12]
 8004508:	f7ff ff6a 	bl	80043e0 <SPI_WaitFlagStateUntilTimeout>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d007      	beq.n	8004522 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004516:	f043 0220 	orr.w	r2, r3, #32
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e032      	b.n	8004588 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004522:	4b1b      	ldr	r3, [pc, #108]	@ (8004590 <SPI_EndRxTxTransaction+0xa0>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a1b      	ldr	r2, [pc, #108]	@ (8004594 <SPI_EndRxTxTransaction+0xa4>)
 8004528:	fba2 2303 	umull	r2, r3, r2, r3
 800452c:	0d5b      	lsrs	r3, r3, #21
 800452e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004532:	fb02 f303 	mul.w	r3, r2, r3
 8004536:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004540:	d112      	bne.n	8004568 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	9300      	str	r3, [sp, #0]
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	2200      	movs	r2, #0
 800454a:	2180      	movs	r1, #128	@ 0x80
 800454c:	68f8      	ldr	r0, [r7, #12]
 800454e:	f7ff ff47 	bl	80043e0 <SPI_WaitFlagStateUntilTimeout>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d016      	beq.n	8004586 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800455c:	f043 0220 	orr.w	r2, r3, #32
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e00f      	b.n	8004588 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00a      	beq.n	8004584 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	3b01      	subs	r3, #1
 8004572:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800457e:	2b80      	cmp	r3, #128	@ 0x80
 8004580:	d0f2      	beq.n	8004568 <SPI_EndRxTxTransaction+0x78>
 8004582:	e000      	b.n	8004586 <SPI_EndRxTxTransaction+0x96>
        break;
 8004584:	bf00      	nop
  }

  return HAL_OK;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3718      	adds	r7, #24
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	20000004 	.word	0x20000004
 8004594:	165e9f81 	.word	0x165e9f81

08004598 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d101      	bne.n	80045aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e042      	b.n	8004630 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d106      	bne.n	80045c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7fd ffb4 	bl	800252c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2224      	movs	r2, #36	@ 0x24
 80045c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68da      	ldr	r2, [r3, #12]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 f82b 	bl	8004638 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	691a      	ldr	r2, [r3, #16]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80045f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	695a      	ldr	r2, [r3, #20]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004600:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68da      	ldr	r2, [r3, #12]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004610:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2220      	movs	r2, #32
 800461c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2220      	movs	r2, #32
 8004624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800462e:	2300      	movs	r3, #0
}
 8004630:	4618      	mov	r0, r3
 8004632:	3708      	adds	r7, #8
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004638:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800463c:	b0c0      	sub	sp, #256	@ 0x100
 800463e:	af00      	add	r7, sp, #0
 8004640:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004654:	68d9      	ldr	r1, [r3, #12]
 8004656:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	ea40 0301 	orr.w	r3, r0, r1
 8004660:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004666:	689a      	ldr	r2, [r3, #8]
 8004668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	431a      	orrs	r2, r3
 8004670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	431a      	orrs	r2, r3
 8004678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800467c:	69db      	ldr	r3, [r3, #28]
 800467e:	4313      	orrs	r3, r2
 8004680:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	68db      	ldr	r3, [r3, #12]
 800468c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004690:	f021 010c 	bic.w	r1, r1, #12
 8004694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800469e:	430b      	orrs	r3, r1
 80046a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	695b      	ldr	r3, [r3, #20]
 80046aa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80046ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046b2:	6999      	ldr	r1, [r3, #24]
 80046b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	ea40 0301 	orr.w	r3, r0, r1
 80046be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80046c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	4b8f      	ldr	r3, [pc, #572]	@ (8004904 <UART_SetConfig+0x2cc>)
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d005      	beq.n	80046d8 <UART_SetConfig+0xa0>
 80046cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	4b8d      	ldr	r3, [pc, #564]	@ (8004908 <UART_SetConfig+0x2d0>)
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d104      	bne.n	80046e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80046d8:	f7ff fca0 	bl	800401c <HAL_RCC_GetPCLK2Freq>
 80046dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80046e0:	e003      	b.n	80046ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80046e2:	f7ff fc87 	bl	8003ff4 <HAL_RCC_GetPCLK1Freq>
 80046e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046ee:	69db      	ldr	r3, [r3, #28]
 80046f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046f4:	f040 810c 	bne.w	8004910 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80046f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046fc:	2200      	movs	r2, #0
 80046fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004702:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004706:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800470a:	4622      	mov	r2, r4
 800470c:	462b      	mov	r3, r5
 800470e:	1891      	adds	r1, r2, r2
 8004710:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004712:	415b      	adcs	r3, r3
 8004714:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004716:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800471a:	4621      	mov	r1, r4
 800471c:	eb12 0801 	adds.w	r8, r2, r1
 8004720:	4629      	mov	r1, r5
 8004722:	eb43 0901 	adc.w	r9, r3, r1
 8004726:	f04f 0200 	mov.w	r2, #0
 800472a:	f04f 0300 	mov.w	r3, #0
 800472e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004732:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004736:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800473a:	4690      	mov	r8, r2
 800473c:	4699      	mov	r9, r3
 800473e:	4623      	mov	r3, r4
 8004740:	eb18 0303 	adds.w	r3, r8, r3
 8004744:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004748:	462b      	mov	r3, r5
 800474a:	eb49 0303 	adc.w	r3, r9, r3
 800474e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800475e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004762:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004766:	460b      	mov	r3, r1
 8004768:	18db      	adds	r3, r3, r3
 800476a:	653b      	str	r3, [r7, #80]	@ 0x50
 800476c:	4613      	mov	r3, r2
 800476e:	eb42 0303 	adc.w	r3, r2, r3
 8004772:	657b      	str	r3, [r7, #84]	@ 0x54
 8004774:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004778:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800477c:	f7fc f9d6 	bl	8000b2c <__aeabi_uldivmod>
 8004780:	4602      	mov	r2, r0
 8004782:	460b      	mov	r3, r1
 8004784:	4b61      	ldr	r3, [pc, #388]	@ (800490c <UART_SetConfig+0x2d4>)
 8004786:	fba3 2302 	umull	r2, r3, r3, r2
 800478a:	095b      	lsrs	r3, r3, #5
 800478c:	011c      	lsls	r4, r3, #4
 800478e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004792:	2200      	movs	r2, #0
 8004794:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004798:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800479c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80047a0:	4642      	mov	r2, r8
 80047a2:	464b      	mov	r3, r9
 80047a4:	1891      	adds	r1, r2, r2
 80047a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80047a8:	415b      	adcs	r3, r3
 80047aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80047b0:	4641      	mov	r1, r8
 80047b2:	eb12 0a01 	adds.w	sl, r2, r1
 80047b6:	4649      	mov	r1, r9
 80047b8:	eb43 0b01 	adc.w	fp, r3, r1
 80047bc:	f04f 0200 	mov.w	r2, #0
 80047c0:	f04f 0300 	mov.w	r3, #0
 80047c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80047c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80047cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80047d0:	4692      	mov	sl, r2
 80047d2:	469b      	mov	fp, r3
 80047d4:	4643      	mov	r3, r8
 80047d6:	eb1a 0303 	adds.w	r3, sl, r3
 80047da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80047de:	464b      	mov	r3, r9
 80047e0:	eb4b 0303 	adc.w	r3, fp, r3
 80047e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80047e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80047f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80047f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80047fc:	460b      	mov	r3, r1
 80047fe:	18db      	adds	r3, r3, r3
 8004800:	643b      	str	r3, [r7, #64]	@ 0x40
 8004802:	4613      	mov	r3, r2
 8004804:	eb42 0303 	adc.w	r3, r2, r3
 8004808:	647b      	str	r3, [r7, #68]	@ 0x44
 800480a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800480e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004812:	f7fc f98b 	bl	8000b2c <__aeabi_uldivmod>
 8004816:	4602      	mov	r2, r0
 8004818:	460b      	mov	r3, r1
 800481a:	4611      	mov	r1, r2
 800481c:	4b3b      	ldr	r3, [pc, #236]	@ (800490c <UART_SetConfig+0x2d4>)
 800481e:	fba3 2301 	umull	r2, r3, r3, r1
 8004822:	095b      	lsrs	r3, r3, #5
 8004824:	2264      	movs	r2, #100	@ 0x64
 8004826:	fb02 f303 	mul.w	r3, r2, r3
 800482a:	1acb      	subs	r3, r1, r3
 800482c:	00db      	lsls	r3, r3, #3
 800482e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004832:	4b36      	ldr	r3, [pc, #216]	@ (800490c <UART_SetConfig+0x2d4>)
 8004834:	fba3 2302 	umull	r2, r3, r3, r2
 8004838:	095b      	lsrs	r3, r3, #5
 800483a:	005b      	lsls	r3, r3, #1
 800483c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004840:	441c      	add	r4, r3
 8004842:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004846:	2200      	movs	r2, #0
 8004848:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800484c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004850:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004854:	4642      	mov	r2, r8
 8004856:	464b      	mov	r3, r9
 8004858:	1891      	adds	r1, r2, r2
 800485a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800485c:	415b      	adcs	r3, r3
 800485e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004860:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004864:	4641      	mov	r1, r8
 8004866:	1851      	adds	r1, r2, r1
 8004868:	6339      	str	r1, [r7, #48]	@ 0x30
 800486a:	4649      	mov	r1, r9
 800486c:	414b      	adcs	r3, r1
 800486e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004870:	f04f 0200 	mov.w	r2, #0
 8004874:	f04f 0300 	mov.w	r3, #0
 8004878:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800487c:	4659      	mov	r1, fp
 800487e:	00cb      	lsls	r3, r1, #3
 8004880:	4651      	mov	r1, sl
 8004882:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004886:	4651      	mov	r1, sl
 8004888:	00ca      	lsls	r2, r1, #3
 800488a:	4610      	mov	r0, r2
 800488c:	4619      	mov	r1, r3
 800488e:	4603      	mov	r3, r0
 8004890:	4642      	mov	r2, r8
 8004892:	189b      	adds	r3, r3, r2
 8004894:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004898:	464b      	mov	r3, r9
 800489a:	460a      	mov	r2, r1
 800489c:	eb42 0303 	adc.w	r3, r2, r3
 80048a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80048a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80048b0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80048b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80048b8:	460b      	mov	r3, r1
 80048ba:	18db      	adds	r3, r3, r3
 80048bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048be:	4613      	mov	r3, r2
 80048c0:	eb42 0303 	adc.w	r3, r2, r3
 80048c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80048ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80048ce:	f7fc f92d 	bl	8000b2c <__aeabi_uldivmod>
 80048d2:	4602      	mov	r2, r0
 80048d4:	460b      	mov	r3, r1
 80048d6:	4b0d      	ldr	r3, [pc, #52]	@ (800490c <UART_SetConfig+0x2d4>)
 80048d8:	fba3 1302 	umull	r1, r3, r3, r2
 80048dc:	095b      	lsrs	r3, r3, #5
 80048de:	2164      	movs	r1, #100	@ 0x64
 80048e0:	fb01 f303 	mul.w	r3, r1, r3
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	00db      	lsls	r3, r3, #3
 80048e8:	3332      	adds	r3, #50	@ 0x32
 80048ea:	4a08      	ldr	r2, [pc, #32]	@ (800490c <UART_SetConfig+0x2d4>)
 80048ec:	fba2 2303 	umull	r2, r3, r2, r3
 80048f0:	095b      	lsrs	r3, r3, #5
 80048f2:	f003 0207 	and.w	r2, r3, #7
 80048f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4422      	add	r2, r4
 80048fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004900:	e106      	b.n	8004b10 <UART_SetConfig+0x4d8>
 8004902:	bf00      	nop
 8004904:	40011000 	.word	0x40011000
 8004908:	40011400 	.word	0x40011400
 800490c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004910:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004914:	2200      	movs	r2, #0
 8004916:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800491a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800491e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004922:	4642      	mov	r2, r8
 8004924:	464b      	mov	r3, r9
 8004926:	1891      	adds	r1, r2, r2
 8004928:	6239      	str	r1, [r7, #32]
 800492a:	415b      	adcs	r3, r3
 800492c:	627b      	str	r3, [r7, #36]	@ 0x24
 800492e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004932:	4641      	mov	r1, r8
 8004934:	1854      	adds	r4, r2, r1
 8004936:	4649      	mov	r1, r9
 8004938:	eb43 0501 	adc.w	r5, r3, r1
 800493c:	f04f 0200 	mov.w	r2, #0
 8004940:	f04f 0300 	mov.w	r3, #0
 8004944:	00eb      	lsls	r3, r5, #3
 8004946:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800494a:	00e2      	lsls	r2, r4, #3
 800494c:	4614      	mov	r4, r2
 800494e:	461d      	mov	r5, r3
 8004950:	4643      	mov	r3, r8
 8004952:	18e3      	adds	r3, r4, r3
 8004954:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004958:	464b      	mov	r3, r9
 800495a:	eb45 0303 	adc.w	r3, r5, r3
 800495e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800496e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004972:	f04f 0200 	mov.w	r2, #0
 8004976:	f04f 0300 	mov.w	r3, #0
 800497a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800497e:	4629      	mov	r1, r5
 8004980:	008b      	lsls	r3, r1, #2
 8004982:	4621      	mov	r1, r4
 8004984:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004988:	4621      	mov	r1, r4
 800498a:	008a      	lsls	r2, r1, #2
 800498c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004990:	f7fc f8cc 	bl	8000b2c <__aeabi_uldivmod>
 8004994:	4602      	mov	r2, r0
 8004996:	460b      	mov	r3, r1
 8004998:	4b60      	ldr	r3, [pc, #384]	@ (8004b1c <UART_SetConfig+0x4e4>)
 800499a:	fba3 2302 	umull	r2, r3, r3, r2
 800499e:	095b      	lsrs	r3, r3, #5
 80049a0:	011c      	lsls	r4, r3, #4
 80049a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049a6:	2200      	movs	r2, #0
 80049a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80049ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80049b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80049b4:	4642      	mov	r2, r8
 80049b6:	464b      	mov	r3, r9
 80049b8:	1891      	adds	r1, r2, r2
 80049ba:	61b9      	str	r1, [r7, #24]
 80049bc:	415b      	adcs	r3, r3
 80049be:	61fb      	str	r3, [r7, #28]
 80049c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049c4:	4641      	mov	r1, r8
 80049c6:	1851      	adds	r1, r2, r1
 80049c8:	6139      	str	r1, [r7, #16]
 80049ca:	4649      	mov	r1, r9
 80049cc:	414b      	adcs	r3, r1
 80049ce:	617b      	str	r3, [r7, #20]
 80049d0:	f04f 0200 	mov.w	r2, #0
 80049d4:	f04f 0300 	mov.w	r3, #0
 80049d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80049dc:	4659      	mov	r1, fp
 80049de:	00cb      	lsls	r3, r1, #3
 80049e0:	4651      	mov	r1, sl
 80049e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049e6:	4651      	mov	r1, sl
 80049e8:	00ca      	lsls	r2, r1, #3
 80049ea:	4610      	mov	r0, r2
 80049ec:	4619      	mov	r1, r3
 80049ee:	4603      	mov	r3, r0
 80049f0:	4642      	mov	r2, r8
 80049f2:	189b      	adds	r3, r3, r2
 80049f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80049f8:	464b      	mov	r3, r9
 80049fa:	460a      	mov	r2, r1
 80049fc:	eb42 0303 	adc.w	r3, r2, r3
 8004a00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a0e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004a10:	f04f 0200 	mov.w	r2, #0
 8004a14:	f04f 0300 	mov.w	r3, #0
 8004a18:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004a1c:	4649      	mov	r1, r9
 8004a1e:	008b      	lsls	r3, r1, #2
 8004a20:	4641      	mov	r1, r8
 8004a22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a26:	4641      	mov	r1, r8
 8004a28:	008a      	lsls	r2, r1, #2
 8004a2a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004a2e:	f7fc f87d 	bl	8000b2c <__aeabi_uldivmod>
 8004a32:	4602      	mov	r2, r0
 8004a34:	460b      	mov	r3, r1
 8004a36:	4611      	mov	r1, r2
 8004a38:	4b38      	ldr	r3, [pc, #224]	@ (8004b1c <UART_SetConfig+0x4e4>)
 8004a3a:	fba3 2301 	umull	r2, r3, r3, r1
 8004a3e:	095b      	lsrs	r3, r3, #5
 8004a40:	2264      	movs	r2, #100	@ 0x64
 8004a42:	fb02 f303 	mul.w	r3, r2, r3
 8004a46:	1acb      	subs	r3, r1, r3
 8004a48:	011b      	lsls	r3, r3, #4
 8004a4a:	3332      	adds	r3, #50	@ 0x32
 8004a4c:	4a33      	ldr	r2, [pc, #204]	@ (8004b1c <UART_SetConfig+0x4e4>)
 8004a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a52:	095b      	lsrs	r3, r3, #5
 8004a54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a58:	441c      	add	r4, r3
 8004a5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a5e:	2200      	movs	r2, #0
 8004a60:	673b      	str	r3, [r7, #112]	@ 0x70
 8004a62:	677a      	str	r2, [r7, #116]	@ 0x74
 8004a64:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004a68:	4642      	mov	r2, r8
 8004a6a:	464b      	mov	r3, r9
 8004a6c:	1891      	adds	r1, r2, r2
 8004a6e:	60b9      	str	r1, [r7, #8]
 8004a70:	415b      	adcs	r3, r3
 8004a72:	60fb      	str	r3, [r7, #12]
 8004a74:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a78:	4641      	mov	r1, r8
 8004a7a:	1851      	adds	r1, r2, r1
 8004a7c:	6039      	str	r1, [r7, #0]
 8004a7e:	4649      	mov	r1, r9
 8004a80:	414b      	adcs	r3, r1
 8004a82:	607b      	str	r3, [r7, #4]
 8004a84:	f04f 0200 	mov.w	r2, #0
 8004a88:	f04f 0300 	mov.w	r3, #0
 8004a8c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004a90:	4659      	mov	r1, fp
 8004a92:	00cb      	lsls	r3, r1, #3
 8004a94:	4651      	mov	r1, sl
 8004a96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a9a:	4651      	mov	r1, sl
 8004a9c:	00ca      	lsls	r2, r1, #3
 8004a9e:	4610      	mov	r0, r2
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	4642      	mov	r2, r8
 8004aa6:	189b      	adds	r3, r3, r2
 8004aa8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004aaa:	464b      	mov	r3, r9
 8004aac:	460a      	mov	r2, r1
 8004aae:	eb42 0303 	adc.w	r3, r2, r3
 8004ab2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	663b      	str	r3, [r7, #96]	@ 0x60
 8004abe:	667a      	str	r2, [r7, #100]	@ 0x64
 8004ac0:	f04f 0200 	mov.w	r2, #0
 8004ac4:	f04f 0300 	mov.w	r3, #0
 8004ac8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004acc:	4649      	mov	r1, r9
 8004ace:	008b      	lsls	r3, r1, #2
 8004ad0:	4641      	mov	r1, r8
 8004ad2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ad6:	4641      	mov	r1, r8
 8004ad8:	008a      	lsls	r2, r1, #2
 8004ada:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004ade:	f7fc f825 	bl	8000b2c <__aeabi_uldivmod>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8004b1c <UART_SetConfig+0x4e4>)
 8004ae8:	fba3 1302 	umull	r1, r3, r3, r2
 8004aec:	095b      	lsrs	r3, r3, #5
 8004aee:	2164      	movs	r1, #100	@ 0x64
 8004af0:	fb01 f303 	mul.w	r3, r1, r3
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	011b      	lsls	r3, r3, #4
 8004af8:	3332      	adds	r3, #50	@ 0x32
 8004afa:	4a08      	ldr	r2, [pc, #32]	@ (8004b1c <UART_SetConfig+0x4e4>)
 8004afc:	fba2 2303 	umull	r2, r3, r2, r3
 8004b00:	095b      	lsrs	r3, r3, #5
 8004b02:	f003 020f 	and.w	r2, r3, #15
 8004b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4422      	add	r2, r4
 8004b0e:	609a      	str	r2, [r3, #8]
}
 8004b10:	bf00      	nop
 8004b12:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004b16:	46bd      	mov	sp, r7
 8004b18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b1c:	51eb851f 	.word	0x51eb851f

08004b20 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004b20:	b084      	sub	sp, #16
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b084      	sub	sp, #16
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	6078      	str	r0, [r7, #4]
 8004b2a:	f107 001c 	add.w	r0, r7, #28
 8004b2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004b32:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d123      	bne.n	8004b82 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b3e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004b4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004b62:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d105      	bne.n	8004b76 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 faa0 	bl	80050bc <USB_CoreReset>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	73fb      	strb	r3, [r7, #15]
 8004b80:	e01b      	b.n	8004bba <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f000 fa94 	bl	80050bc <USB_CoreReset>
 8004b94:	4603      	mov	r3, r0
 8004b96:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004b98:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d106      	bne.n	8004bae <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	639a      	str	r2, [r3, #56]	@ 0x38
 8004bac:	e005      	b.n	8004bba <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004bba:	7fbb      	ldrb	r3, [r7, #30]
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d10b      	bne.n	8004bd8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f043 0206 	orr.w	r2, r3, #6
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f043 0220 	orr.w	r2, r3, #32
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3710      	adds	r7, #16
 8004bde:	46bd      	mov	sp, r7
 8004be0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004be4:	b004      	add	sp, #16
 8004be6:	4770      	bx	lr

08004be8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b083      	sub	sp, #12
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f023 0201 	bic.w	r2, r3, #1
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	370c      	adds	r7, #12
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr

08004c0a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004c0a:	b580      	push	{r7, lr}
 8004c0c:	b084      	sub	sp, #16
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	6078      	str	r0, [r7, #4]
 8004c12:	460b      	mov	r3, r1
 8004c14:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004c16:	2300      	movs	r3, #0
 8004c18:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004c26:	78fb      	ldrb	r3, [r7, #3]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d115      	bne.n	8004c58 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004c38:	200a      	movs	r0, #10
 8004c3a:	f7fd fdf7 	bl	800282c <HAL_Delay>
      ms += 10U;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	330a      	adds	r3, #10
 8004c42:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f000 fa2b 	bl	80050a0 <USB_GetMode>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d01e      	beq.n	8004c8e <USB_SetCurrentMode+0x84>
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2bc7      	cmp	r3, #199	@ 0xc7
 8004c54:	d9f0      	bls.n	8004c38 <USB_SetCurrentMode+0x2e>
 8004c56:	e01a      	b.n	8004c8e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004c58:	78fb      	ldrb	r3, [r7, #3]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d115      	bne.n	8004c8a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004c6a:	200a      	movs	r0, #10
 8004c6c:	f7fd fdde 	bl	800282c <HAL_Delay>
      ms += 10U;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	330a      	adds	r3, #10
 8004c74:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 fa12 	bl	80050a0 <USB_GetMode>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d005      	beq.n	8004c8e <USB_SetCurrentMode+0x84>
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2bc7      	cmp	r3, #199	@ 0xc7
 8004c86:	d9f0      	bls.n	8004c6a <USB_SetCurrentMode+0x60>
 8004c88:	e001      	b.n	8004c8e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e005      	b.n	8004c9a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2bc8      	cmp	r3, #200	@ 0xc8
 8004c92:	d101      	bne.n	8004c98 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e000      	b.n	8004c9a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
	...

08004ca4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004ca4:	b084      	sub	sp, #16
 8004ca6:	b580      	push	{r7, lr}
 8004ca8:	b086      	sub	sp, #24
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
 8004cae:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004cb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	613b      	str	r3, [r7, #16]
 8004cc2:	e009      	b.n	8004cd8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	3340      	adds	r3, #64	@ 0x40
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	4413      	add	r3, r2
 8004cce:	2200      	movs	r2, #0
 8004cd0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	613b      	str	r3, [r7, #16]
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	2b0e      	cmp	r3, #14
 8004cdc:	d9f2      	bls.n	8004cc4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004cde:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d11c      	bne.n	8004d20 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	68fa      	ldr	r2, [r7, #12]
 8004cf0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cf4:	f043 0302 	orr.w	r3, r3, #2
 8004cf8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cfe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d0a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d16:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	639a      	str	r2, [r3, #56]	@ 0x38
 8004d1e:	e00b      	b.n	8004d38 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d24:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d30:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004d3e:	461a      	mov	r2, r3
 8004d40:	2300      	movs	r3, #0
 8004d42:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004d44:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d10d      	bne.n	8004d68 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004d4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d104      	bne.n	8004d5e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004d54:	2100      	movs	r1, #0
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 f968 	bl	800502c <USB_SetDevSpeed>
 8004d5c:	e008      	b.n	8004d70 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004d5e:	2101      	movs	r1, #1
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 f963 	bl	800502c <USB_SetDevSpeed>
 8004d66:	e003      	b.n	8004d70 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004d68:	2103      	movs	r1, #3
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 f95e 	bl	800502c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004d70:	2110      	movs	r1, #16
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 f8fa 	bl	8004f6c <USB_FlushTxFifo>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d001      	beq.n	8004d82 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 f924 	bl	8004fd0 <USB_FlushRxFifo>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d001      	beq.n	8004d92 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d98:	461a      	mov	r2, r3
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004da4:	461a      	mov	r2, r3
 8004da6:	2300      	movs	r3, #0
 8004da8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004db0:	461a      	mov	r2, r3
 8004db2:	2300      	movs	r3, #0
 8004db4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004db6:	2300      	movs	r3, #0
 8004db8:	613b      	str	r3, [r7, #16]
 8004dba:	e043      	b.n	8004e44 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	015a      	lsls	r2, r3, #5
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	4413      	add	r3, r2
 8004dc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004dce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004dd2:	d118      	bne.n	8004e06 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d10a      	bne.n	8004df0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	015a      	lsls	r2, r3, #5
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	4413      	add	r3, r2
 8004de2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004de6:	461a      	mov	r2, r3
 8004de8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004dec:	6013      	str	r3, [r2, #0]
 8004dee:	e013      	b.n	8004e18 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	015a      	lsls	r2, r3, #5
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	4413      	add	r3, r2
 8004df8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004e02:	6013      	str	r3, [r2, #0]
 8004e04:	e008      	b.n	8004e18 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	015a      	lsls	r2, r3, #5
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e12:	461a      	mov	r2, r3
 8004e14:	2300      	movs	r3, #0
 8004e16:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	015a      	lsls	r2, r3, #5
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	4413      	add	r3, r2
 8004e20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e24:	461a      	mov	r2, r3
 8004e26:	2300      	movs	r3, #0
 8004e28:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	015a      	lsls	r2, r3, #5
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	4413      	add	r3, r2
 8004e32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e36:	461a      	mov	r2, r3
 8004e38:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004e3c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	3301      	adds	r3, #1
 8004e42:	613b      	str	r3, [r7, #16]
 8004e44:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004e48:	461a      	mov	r2, r3
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d3b5      	bcc.n	8004dbc <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e50:	2300      	movs	r3, #0
 8004e52:	613b      	str	r3, [r7, #16]
 8004e54:	e043      	b.n	8004ede <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	015a      	lsls	r2, r3, #5
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e6c:	d118      	bne.n	8004ea0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d10a      	bne.n	8004e8a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	015a      	lsls	r2, r3, #5
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e80:	461a      	mov	r2, r3
 8004e82:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004e86:	6013      	str	r3, [r2, #0]
 8004e88:	e013      	b.n	8004eb2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	015a      	lsls	r2, r3, #5
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	4413      	add	r3, r2
 8004e92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e96:	461a      	mov	r2, r3
 8004e98:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004e9c:	6013      	str	r3, [r2, #0]
 8004e9e:	e008      	b.n	8004eb2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	015a      	lsls	r2, r3, #5
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	4413      	add	r3, r2
 8004ea8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eac:	461a      	mov	r2, r3
 8004eae:	2300      	movs	r3, #0
 8004eb0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	015a      	lsls	r2, r3, #5
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	4413      	add	r3, r2
 8004eba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	015a      	lsls	r2, r3, #5
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	4413      	add	r3, r2
 8004ecc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004ed6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	3301      	adds	r3, #1
 8004edc:	613b      	str	r3, [r7, #16]
 8004ede:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d3b5      	bcc.n	8004e56 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	68fa      	ldr	r2, [r7, #12]
 8004ef4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ef8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004efc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004f0a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004f0c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d105      	bne.n	8004f20 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	f043 0210 	orr.w	r2, r3, #16
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	699a      	ldr	r2, [r3, #24]
 8004f24:	4b10      	ldr	r3, [pc, #64]	@ (8004f68 <USB_DevInit+0x2c4>)
 8004f26:	4313      	orrs	r3, r2
 8004f28:	687a      	ldr	r2, [r7, #4]
 8004f2a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004f2c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d005      	beq.n	8004f40 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	f043 0208 	orr.w	r2, r3, #8
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004f40:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d107      	bne.n	8004f58 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004f50:	f043 0304 	orr.w	r3, r3, #4
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004f58:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3718      	adds	r7, #24
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f64:	b004      	add	sp, #16
 8004f66:	4770      	bx	lr
 8004f68:	803c3800 	.word	0x803c3800

08004f6c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004f76:	2300      	movs	r3, #0
 8004f78:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004f86:	d901      	bls.n	8004f8c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e01b      	b.n	8004fc4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	daf2      	bge.n	8004f7a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004f94:	2300      	movs	r3, #0
 8004f96:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	019b      	lsls	r3, r3, #6
 8004f9c:	f043 0220 	orr.w	r2, r3, #32
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004fb0:	d901      	bls.n	8004fb6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e006      	b.n	8004fc4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	f003 0320 	and.w	r3, r3, #32
 8004fbe:	2b20      	cmp	r3, #32
 8004fc0:	d0f0      	beq.n	8004fa4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004fc2:	2300      	movs	r3, #0
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3714      	adds	r7, #20
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	3301      	adds	r3, #1
 8004fe0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004fe8:	d901      	bls.n	8004fee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e018      	b.n	8005020 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	daf2      	bge.n	8004fdc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2210      	movs	r2, #16
 8004ffe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	3301      	adds	r3, #1
 8005004:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800500c:	d901      	bls.n	8005012 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800500e:	2303      	movs	r3, #3
 8005010:	e006      	b.n	8005020 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	691b      	ldr	r3, [r3, #16]
 8005016:	f003 0310 	and.w	r3, r3, #16
 800501a:	2b10      	cmp	r3, #16
 800501c:	d0f0      	beq.n	8005000 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800501e:	2300      	movs	r3, #0
}
 8005020:	4618      	mov	r0, r3
 8005022:	3714      	adds	r7, #20
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800502c:	b480      	push	{r7}
 800502e:	b085      	sub	sp, #20
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	460b      	mov	r3, r1
 8005036:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	78fb      	ldrb	r3, [r7, #3]
 8005046:	68f9      	ldr	r1, [r7, #12]
 8005048:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800504c:	4313      	orrs	r3, r2
 800504e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005050:	2300      	movs	r3, #0
}
 8005052:	4618      	mov	r0, r3
 8005054:	3714      	adds	r7, #20
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr

0800505e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800505e:	b480      	push	{r7}
 8005060:	b085      	sub	sp, #20
 8005062:	af00      	add	r7, sp, #0
 8005064:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005078:	f023 0303 	bic.w	r3, r3, #3
 800507c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800508c:	f043 0302 	orr.w	r3, r3, #2
 8005090:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	3714      	adds	r7, #20
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr

080050a0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	695b      	ldr	r3, [r3, #20]
 80050ac:	f003 0301 	and.w	r3, r3, #1
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr

080050bc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80050bc:	b480      	push	{r7}
 80050be:	b085      	sub	sp, #20
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80050c4:	2300      	movs	r3, #0
 80050c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	3301      	adds	r3, #1
 80050cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050d4:	d901      	bls.n	80050da <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e022      	b.n	8005120 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	691b      	ldr	r3, [r3, #16]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	daf2      	bge.n	80050c8 <USB_CoreReset+0xc>

  count = 10U;
 80050e2:	230a      	movs	r3, #10
 80050e4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80050e6:	e002      	b.n	80050ee <USB_CoreReset+0x32>
  {
    count--;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	3b01      	subs	r3, #1
 80050ec:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d1f9      	bne.n	80050e8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	691b      	ldr	r3, [r3, #16]
 80050f8:	f043 0201 	orr.w	r2, r3, #1
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	3301      	adds	r3, #1
 8005104:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800510c:	d901      	bls.n	8005112 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800510e:	2303      	movs	r3, #3
 8005110:	e006      	b.n	8005120 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	691b      	ldr	r3, [r3, #16]
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	2b01      	cmp	r3, #1
 800511c:	d0f0      	beq.n	8005100 <USB_CoreReset+0x44>

  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3714      	adds	r7, #20
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <__NVIC_SetPriority>:
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	4603      	mov	r3, r0
 8005134:	6039      	str	r1, [r7, #0]
 8005136:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800513c:	2b00      	cmp	r3, #0
 800513e:	db0a      	blt.n	8005156 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	b2da      	uxtb	r2, r3
 8005144:	490c      	ldr	r1, [pc, #48]	@ (8005178 <__NVIC_SetPriority+0x4c>)
 8005146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800514a:	0112      	lsls	r2, r2, #4
 800514c:	b2d2      	uxtb	r2, r2
 800514e:	440b      	add	r3, r1
 8005150:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005154:	e00a      	b.n	800516c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	b2da      	uxtb	r2, r3
 800515a:	4908      	ldr	r1, [pc, #32]	@ (800517c <__NVIC_SetPriority+0x50>)
 800515c:	79fb      	ldrb	r3, [r7, #7]
 800515e:	f003 030f 	and.w	r3, r3, #15
 8005162:	3b04      	subs	r3, #4
 8005164:	0112      	lsls	r2, r2, #4
 8005166:	b2d2      	uxtb	r2, r2
 8005168:	440b      	add	r3, r1
 800516a:	761a      	strb	r2, [r3, #24]
}
 800516c:	bf00      	nop
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr
 8005178:	e000e100 	.word	0xe000e100
 800517c:	e000ed00 	.word	0xe000ed00

08005180 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005180:	b580      	push	{r7, lr}
 8005182:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005184:	2100      	movs	r1, #0
 8005186:	f06f 0004 	mvn.w	r0, #4
 800518a:	f7ff ffcf 	bl	800512c <__NVIC_SetPriority>
#endif
}
 800518e:	bf00      	nop
 8005190:	bd80      	pop	{r7, pc}
	...

08005194 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800519a:	f3ef 8305 	mrs	r3, IPSR
 800519e:	603b      	str	r3, [r7, #0]
  return(result);
 80051a0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d003      	beq.n	80051ae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80051a6:	f06f 0305 	mvn.w	r3, #5
 80051aa:	607b      	str	r3, [r7, #4]
 80051ac:	e00c      	b.n	80051c8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80051ae:	4b0a      	ldr	r3, [pc, #40]	@ (80051d8 <osKernelInitialize+0x44>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d105      	bne.n	80051c2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80051b6:	4b08      	ldr	r3, [pc, #32]	@ (80051d8 <osKernelInitialize+0x44>)
 80051b8:	2201      	movs	r2, #1
 80051ba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80051bc:	2300      	movs	r3, #0
 80051be:	607b      	str	r3, [r7, #4]
 80051c0:	e002      	b.n	80051c8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80051c2:	f04f 33ff 	mov.w	r3, #4294967295
 80051c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80051c8:	687b      	ldr	r3, [r7, #4]
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	20000ce8 	.word	0x20000ce8

080051dc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80051dc:	b580      	push	{r7, lr}
 80051de:	b082      	sub	sp, #8
 80051e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051e2:	f3ef 8305 	mrs	r3, IPSR
 80051e6:	603b      	str	r3, [r7, #0]
  return(result);
 80051e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d003      	beq.n	80051f6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80051ee:	f06f 0305 	mvn.w	r3, #5
 80051f2:	607b      	str	r3, [r7, #4]
 80051f4:	e010      	b.n	8005218 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80051f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005224 <osKernelStart+0x48>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d109      	bne.n	8005212 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80051fe:	f7ff ffbf 	bl	8005180 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005202:	4b08      	ldr	r3, [pc, #32]	@ (8005224 <osKernelStart+0x48>)
 8005204:	2202      	movs	r2, #2
 8005206:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005208:	f001 fa68 	bl	80066dc <vTaskStartScheduler>
      stat = osOK;
 800520c:	2300      	movs	r3, #0
 800520e:	607b      	str	r3, [r7, #4]
 8005210:	e002      	b.n	8005218 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005212:	f04f 33ff 	mov.w	r3, #4294967295
 8005216:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005218:	687b      	ldr	r3, [r7, #4]
}
 800521a:	4618      	mov	r0, r3
 800521c:	3708      	adds	r7, #8
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	20000ce8 	.word	0x20000ce8

08005228 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005228:	b580      	push	{r7, lr}
 800522a:	b08e      	sub	sp, #56	@ 0x38
 800522c:	af04      	add	r7, sp, #16
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005234:	2300      	movs	r3, #0
 8005236:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005238:	f3ef 8305 	mrs	r3, IPSR
 800523c:	617b      	str	r3, [r7, #20]
  return(result);
 800523e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005240:	2b00      	cmp	r3, #0
 8005242:	d17e      	bne.n	8005342 <osThreadNew+0x11a>
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d07b      	beq.n	8005342 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800524a:	2380      	movs	r3, #128	@ 0x80
 800524c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800524e:	2318      	movs	r3, #24
 8005250:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005252:	2300      	movs	r3, #0
 8005254:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005256:	f04f 33ff 	mov.w	r3, #4294967295
 800525a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d045      	beq.n	80052ee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d002      	beq.n	8005270 <osThreadNew+0x48>
        name = attr->name;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	699b      	ldr	r3, [r3, #24]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d002      	beq.n	800527e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	699b      	ldr	r3, [r3, #24]
 800527c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d008      	beq.n	8005296 <osThreadNew+0x6e>
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	2b38      	cmp	r3, #56	@ 0x38
 8005288:	d805      	bhi.n	8005296 <osThreadNew+0x6e>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f003 0301 	and.w	r3, r3, #1
 8005292:	2b00      	cmp	r3, #0
 8005294:	d001      	beq.n	800529a <osThreadNew+0x72>
        return (NULL);
 8005296:	2300      	movs	r3, #0
 8005298:	e054      	b.n	8005344 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d003      	beq.n	80052aa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	695b      	ldr	r3, [r3, #20]
 80052a6:	089b      	lsrs	r3, r3, #2
 80052a8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d00e      	beq.n	80052d0 <osThreadNew+0xa8>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	2b5b      	cmp	r3, #91	@ 0x5b
 80052b8:	d90a      	bls.n	80052d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d006      	beq.n	80052d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d002      	beq.n	80052d0 <osThreadNew+0xa8>
        mem = 1;
 80052ca:	2301      	movs	r3, #1
 80052cc:	61bb      	str	r3, [r7, #24]
 80052ce:	e010      	b.n	80052f2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d10c      	bne.n	80052f2 <osThreadNew+0xca>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d108      	bne.n	80052f2 <osThreadNew+0xca>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d104      	bne.n	80052f2 <osThreadNew+0xca>
          mem = 0;
 80052e8:	2300      	movs	r3, #0
 80052ea:	61bb      	str	r3, [r7, #24]
 80052ec:	e001      	b.n	80052f2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80052ee:	2300      	movs	r3, #0
 80052f0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d110      	bne.n	800531a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005300:	9202      	str	r2, [sp, #8]
 8005302:	9301      	str	r3, [sp, #4]
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	9300      	str	r3, [sp, #0]
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	6a3a      	ldr	r2, [r7, #32]
 800530c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800530e:	68f8      	ldr	r0, [r7, #12]
 8005310:	f001 f808 	bl	8006324 <xTaskCreateStatic>
 8005314:	4603      	mov	r3, r0
 8005316:	613b      	str	r3, [r7, #16]
 8005318:	e013      	b.n	8005342 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d110      	bne.n	8005342 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005320:	6a3b      	ldr	r3, [r7, #32]
 8005322:	b29a      	uxth	r2, r3
 8005324:	f107 0310 	add.w	r3, r7, #16
 8005328:	9301      	str	r3, [sp, #4]
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	9300      	str	r3, [sp, #0]
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f001 f856 	bl	80063e4 <xTaskCreate>
 8005338:	4603      	mov	r3, r0
 800533a:	2b01      	cmp	r3, #1
 800533c:	d001      	beq.n	8005342 <osThreadNew+0x11a>
            hTask = NULL;
 800533e:	2300      	movs	r3, #0
 8005340:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005342:	693b      	ldr	r3, [r7, #16]
}
 8005344:	4618      	mov	r0, r3
 8005346:	3728      	adds	r7, #40	@ 0x28
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005354:	f3ef 8305 	mrs	r3, IPSR
 8005358:	60bb      	str	r3, [r7, #8]
  return(result);
 800535a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800535c:	2b00      	cmp	r3, #0
 800535e:	d003      	beq.n	8005368 <osDelay+0x1c>
    stat = osErrorISR;
 8005360:	f06f 0305 	mvn.w	r3, #5
 8005364:	60fb      	str	r3, [r7, #12]
 8005366:	e007      	b.n	8005378 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005368:	2300      	movs	r3, #0
 800536a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d002      	beq.n	8005378 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f001 f97c 	bl	8006670 <vTaskDelay>
    }
  }

  return (stat);
 8005378:	68fb      	ldr	r3, [r7, #12]
}
 800537a:	4618      	mov	r0, r3
 800537c:	3710      	adds	r7, #16
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005382:	b580      	push	{r7, lr}
 8005384:	b08a      	sub	sp, #40	@ 0x28
 8005386:	af02      	add	r7, sp, #8
 8005388:	60f8      	str	r0, [r7, #12]
 800538a:	60b9      	str	r1, [r7, #8]
 800538c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800538e:	2300      	movs	r3, #0
 8005390:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005392:	f3ef 8305 	mrs	r3, IPSR
 8005396:	613b      	str	r3, [r7, #16]
  return(result);
 8005398:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800539a:	2b00      	cmp	r3, #0
 800539c:	d15f      	bne.n	800545e <osMessageQueueNew+0xdc>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d05c      	beq.n	800545e <osMessageQueueNew+0xdc>
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d059      	beq.n	800545e <osMessageQueueNew+0xdc>
    mem = -1;
 80053aa:	f04f 33ff 	mov.w	r3, #4294967295
 80053ae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d029      	beq.n	800540a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d012      	beq.n	80053e4 <osMessageQueueNew+0x62>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	2b4f      	cmp	r3, #79	@ 0x4f
 80053c4:	d90e      	bls.n	80053e4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00a      	beq.n	80053e4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	695a      	ldr	r2, [r3, #20]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	68b9      	ldr	r1, [r7, #8]
 80053d6:	fb01 f303 	mul.w	r3, r1, r3
 80053da:	429a      	cmp	r2, r3
 80053dc:	d302      	bcc.n	80053e4 <osMessageQueueNew+0x62>
        mem = 1;
 80053de:	2301      	movs	r3, #1
 80053e0:	61bb      	str	r3, [r7, #24]
 80053e2:	e014      	b.n	800540e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d110      	bne.n	800540e <osMessageQueueNew+0x8c>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d10c      	bne.n	800540e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d108      	bne.n	800540e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	695b      	ldr	r3, [r3, #20]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d104      	bne.n	800540e <osMessageQueueNew+0x8c>
          mem = 0;
 8005404:	2300      	movs	r3, #0
 8005406:	61bb      	str	r3, [r7, #24]
 8005408:	e001      	b.n	800540e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800540a:	2300      	movs	r3, #0
 800540c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d10b      	bne.n	800542c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	691a      	ldr	r2, [r3, #16]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	2100      	movs	r1, #0
 800541e:	9100      	str	r1, [sp, #0]
 8005420:	68b9      	ldr	r1, [r7, #8]
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f000 fa30 	bl	8005888 <xQueueGenericCreateStatic>
 8005428:	61f8      	str	r0, [r7, #28]
 800542a:	e008      	b.n	800543e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d105      	bne.n	800543e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005432:	2200      	movs	r2, #0
 8005434:	68b9      	ldr	r1, [r7, #8]
 8005436:	68f8      	ldr	r0, [r7, #12]
 8005438:	f000 faa3 	bl	8005982 <xQueueGenericCreate>
 800543c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00c      	beq.n	800545e <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d003      	beq.n	8005452 <osMessageQueueNew+0xd0>
        name = attr->name;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	617b      	str	r3, [r7, #20]
 8005450:	e001      	b.n	8005456 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005452:	2300      	movs	r3, #0
 8005454:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005456:	6979      	ldr	r1, [r7, #20]
 8005458:	69f8      	ldr	r0, [r7, #28]
 800545a:	f000 ff05 	bl	8006268 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800545e:	69fb      	ldr	r3, [r7, #28]
}
 8005460:	4618      	mov	r0, r3
 8005462:	3720      	adds	r7, #32
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}

08005468 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005468:	b580      	push	{r7, lr}
 800546a:	b088      	sub	sp, #32
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	603b      	str	r3, [r7, #0]
 8005474:	4613      	mov	r3, r2
 8005476:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800547c:	2300      	movs	r3, #0
 800547e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005480:	f3ef 8305 	mrs	r3, IPSR
 8005484:	617b      	str	r3, [r7, #20]
  return(result);
 8005486:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005488:	2b00      	cmp	r3, #0
 800548a:	d028      	beq.n	80054de <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d005      	beq.n	800549e <osMessageQueuePut+0x36>
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d002      	beq.n	800549e <osMessageQueuePut+0x36>
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d003      	beq.n	80054a6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800549e:	f06f 0303 	mvn.w	r3, #3
 80054a2:	61fb      	str	r3, [r7, #28]
 80054a4:	e038      	b.n	8005518 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80054a6:	2300      	movs	r3, #0
 80054a8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80054aa:	f107 0210 	add.w	r2, r7, #16
 80054ae:	2300      	movs	r3, #0
 80054b0:	68b9      	ldr	r1, [r7, #8]
 80054b2:	69b8      	ldr	r0, [r7, #24]
 80054b4:	f000 fbc6 	bl	8005c44 <xQueueGenericSendFromISR>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d003      	beq.n	80054c6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80054be:	f06f 0302 	mvn.w	r3, #2
 80054c2:	61fb      	str	r3, [r7, #28]
 80054c4:	e028      	b.n	8005518 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d025      	beq.n	8005518 <osMessageQueuePut+0xb0>
 80054cc:	4b15      	ldr	r3, [pc, #84]	@ (8005524 <osMessageQueuePut+0xbc>)
 80054ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054d2:	601a      	str	r2, [r3, #0]
 80054d4:	f3bf 8f4f 	dsb	sy
 80054d8:	f3bf 8f6f 	isb	sy
 80054dc:	e01c      	b.n	8005518 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d002      	beq.n	80054ea <osMessageQueuePut+0x82>
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d103      	bne.n	80054f2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80054ea:	f06f 0303 	mvn.w	r3, #3
 80054ee:	61fb      	str	r3, [r7, #28]
 80054f0:	e012      	b.n	8005518 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80054f2:	2300      	movs	r3, #0
 80054f4:	683a      	ldr	r2, [r7, #0]
 80054f6:	68b9      	ldr	r1, [r7, #8]
 80054f8:	69b8      	ldr	r0, [r7, #24]
 80054fa:	f000 faa1 	bl	8005a40 <xQueueGenericSend>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b01      	cmp	r3, #1
 8005502:	d009      	beq.n	8005518 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d003      	beq.n	8005512 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800550a:	f06f 0301 	mvn.w	r3, #1
 800550e:	61fb      	str	r3, [r7, #28]
 8005510:	e002      	b.n	8005518 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005512:	f06f 0302 	mvn.w	r3, #2
 8005516:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005518:	69fb      	ldr	r3, [r7, #28]
}
 800551a:	4618      	mov	r0, r3
 800551c:	3720      	adds	r7, #32
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
 8005522:	bf00      	nop
 8005524:	e000ed04 	.word	0xe000ed04

08005528 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005528:	b580      	push	{r7, lr}
 800552a:	b088      	sub	sp, #32
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
 8005534:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800553a:	2300      	movs	r3, #0
 800553c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800553e:	f3ef 8305 	mrs	r3, IPSR
 8005542:	617b      	str	r3, [r7, #20]
  return(result);
 8005544:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005546:	2b00      	cmp	r3, #0
 8005548:	d028      	beq.n	800559c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d005      	beq.n	800555c <osMessageQueueGet+0x34>
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d002      	beq.n	800555c <osMessageQueueGet+0x34>
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d003      	beq.n	8005564 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800555c:	f06f 0303 	mvn.w	r3, #3
 8005560:	61fb      	str	r3, [r7, #28]
 8005562:	e037      	b.n	80055d4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005564:	2300      	movs	r3, #0
 8005566:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005568:	f107 0310 	add.w	r3, r7, #16
 800556c:	461a      	mov	r2, r3
 800556e:	68b9      	ldr	r1, [r7, #8]
 8005570:	69b8      	ldr	r0, [r7, #24]
 8005572:	f000 fce7 	bl	8005f44 <xQueueReceiveFromISR>
 8005576:	4603      	mov	r3, r0
 8005578:	2b01      	cmp	r3, #1
 800557a:	d003      	beq.n	8005584 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800557c:	f06f 0302 	mvn.w	r3, #2
 8005580:	61fb      	str	r3, [r7, #28]
 8005582:	e027      	b.n	80055d4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d024      	beq.n	80055d4 <osMessageQueueGet+0xac>
 800558a:	4b15      	ldr	r3, [pc, #84]	@ (80055e0 <osMessageQueueGet+0xb8>)
 800558c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005590:	601a      	str	r2, [r3, #0]
 8005592:	f3bf 8f4f 	dsb	sy
 8005596:	f3bf 8f6f 	isb	sy
 800559a:	e01b      	b.n	80055d4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d002      	beq.n	80055a8 <osMessageQueueGet+0x80>
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d103      	bne.n	80055b0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80055a8:	f06f 0303 	mvn.w	r3, #3
 80055ac:	61fb      	str	r3, [r7, #28]
 80055ae:	e011      	b.n	80055d4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80055b0:	683a      	ldr	r2, [r7, #0]
 80055b2:	68b9      	ldr	r1, [r7, #8]
 80055b4:	69b8      	ldr	r0, [r7, #24]
 80055b6:	f000 fbe3 	bl	8005d80 <xQueueReceive>
 80055ba:	4603      	mov	r3, r0
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d009      	beq.n	80055d4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d003      	beq.n	80055ce <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80055c6:	f06f 0301 	mvn.w	r3, #1
 80055ca:	61fb      	str	r3, [r7, #28]
 80055cc:	e002      	b.n	80055d4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80055ce:	f06f 0302 	mvn.w	r3, #2
 80055d2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80055d4:	69fb      	ldr	r3, [r7, #28]
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3720      	adds	r7, #32
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	e000ed04 	.word	0xe000ed04

080055e4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80055e4:	b480      	push	{r7}
 80055e6:	b085      	sub	sp, #20
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	60b9      	str	r1, [r7, #8]
 80055ee:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	4a07      	ldr	r2, [pc, #28]	@ (8005610 <vApplicationGetIdleTaskMemory+0x2c>)
 80055f4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	4a06      	ldr	r2, [pc, #24]	@ (8005614 <vApplicationGetIdleTaskMemory+0x30>)
 80055fa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2280      	movs	r2, #128	@ 0x80
 8005600:	601a      	str	r2, [r3, #0]
}
 8005602:	bf00      	nop
 8005604:	3714      	adds	r7, #20
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	20000cec 	.word	0x20000cec
 8005614:	20000d48 	.word	0x20000d48

08005618 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005618:	b480      	push	{r7}
 800561a:	b085      	sub	sp, #20
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	4a07      	ldr	r2, [pc, #28]	@ (8005644 <vApplicationGetTimerTaskMemory+0x2c>)
 8005628:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	4a06      	ldr	r2, [pc, #24]	@ (8005648 <vApplicationGetTimerTaskMemory+0x30>)
 800562e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005636:	601a      	str	r2, [r3, #0]
}
 8005638:	bf00      	nop
 800563a:	3714      	adds	r7, #20
 800563c:	46bd      	mov	sp, r7
 800563e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005642:	4770      	bx	lr
 8005644:	20000f48 	.word	0x20000f48
 8005648:	20000fa4 	.word	0x20000fa4

0800564c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	f103 0208 	add.w	r2, r3, #8
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f04f 32ff 	mov.w	r2, #4294967295
 8005664:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f103 0208 	add.w	r2, r3, #8
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f103 0208 	add.w	r2, r3, #8
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr

0800568c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800568c:	b480      	push	{r7}
 800568e:	b083      	sub	sp, #12
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800569a:	bf00      	nop
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr

080056a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80056a6:	b480      	push	{r7}
 80056a8:	b085      	sub	sp, #20
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
 80056ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	68fa      	ldr	r2, [r7, #12]
 80056ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	689a      	ldr	r2, [r3, #8]
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	683a      	ldr	r2, [r7, #0]
 80056ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	683a      	ldr	r2, [r7, #0]
 80056d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	1c5a      	adds	r2, r3, #1
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	601a      	str	r2, [r3, #0]
}
 80056e2:	bf00      	nop
 80056e4:	3714      	adds	r7, #20
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr

080056ee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80056ee:	b480      	push	{r7}
 80056f0:	b085      	sub	sp, #20
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
 80056f6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005704:	d103      	bne.n	800570e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	60fb      	str	r3, [r7, #12]
 800570c:	e00c      	b.n	8005728 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	3308      	adds	r3, #8
 8005712:	60fb      	str	r3, [r7, #12]
 8005714:	e002      	b.n	800571c <vListInsert+0x2e>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	60fb      	str	r3, [r7, #12]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68ba      	ldr	r2, [r7, #8]
 8005724:	429a      	cmp	r2, r3
 8005726:	d2f6      	bcs.n	8005716 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	685a      	ldr	r2, [r3, #4]
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	683a      	ldr	r2, [r7, #0]
 8005736:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	68fa      	ldr	r2, [r7, #12]
 800573c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	683a      	ldr	r2, [r7, #0]
 8005742:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	1c5a      	adds	r2, r3, #1
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	601a      	str	r2, [r3, #0]
}
 8005754:	bf00      	nop
 8005756:	3714      	adds	r7, #20
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	691b      	ldr	r3, [r3, #16]
 800576c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	6892      	ldr	r2, [r2, #8]
 8005776:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	6852      	ldr	r2, [r2, #4]
 8005780:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	429a      	cmp	r2, r3
 800578a:	d103      	bne.n	8005794 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	689a      	ldr	r2, [r3, #8]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2200      	movs	r2, #0
 8005798:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	1e5a      	subs	r2, r3, #1
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3714      	adds	r7, #20
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr

080057b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d10b      	bne.n	80057e0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80057c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057cc:	f383 8811 	msr	BASEPRI, r3
 80057d0:	f3bf 8f6f 	isb	sy
 80057d4:	f3bf 8f4f 	dsb	sy
 80057d8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80057da:	bf00      	nop
 80057dc:	bf00      	nop
 80057de:	e7fd      	b.n	80057dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80057e0:	f002 f93a 	bl	8007a58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057ec:	68f9      	ldr	r1, [r7, #12]
 80057ee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80057f0:	fb01 f303 	mul.w	r3, r1, r3
 80057f4:	441a      	add	r2, r3
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2200      	movs	r2, #0
 80057fe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005810:	3b01      	subs	r3, #1
 8005812:	68f9      	ldr	r1, [r7, #12]
 8005814:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005816:	fb01 f303 	mul.w	r3, r1, r3
 800581a:	441a      	add	r2, r3
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	22ff      	movs	r2, #255	@ 0xff
 8005824:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	22ff      	movs	r2, #255	@ 0xff
 800582c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d114      	bne.n	8005860 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d01a      	beq.n	8005874 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	3310      	adds	r3, #16
 8005842:	4618      	mov	r0, r3
 8005844:	f001 f9d8 	bl	8006bf8 <xTaskRemoveFromEventList>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d012      	beq.n	8005874 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800584e:	4b0d      	ldr	r3, [pc, #52]	@ (8005884 <xQueueGenericReset+0xd0>)
 8005850:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005854:	601a      	str	r2, [r3, #0]
 8005856:	f3bf 8f4f 	dsb	sy
 800585a:	f3bf 8f6f 	isb	sy
 800585e:	e009      	b.n	8005874 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	3310      	adds	r3, #16
 8005864:	4618      	mov	r0, r3
 8005866:	f7ff fef1 	bl	800564c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	3324      	adds	r3, #36	@ 0x24
 800586e:	4618      	mov	r0, r3
 8005870:	f7ff feec 	bl	800564c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005874:	f002 f922 	bl	8007abc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005878:	2301      	movs	r3, #1
}
 800587a:	4618      	mov	r0, r3
 800587c:	3710      	adds	r7, #16
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	e000ed04 	.word	0xe000ed04

08005888 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005888:	b580      	push	{r7, lr}
 800588a:	b08e      	sub	sp, #56	@ 0x38
 800588c:	af02      	add	r7, sp, #8
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
 8005894:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d10b      	bne.n	80058b4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800589c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058a0:	f383 8811 	msr	BASEPRI, r3
 80058a4:	f3bf 8f6f 	isb	sy
 80058a8:	f3bf 8f4f 	dsb	sy
 80058ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80058ae:	bf00      	nop
 80058b0:	bf00      	nop
 80058b2:	e7fd      	b.n	80058b0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d10b      	bne.n	80058d2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80058ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058be:	f383 8811 	msr	BASEPRI, r3
 80058c2:	f3bf 8f6f 	isb	sy
 80058c6:	f3bf 8f4f 	dsb	sy
 80058ca:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80058cc:	bf00      	nop
 80058ce:	bf00      	nop
 80058d0:	e7fd      	b.n	80058ce <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d002      	beq.n	80058de <xQueueGenericCreateStatic+0x56>
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d001      	beq.n	80058e2 <xQueueGenericCreateStatic+0x5a>
 80058de:	2301      	movs	r3, #1
 80058e0:	e000      	b.n	80058e4 <xQueueGenericCreateStatic+0x5c>
 80058e2:	2300      	movs	r3, #0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d10b      	bne.n	8005900 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80058e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ec:	f383 8811 	msr	BASEPRI, r3
 80058f0:	f3bf 8f6f 	isb	sy
 80058f4:	f3bf 8f4f 	dsb	sy
 80058f8:	623b      	str	r3, [r7, #32]
}
 80058fa:	bf00      	nop
 80058fc:	bf00      	nop
 80058fe:	e7fd      	b.n	80058fc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d102      	bne.n	800590c <xQueueGenericCreateStatic+0x84>
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d101      	bne.n	8005910 <xQueueGenericCreateStatic+0x88>
 800590c:	2301      	movs	r3, #1
 800590e:	e000      	b.n	8005912 <xQueueGenericCreateStatic+0x8a>
 8005910:	2300      	movs	r3, #0
 8005912:	2b00      	cmp	r3, #0
 8005914:	d10b      	bne.n	800592e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800591a:	f383 8811 	msr	BASEPRI, r3
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	f3bf 8f4f 	dsb	sy
 8005926:	61fb      	str	r3, [r7, #28]
}
 8005928:	bf00      	nop
 800592a:	bf00      	nop
 800592c:	e7fd      	b.n	800592a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800592e:	2350      	movs	r3, #80	@ 0x50
 8005930:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	2b50      	cmp	r3, #80	@ 0x50
 8005936:	d00b      	beq.n	8005950 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800593c:	f383 8811 	msr	BASEPRI, r3
 8005940:	f3bf 8f6f 	isb	sy
 8005944:	f3bf 8f4f 	dsb	sy
 8005948:	61bb      	str	r3, [r7, #24]
}
 800594a:	bf00      	nop
 800594c:	bf00      	nop
 800594e:	e7fd      	b.n	800594c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005950:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005958:	2b00      	cmp	r3, #0
 800595a:	d00d      	beq.n	8005978 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800595c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005964:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800596a:	9300      	str	r3, [sp, #0]
 800596c:	4613      	mov	r3, r2
 800596e:	687a      	ldr	r2, [r7, #4]
 8005970:	68b9      	ldr	r1, [r7, #8]
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f000 f840 	bl	80059f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800597a:	4618      	mov	r0, r3
 800597c:	3730      	adds	r7, #48	@ 0x30
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}

08005982 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005982:	b580      	push	{r7, lr}
 8005984:	b08a      	sub	sp, #40	@ 0x28
 8005986:	af02      	add	r7, sp, #8
 8005988:	60f8      	str	r0, [r7, #12]
 800598a:	60b9      	str	r1, [r7, #8]
 800598c:	4613      	mov	r3, r2
 800598e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d10b      	bne.n	80059ae <xQueueGenericCreate+0x2c>
	__asm volatile
 8005996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800599a:	f383 8811 	msr	BASEPRI, r3
 800599e:	f3bf 8f6f 	isb	sy
 80059a2:	f3bf 8f4f 	dsb	sy
 80059a6:	613b      	str	r3, [r7, #16]
}
 80059a8:	bf00      	nop
 80059aa:	bf00      	nop
 80059ac:	e7fd      	b.n	80059aa <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	68ba      	ldr	r2, [r7, #8]
 80059b2:	fb02 f303 	mul.w	r3, r2, r3
 80059b6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80059b8:	69fb      	ldr	r3, [r7, #28]
 80059ba:	3350      	adds	r3, #80	@ 0x50
 80059bc:	4618      	mov	r0, r3
 80059be:	f002 f96d 	bl	8007c9c <pvPortMalloc>
 80059c2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80059c4:	69bb      	ldr	r3, [r7, #24]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d011      	beq.n	80059ee <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	3350      	adds	r3, #80	@ 0x50
 80059d2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80059d4:	69bb      	ldr	r3, [r7, #24]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80059dc:	79fa      	ldrb	r2, [r7, #7]
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	9300      	str	r3, [sp, #0]
 80059e2:	4613      	mov	r3, r2
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	68b9      	ldr	r1, [r7, #8]
 80059e8:	68f8      	ldr	r0, [r7, #12]
 80059ea:	f000 f805 	bl	80059f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80059ee:	69bb      	ldr	r3, [r7, #24]
	}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3720      	adds	r7, #32
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	60f8      	str	r0, [r7, #12]
 8005a00:	60b9      	str	r1, [r7, #8]
 8005a02:	607a      	str	r2, [r7, #4]
 8005a04:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d103      	bne.n	8005a14 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	69ba      	ldr	r2, [r7, #24]
 8005a10:	601a      	str	r2, [r3, #0]
 8005a12:	e002      	b.n	8005a1a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005a1a:	69bb      	ldr	r3, [r7, #24]
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	68ba      	ldr	r2, [r7, #8]
 8005a24:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005a26:	2101      	movs	r1, #1
 8005a28:	69b8      	ldr	r0, [r7, #24]
 8005a2a:	f7ff fec3 	bl	80057b4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005a2e:	69bb      	ldr	r3, [r7, #24]
 8005a30:	78fa      	ldrb	r2, [r7, #3]
 8005a32:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005a36:	bf00      	nop
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
	...

08005a40 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b08e      	sub	sp, #56	@ 0x38
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	607a      	str	r2, [r7, #4]
 8005a4c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d10b      	bne.n	8005a74 <xQueueGenericSend+0x34>
	__asm volatile
 8005a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a60:	f383 8811 	msr	BASEPRI, r3
 8005a64:	f3bf 8f6f 	isb	sy
 8005a68:	f3bf 8f4f 	dsb	sy
 8005a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005a6e:	bf00      	nop
 8005a70:	bf00      	nop
 8005a72:	e7fd      	b.n	8005a70 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d103      	bne.n	8005a82 <xQueueGenericSend+0x42>
 8005a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d101      	bne.n	8005a86 <xQueueGenericSend+0x46>
 8005a82:	2301      	movs	r3, #1
 8005a84:	e000      	b.n	8005a88 <xQueueGenericSend+0x48>
 8005a86:	2300      	movs	r3, #0
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d10b      	bne.n	8005aa4 <xQueueGenericSend+0x64>
	__asm volatile
 8005a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a90:	f383 8811 	msr	BASEPRI, r3
 8005a94:	f3bf 8f6f 	isb	sy
 8005a98:	f3bf 8f4f 	dsb	sy
 8005a9c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005a9e:	bf00      	nop
 8005aa0:	bf00      	nop
 8005aa2:	e7fd      	b.n	8005aa0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d103      	bne.n	8005ab2 <xQueueGenericSend+0x72>
 8005aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d101      	bne.n	8005ab6 <xQueueGenericSend+0x76>
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e000      	b.n	8005ab8 <xQueueGenericSend+0x78>
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d10b      	bne.n	8005ad4 <xQueueGenericSend+0x94>
	__asm volatile
 8005abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac0:	f383 8811 	msr	BASEPRI, r3
 8005ac4:	f3bf 8f6f 	isb	sy
 8005ac8:	f3bf 8f4f 	dsb	sy
 8005acc:	623b      	str	r3, [r7, #32]
}
 8005ace:	bf00      	nop
 8005ad0:	bf00      	nop
 8005ad2:	e7fd      	b.n	8005ad0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005ad4:	f001 fa50 	bl	8006f78 <xTaskGetSchedulerState>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d102      	bne.n	8005ae4 <xQueueGenericSend+0xa4>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d101      	bne.n	8005ae8 <xQueueGenericSend+0xa8>
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	e000      	b.n	8005aea <xQueueGenericSend+0xaa>
 8005ae8:	2300      	movs	r3, #0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d10b      	bne.n	8005b06 <xQueueGenericSend+0xc6>
	__asm volatile
 8005aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af2:	f383 8811 	msr	BASEPRI, r3
 8005af6:	f3bf 8f6f 	isb	sy
 8005afa:	f3bf 8f4f 	dsb	sy
 8005afe:	61fb      	str	r3, [r7, #28]
}
 8005b00:	bf00      	nop
 8005b02:	bf00      	nop
 8005b04:	e7fd      	b.n	8005b02 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005b06:	f001 ffa7 	bl	8007a58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b12:	429a      	cmp	r2, r3
 8005b14:	d302      	bcc.n	8005b1c <xQueueGenericSend+0xdc>
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d129      	bne.n	8005b70 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b1c:	683a      	ldr	r2, [r7, #0]
 8005b1e:	68b9      	ldr	r1, [r7, #8]
 8005b20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b22:	f000 fa91 	bl	8006048 <prvCopyDataToQueue>
 8005b26:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d010      	beq.n	8005b52 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b32:	3324      	adds	r3, #36	@ 0x24
 8005b34:	4618      	mov	r0, r3
 8005b36:	f001 f85f 	bl	8006bf8 <xTaskRemoveFromEventList>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d013      	beq.n	8005b68 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005b40:	4b3f      	ldr	r3, [pc, #252]	@ (8005c40 <xQueueGenericSend+0x200>)
 8005b42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b46:	601a      	str	r2, [r3, #0]
 8005b48:	f3bf 8f4f 	dsb	sy
 8005b4c:	f3bf 8f6f 	isb	sy
 8005b50:	e00a      	b.n	8005b68 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005b52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d007      	beq.n	8005b68 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005b58:	4b39      	ldr	r3, [pc, #228]	@ (8005c40 <xQueueGenericSend+0x200>)
 8005b5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b5e:	601a      	str	r2, [r3, #0]
 8005b60:	f3bf 8f4f 	dsb	sy
 8005b64:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005b68:	f001 ffa8 	bl	8007abc <vPortExitCritical>
				return pdPASS;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e063      	b.n	8005c38 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d103      	bne.n	8005b7e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005b76:	f001 ffa1 	bl	8007abc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	e05c      	b.n	8005c38 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005b7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d106      	bne.n	8005b92 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005b84:	f107 0314 	add.w	r3, r7, #20
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f001 f899 	bl	8006cc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b92:	f001 ff93 	bl	8007abc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b96:	f000 fe09 	bl	80067ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b9a:	f001 ff5d 	bl	8007a58 <vPortEnterCritical>
 8005b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ba4:	b25b      	sxtb	r3, r3
 8005ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005baa:	d103      	bne.n	8005bb4 <xQueueGenericSend+0x174>
 8005bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005bba:	b25b      	sxtb	r3, r3
 8005bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc0:	d103      	bne.n	8005bca <xQueueGenericSend+0x18a>
 8005bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bca:	f001 ff77 	bl	8007abc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005bce:	1d3a      	adds	r2, r7, #4
 8005bd0:	f107 0314 	add.w	r3, r7, #20
 8005bd4:	4611      	mov	r1, r2
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f001 f888 	bl	8006cec <xTaskCheckForTimeOut>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d124      	bne.n	8005c2c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005be2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005be4:	f000 fb28 	bl	8006238 <prvIsQueueFull>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d018      	beq.n	8005c20 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf0:	3310      	adds	r3, #16
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	4611      	mov	r1, r2
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f000 ffac 	bl	8006b54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005bfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005bfe:	f000 fab3 	bl	8006168 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005c02:	f000 fde1 	bl	80067c8 <xTaskResumeAll>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	f47f af7c 	bne.w	8005b06 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8005c40 <xQueueGenericSend+0x200>)
 8005c10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c14:	601a      	str	r2, [r3, #0]
 8005c16:	f3bf 8f4f 	dsb	sy
 8005c1a:	f3bf 8f6f 	isb	sy
 8005c1e:	e772      	b.n	8005b06 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005c20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c22:	f000 faa1 	bl	8006168 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005c26:	f000 fdcf 	bl	80067c8 <xTaskResumeAll>
 8005c2a:	e76c      	b.n	8005b06 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005c2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c2e:	f000 fa9b 	bl	8006168 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c32:	f000 fdc9 	bl	80067c8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005c36:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3738      	adds	r7, #56	@ 0x38
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	e000ed04 	.word	0xe000ed04

08005c44 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b090      	sub	sp, #64	@ 0x40
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	607a      	str	r2, [r7, #4]
 8005c50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d10b      	bne.n	8005c74 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c60:	f383 8811 	msr	BASEPRI, r3
 8005c64:	f3bf 8f6f 	isb	sy
 8005c68:	f3bf 8f4f 	dsb	sy
 8005c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005c6e:	bf00      	nop
 8005c70:	bf00      	nop
 8005c72:	e7fd      	b.n	8005c70 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d103      	bne.n	8005c82 <xQueueGenericSendFromISR+0x3e>
 8005c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d101      	bne.n	8005c86 <xQueueGenericSendFromISR+0x42>
 8005c82:	2301      	movs	r3, #1
 8005c84:	e000      	b.n	8005c88 <xQueueGenericSendFromISR+0x44>
 8005c86:	2300      	movs	r3, #0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d10b      	bne.n	8005ca4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c90:	f383 8811 	msr	BASEPRI, r3
 8005c94:	f3bf 8f6f 	isb	sy
 8005c98:	f3bf 8f4f 	dsb	sy
 8005c9c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005c9e:	bf00      	nop
 8005ca0:	bf00      	nop
 8005ca2:	e7fd      	b.n	8005ca0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	2b02      	cmp	r3, #2
 8005ca8:	d103      	bne.n	8005cb2 <xQueueGenericSendFromISR+0x6e>
 8005caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d101      	bne.n	8005cb6 <xQueueGenericSendFromISR+0x72>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e000      	b.n	8005cb8 <xQueueGenericSendFromISR+0x74>
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d10b      	bne.n	8005cd4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc0:	f383 8811 	msr	BASEPRI, r3
 8005cc4:	f3bf 8f6f 	isb	sy
 8005cc8:	f3bf 8f4f 	dsb	sy
 8005ccc:	623b      	str	r3, [r7, #32]
}
 8005cce:	bf00      	nop
 8005cd0:	bf00      	nop
 8005cd2:	e7fd      	b.n	8005cd0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005cd4:	f001 ffa0 	bl	8007c18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005cd8:	f3ef 8211 	mrs	r2, BASEPRI
 8005cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ce0:	f383 8811 	msr	BASEPRI, r3
 8005ce4:	f3bf 8f6f 	isb	sy
 8005ce8:	f3bf 8f4f 	dsb	sy
 8005cec:	61fa      	str	r2, [r7, #28]
 8005cee:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005cf0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005cf2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005cf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cf6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d302      	bcc.n	8005d06 <xQueueGenericSendFromISR+0xc2>
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	2b02      	cmp	r3, #2
 8005d04:	d12f      	bne.n	8005d66 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d08:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d0c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005d16:	683a      	ldr	r2, [r7, #0]
 8005d18:	68b9      	ldr	r1, [r7, #8]
 8005d1a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005d1c:	f000 f994 	bl	8006048 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005d20:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d28:	d112      	bne.n	8005d50 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d016      	beq.n	8005d60 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d34:	3324      	adds	r3, #36	@ 0x24
 8005d36:	4618      	mov	r0, r3
 8005d38:	f000 ff5e 	bl	8006bf8 <xTaskRemoveFromEventList>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d00e      	beq.n	8005d60 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d00b      	beq.n	8005d60 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	601a      	str	r2, [r3, #0]
 8005d4e:	e007      	b.n	8005d60 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005d50:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005d54:	3301      	adds	r3, #1
 8005d56:	b2db      	uxtb	r3, r3
 8005d58:	b25a      	sxtb	r2, r3
 8005d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005d60:	2301      	movs	r3, #1
 8005d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005d64:	e001      	b.n	8005d6a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005d66:	2300      	movs	r3, #0
 8005d68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d6c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005d74:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005d76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3740      	adds	r7, #64	@ 0x40
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b08c      	sub	sp, #48	@ 0x30
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	60b9      	str	r1, [r7, #8]
 8005d8a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d10b      	bne.n	8005db2 <xQueueReceive+0x32>
	__asm volatile
 8005d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d9e:	f383 8811 	msr	BASEPRI, r3
 8005da2:	f3bf 8f6f 	isb	sy
 8005da6:	f3bf 8f4f 	dsb	sy
 8005daa:	623b      	str	r3, [r7, #32]
}
 8005dac:	bf00      	nop
 8005dae:	bf00      	nop
 8005db0:	e7fd      	b.n	8005dae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d103      	bne.n	8005dc0 <xQueueReceive+0x40>
 8005db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d101      	bne.n	8005dc4 <xQueueReceive+0x44>
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e000      	b.n	8005dc6 <xQueueReceive+0x46>
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d10b      	bne.n	8005de2 <xQueueReceive+0x62>
	__asm volatile
 8005dca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dce:	f383 8811 	msr	BASEPRI, r3
 8005dd2:	f3bf 8f6f 	isb	sy
 8005dd6:	f3bf 8f4f 	dsb	sy
 8005dda:	61fb      	str	r3, [r7, #28]
}
 8005ddc:	bf00      	nop
 8005dde:	bf00      	nop
 8005de0:	e7fd      	b.n	8005dde <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005de2:	f001 f8c9 	bl	8006f78 <xTaskGetSchedulerState>
 8005de6:	4603      	mov	r3, r0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d102      	bne.n	8005df2 <xQueueReceive+0x72>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d101      	bne.n	8005df6 <xQueueReceive+0x76>
 8005df2:	2301      	movs	r3, #1
 8005df4:	e000      	b.n	8005df8 <xQueueReceive+0x78>
 8005df6:	2300      	movs	r3, #0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d10b      	bne.n	8005e14 <xQueueReceive+0x94>
	__asm volatile
 8005dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e00:	f383 8811 	msr	BASEPRI, r3
 8005e04:	f3bf 8f6f 	isb	sy
 8005e08:	f3bf 8f4f 	dsb	sy
 8005e0c:	61bb      	str	r3, [r7, #24]
}
 8005e0e:	bf00      	nop
 8005e10:	bf00      	nop
 8005e12:	e7fd      	b.n	8005e10 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005e14:	f001 fe20 	bl	8007a58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e1c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d01f      	beq.n	8005e64 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005e24:	68b9      	ldr	r1, [r7, #8]
 8005e26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e28:	f000 f978 	bl	800611c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2e:	1e5a      	subs	r2, r3, #1
 8005e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e32:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e36:	691b      	ldr	r3, [r3, #16]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d00f      	beq.n	8005e5c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e3e:	3310      	adds	r3, #16
 8005e40:	4618      	mov	r0, r3
 8005e42:	f000 fed9 	bl	8006bf8 <xTaskRemoveFromEventList>
 8005e46:	4603      	mov	r3, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d007      	beq.n	8005e5c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005e4c:	4b3c      	ldr	r3, [pc, #240]	@ (8005f40 <xQueueReceive+0x1c0>)
 8005e4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e52:	601a      	str	r2, [r3, #0]
 8005e54:	f3bf 8f4f 	dsb	sy
 8005e58:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005e5c:	f001 fe2e 	bl	8007abc <vPortExitCritical>
				return pdPASS;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e069      	b.n	8005f38 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d103      	bne.n	8005e72 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005e6a:	f001 fe27 	bl	8007abc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	e062      	b.n	8005f38 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d106      	bne.n	8005e86 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005e78:	f107 0310 	add.w	r3, r7, #16
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f000 ff1f 	bl	8006cc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005e82:	2301      	movs	r3, #1
 8005e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005e86:	f001 fe19 	bl	8007abc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e8a:	f000 fc8f 	bl	80067ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e8e:	f001 fde3 	bl	8007a58 <vPortEnterCritical>
 8005e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e98:	b25b      	sxtb	r3, r3
 8005e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e9e:	d103      	bne.n	8005ea8 <xQueueReceive+0x128>
 8005ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eaa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005eae:	b25b      	sxtb	r3, r3
 8005eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb4:	d103      	bne.n	8005ebe <xQueueReceive+0x13e>
 8005eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ebe:	f001 fdfd 	bl	8007abc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ec2:	1d3a      	adds	r2, r7, #4
 8005ec4:	f107 0310 	add.w	r3, r7, #16
 8005ec8:	4611      	mov	r1, r2
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f000 ff0e 	bl	8006cec <xTaskCheckForTimeOut>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d123      	bne.n	8005f1e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ed6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ed8:	f000 f998 	bl	800620c <prvIsQueueEmpty>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d017      	beq.n	8005f12 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ee4:	3324      	adds	r3, #36	@ 0x24
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	4611      	mov	r1, r2
 8005eea:	4618      	mov	r0, r3
 8005eec:	f000 fe32 	bl	8006b54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005ef0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ef2:	f000 f939 	bl	8006168 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005ef6:	f000 fc67 	bl	80067c8 <xTaskResumeAll>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d189      	bne.n	8005e14 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005f00:	4b0f      	ldr	r3, [pc, #60]	@ (8005f40 <xQueueReceive+0x1c0>)
 8005f02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f06:	601a      	str	r2, [r3, #0]
 8005f08:	f3bf 8f4f 	dsb	sy
 8005f0c:	f3bf 8f6f 	isb	sy
 8005f10:	e780      	b.n	8005e14 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005f12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f14:	f000 f928 	bl	8006168 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005f18:	f000 fc56 	bl	80067c8 <xTaskResumeAll>
 8005f1c:	e77a      	b.n	8005e14 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005f1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f20:	f000 f922 	bl	8006168 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f24:	f000 fc50 	bl	80067c8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f2a:	f000 f96f 	bl	800620c <prvIsQueueEmpty>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f43f af6f 	beq.w	8005e14 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005f36:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3730      	adds	r7, #48	@ 0x30
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	e000ed04 	.word	0xe000ed04

08005f44 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b08e      	sub	sp, #56	@ 0x38
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	60b9      	str	r1, [r7, #8]
 8005f4e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d10b      	bne.n	8005f72 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5e:	f383 8811 	msr	BASEPRI, r3
 8005f62:	f3bf 8f6f 	isb	sy
 8005f66:	f3bf 8f4f 	dsb	sy
 8005f6a:	623b      	str	r3, [r7, #32]
}
 8005f6c:	bf00      	nop
 8005f6e:	bf00      	nop
 8005f70:	e7fd      	b.n	8005f6e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d103      	bne.n	8005f80 <xQueueReceiveFromISR+0x3c>
 8005f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d101      	bne.n	8005f84 <xQueueReceiveFromISR+0x40>
 8005f80:	2301      	movs	r3, #1
 8005f82:	e000      	b.n	8005f86 <xQueueReceiveFromISR+0x42>
 8005f84:	2300      	movs	r3, #0
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d10b      	bne.n	8005fa2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f8e:	f383 8811 	msr	BASEPRI, r3
 8005f92:	f3bf 8f6f 	isb	sy
 8005f96:	f3bf 8f4f 	dsb	sy
 8005f9a:	61fb      	str	r3, [r7, #28]
}
 8005f9c:	bf00      	nop
 8005f9e:	bf00      	nop
 8005fa0:	e7fd      	b.n	8005f9e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005fa2:	f001 fe39 	bl	8007c18 <vPortValidateInterruptPriority>
	__asm volatile
 8005fa6:	f3ef 8211 	mrs	r2, BASEPRI
 8005faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fae:	f383 8811 	msr	BASEPRI, r3
 8005fb2:	f3bf 8f6f 	isb	sy
 8005fb6:	f3bf 8f4f 	dsb	sy
 8005fba:	61ba      	str	r2, [r7, #24]
 8005fbc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005fbe:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fc6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d02f      	beq.n	800602e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005fd8:	68b9      	ldr	r1, [r7, #8]
 8005fda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005fdc:	f000 f89e 	bl	800611c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe2:	1e5a      	subs	r2, r3, #1
 8005fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005fe8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff0:	d112      	bne.n	8006018 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d016      	beq.n	8006028 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ffc:	3310      	adds	r3, #16
 8005ffe:	4618      	mov	r0, r3
 8006000:	f000 fdfa 	bl	8006bf8 <xTaskRemoveFromEventList>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d00e      	beq.n	8006028 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d00b      	beq.n	8006028 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	601a      	str	r2, [r3, #0]
 8006016:	e007      	b.n	8006028 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006018:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800601c:	3301      	adds	r3, #1
 800601e:	b2db      	uxtb	r3, r3
 8006020:	b25a      	sxtb	r2, r3
 8006022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006024:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006028:	2301      	movs	r3, #1
 800602a:	637b      	str	r3, [r7, #52]	@ 0x34
 800602c:	e001      	b.n	8006032 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800602e:	2300      	movs	r3, #0
 8006030:	637b      	str	r3, [r7, #52]	@ 0x34
 8006032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006034:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	f383 8811 	msr	BASEPRI, r3
}
 800603c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800603e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006040:	4618      	mov	r0, r3
 8006042:	3738      	adds	r7, #56	@ 0x38
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b086      	sub	sp, #24
 800604c:	af00      	add	r7, sp, #0
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006054:	2300      	movs	r3, #0
 8006056:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800605c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006062:	2b00      	cmp	r3, #0
 8006064:	d10d      	bne.n	8006082 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d14d      	bne.n	800610a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	4618      	mov	r0, r3
 8006074:	f000 ff9e 	bl	8006fb4 <xTaskPriorityDisinherit>
 8006078:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	609a      	str	r2, [r3, #8]
 8006080:	e043      	b.n	800610a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d119      	bne.n	80060bc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6858      	ldr	r0, [r3, #4]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006090:	461a      	mov	r2, r3
 8006092:	68b9      	ldr	r1, [r7, #8]
 8006094:	f002 f81c 	bl	80080d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	685a      	ldr	r2, [r3, #4]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a0:	441a      	add	r2, r3
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	685a      	ldr	r2, [r3, #4]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	429a      	cmp	r2, r3
 80060b0:	d32b      	bcc.n	800610a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	605a      	str	r2, [r3, #4]
 80060ba:	e026      	b.n	800610a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	68d8      	ldr	r0, [r3, #12]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c4:	461a      	mov	r2, r3
 80060c6:	68b9      	ldr	r1, [r7, #8]
 80060c8:	f002 f802 	bl	80080d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	68da      	ldr	r2, [r3, #12]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d4:	425b      	negs	r3, r3
 80060d6:	441a      	add	r2, r3
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	68da      	ldr	r2, [r3, #12]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d207      	bcs.n	80060f8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	689a      	ldr	r2, [r3, #8]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f0:	425b      	negs	r3, r3
 80060f2:	441a      	add	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2b02      	cmp	r3, #2
 80060fc:	d105      	bne.n	800610a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d002      	beq.n	800610a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	3b01      	subs	r3, #1
 8006108:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	1c5a      	adds	r2, r3, #1
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006112:	697b      	ldr	r3, [r7, #20]
}
 8006114:	4618      	mov	r0, r3
 8006116:	3718      	adds	r7, #24
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b082      	sub	sp, #8
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800612a:	2b00      	cmp	r3, #0
 800612c:	d018      	beq.n	8006160 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	68da      	ldr	r2, [r3, #12]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006136:	441a      	add	r2, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	68da      	ldr	r2, [r3, #12]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	429a      	cmp	r2, r3
 8006146:	d303      	bcc.n	8006150 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	68d9      	ldr	r1, [r3, #12]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006158:	461a      	mov	r2, r3
 800615a:	6838      	ldr	r0, [r7, #0]
 800615c:	f001 ffb8 	bl	80080d0 <memcpy>
	}
}
 8006160:	bf00      	nop
 8006162:	3708      	adds	r7, #8
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006170:	f001 fc72 	bl	8007a58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800617a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800617c:	e011      	b.n	80061a2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006182:	2b00      	cmp	r3, #0
 8006184:	d012      	beq.n	80061ac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	3324      	adds	r3, #36	@ 0x24
 800618a:	4618      	mov	r0, r3
 800618c:	f000 fd34 	bl	8006bf8 <xTaskRemoveFromEventList>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d001      	beq.n	800619a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006196:	f000 fe0d 	bl	8006db4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800619a:	7bfb      	ldrb	r3, [r7, #15]
 800619c:	3b01      	subs	r3, #1
 800619e:	b2db      	uxtb	r3, r3
 80061a0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80061a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	dce9      	bgt.n	800617e <prvUnlockQueue+0x16>
 80061aa:	e000      	b.n	80061ae <prvUnlockQueue+0x46>
					break;
 80061ac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	22ff      	movs	r2, #255	@ 0xff
 80061b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80061b6:	f001 fc81 	bl	8007abc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80061ba:	f001 fc4d 	bl	8007a58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061c4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80061c6:	e011      	b.n	80061ec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	691b      	ldr	r3, [r3, #16]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d012      	beq.n	80061f6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	3310      	adds	r3, #16
 80061d4:	4618      	mov	r0, r3
 80061d6:	f000 fd0f 	bl	8006bf8 <xTaskRemoveFromEventList>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d001      	beq.n	80061e4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80061e0:	f000 fde8 	bl	8006db4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80061e4:	7bbb      	ldrb	r3, [r7, #14]
 80061e6:	3b01      	subs	r3, #1
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80061ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	dce9      	bgt.n	80061c8 <prvUnlockQueue+0x60>
 80061f4:	e000      	b.n	80061f8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80061f6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	22ff      	movs	r2, #255	@ 0xff
 80061fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006200:	f001 fc5c 	bl	8007abc <vPortExitCritical>
}
 8006204:	bf00      	nop
 8006206:	3710      	adds	r7, #16
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006214:	f001 fc20 	bl	8007a58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800621c:	2b00      	cmp	r3, #0
 800621e:	d102      	bne.n	8006226 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006220:	2301      	movs	r3, #1
 8006222:	60fb      	str	r3, [r7, #12]
 8006224:	e001      	b.n	800622a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006226:	2300      	movs	r3, #0
 8006228:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800622a:	f001 fc47 	bl	8007abc <vPortExitCritical>

	return xReturn;
 800622e:	68fb      	ldr	r3, [r7, #12]
}
 8006230:	4618      	mov	r0, r3
 8006232:	3710      	adds	r7, #16
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006240:	f001 fc0a 	bl	8007a58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800624c:	429a      	cmp	r2, r3
 800624e:	d102      	bne.n	8006256 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006250:	2301      	movs	r3, #1
 8006252:	60fb      	str	r3, [r7, #12]
 8006254:	e001      	b.n	800625a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006256:	2300      	movs	r3, #0
 8006258:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800625a:	f001 fc2f 	bl	8007abc <vPortExitCritical>

	return xReturn;
 800625e:	68fb      	ldr	r3, [r7, #12]
}
 8006260:	4618      	mov	r0, r3
 8006262:	3710      	adds	r7, #16
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}

08006268 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006268:	b480      	push	{r7}
 800626a:	b085      	sub	sp, #20
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006272:	2300      	movs	r3, #0
 8006274:	60fb      	str	r3, [r7, #12]
 8006276:	e014      	b.n	80062a2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006278:	4a0f      	ldr	r2, [pc, #60]	@ (80062b8 <vQueueAddToRegistry+0x50>)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d10b      	bne.n	800629c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006284:	490c      	ldr	r1, [pc, #48]	@ (80062b8 <vQueueAddToRegistry+0x50>)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	683a      	ldr	r2, [r7, #0]
 800628a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800628e:	4a0a      	ldr	r2, [pc, #40]	@ (80062b8 <vQueueAddToRegistry+0x50>)
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	00db      	lsls	r3, r3, #3
 8006294:	4413      	add	r3, r2
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800629a:	e006      	b.n	80062aa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	3301      	adds	r3, #1
 80062a0:	60fb      	str	r3, [r7, #12]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2b07      	cmp	r3, #7
 80062a6:	d9e7      	bls.n	8006278 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80062a8:	bf00      	nop
 80062aa:	bf00      	nop
 80062ac:	3714      	adds	r7, #20
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop
 80062b8:	200013a4 	.word	0x200013a4

080062bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b086      	sub	sp, #24
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	60b9      	str	r1, [r7, #8]
 80062c6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80062cc:	f001 fbc4 	bl	8007a58 <vPortEnterCritical>
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80062d6:	b25b      	sxtb	r3, r3
 80062d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062dc:	d103      	bne.n	80062e6 <vQueueWaitForMessageRestricted+0x2a>
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	2200      	movs	r2, #0
 80062e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80062ec:	b25b      	sxtb	r3, r3
 80062ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062f2:	d103      	bne.n	80062fc <vQueueWaitForMessageRestricted+0x40>
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	2200      	movs	r2, #0
 80062f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062fc:	f001 fbde 	bl	8007abc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006304:	2b00      	cmp	r3, #0
 8006306:	d106      	bne.n	8006316 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	3324      	adds	r3, #36	@ 0x24
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	68b9      	ldr	r1, [r7, #8]
 8006310:	4618      	mov	r0, r3
 8006312:	f000 fc45 	bl	8006ba0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006316:	6978      	ldr	r0, [r7, #20]
 8006318:	f7ff ff26 	bl	8006168 <prvUnlockQueue>
	}
 800631c:	bf00      	nop
 800631e:	3718      	adds	r7, #24
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006324:	b580      	push	{r7, lr}
 8006326:	b08e      	sub	sp, #56	@ 0x38
 8006328:	af04      	add	r7, sp, #16
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	607a      	str	r2, [r7, #4]
 8006330:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006334:	2b00      	cmp	r3, #0
 8006336:	d10b      	bne.n	8006350 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800633c:	f383 8811 	msr	BASEPRI, r3
 8006340:	f3bf 8f6f 	isb	sy
 8006344:	f3bf 8f4f 	dsb	sy
 8006348:	623b      	str	r3, [r7, #32]
}
 800634a:	bf00      	nop
 800634c:	bf00      	nop
 800634e:	e7fd      	b.n	800634c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006352:	2b00      	cmp	r3, #0
 8006354:	d10b      	bne.n	800636e <xTaskCreateStatic+0x4a>
	__asm volatile
 8006356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800635a:	f383 8811 	msr	BASEPRI, r3
 800635e:	f3bf 8f6f 	isb	sy
 8006362:	f3bf 8f4f 	dsb	sy
 8006366:	61fb      	str	r3, [r7, #28]
}
 8006368:	bf00      	nop
 800636a:	bf00      	nop
 800636c:	e7fd      	b.n	800636a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800636e:	235c      	movs	r3, #92	@ 0x5c
 8006370:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	2b5c      	cmp	r3, #92	@ 0x5c
 8006376:	d00b      	beq.n	8006390 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800637c:	f383 8811 	msr	BASEPRI, r3
 8006380:	f3bf 8f6f 	isb	sy
 8006384:	f3bf 8f4f 	dsb	sy
 8006388:	61bb      	str	r3, [r7, #24]
}
 800638a:	bf00      	nop
 800638c:	bf00      	nop
 800638e:	e7fd      	b.n	800638c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006390:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006394:	2b00      	cmp	r3, #0
 8006396:	d01e      	beq.n	80063d6 <xTaskCreateStatic+0xb2>
 8006398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800639a:	2b00      	cmp	r3, #0
 800639c:	d01b      	beq.n	80063d6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800639e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80063a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80063a6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80063a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063aa:	2202      	movs	r2, #2
 80063ac:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80063b0:	2300      	movs	r3, #0
 80063b2:	9303      	str	r3, [sp, #12]
 80063b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b6:	9302      	str	r3, [sp, #8]
 80063b8:	f107 0314 	add.w	r3, r7, #20
 80063bc:	9301      	str	r3, [sp, #4]
 80063be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c0:	9300      	str	r3, [sp, #0]
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	687a      	ldr	r2, [r7, #4]
 80063c6:	68b9      	ldr	r1, [r7, #8]
 80063c8:	68f8      	ldr	r0, [r7, #12]
 80063ca:	f000 f850 	bl	800646e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80063ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80063d0:	f000 f8de 	bl	8006590 <prvAddNewTaskToReadyList>
 80063d4:	e001      	b.n	80063da <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80063d6:	2300      	movs	r3, #0
 80063d8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80063da:	697b      	ldr	r3, [r7, #20]
	}
 80063dc:	4618      	mov	r0, r3
 80063de:	3728      	adds	r7, #40	@ 0x28
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}

080063e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b08c      	sub	sp, #48	@ 0x30
 80063e8:	af04      	add	r7, sp, #16
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	60b9      	str	r1, [r7, #8]
 80063ee:	603b      	str	r3, [r7, #0]
 80063f0:	4613      	mov	r3, r2
 80063f2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80063f4:	88fb      	ldrh	r3, [r7, #6]
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	4618      	mov	r0, r3
 80063fa:	f001 fc4f 	bl	8007c9c <pvPortMalloc>
 80063fe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d00e      	beq.n	8006424 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006406:	205c      	movs	r0, #92	@ 0x5c
 8006408:	f001 fc48 	bl	8007c9c <pvPortMalloc>
 800640c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d003      	beq.n	800641c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006414:	69fb      	ldr	r3, [r7, #28]
 8006416:	697a      	ldr	r2, [r7, #20]
 8006418:	631a      	str	r2, [r3, #48]	@ 0x30
 800641a:	e005      	b.n	8006428 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800641c:	6978      	ldr	r0, [r7, #20]
 800641e:	f001 fd0b 	bl	8007e38 <vPortFree>
 8006422:	e001      	b.n	8006428 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006424:	2300      	movs	r3, #0
 8006426:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d017      	beq.n	800645e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800642e:	69fb      	ldr	r3, [r7, #28]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006436:	88fa      	ldrh	r2, [r7, #6]
 8006438:	2300      	movs	r3, #0
 800643a:	9303      	str	r3, [sp, #12]
 800643c:	69fb      	ldr	r3, [r7, #28]
 800643e:	9302      	str	r3, [sp, #8]
 8006440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006442:	9301      	str	r3, [sp, #4]
 8006444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006446:	9300      	str	r3, [sp, #0]
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	68b9      	ldr	r1, [r7, #8]
 800644c:	68f8      	ldr	r0, [r7, #12]
 800644e:	f000 f80e 	bl	800646e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006452:	69f8      	ldr	r0, [r7, #28]
 8006454:	f000 f89c 	bl	8006590 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006458:	2301      	movs	r3, #1
 800645a:	61bb      	str	r3, [r7, #24]
 800645c:	e002      	b.n	8006464 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800645e:	f04f 33ff 	mov.w	r3, #4294967295
 8006462:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006464:	69bb      	ldr	r3, [r7, #24]
	}
 8006466:	4618      	mov	r0, r3
 8006468:	3720      	adds	r7, #32
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}

0800646e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800646e:	b580      	push	{r7, lr}
 8006470:	b088      	sub	sp, #32
 8006472:	af00      	add	r7, sp, #0
 8006474:	60f8      	str	r0, [r7, #12]
 8006476:	60b9      	str	r1, [r7, #8]
 8006478:	607a      	str	r2, [r7, #4]
 800647a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800647c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800647e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	009b      	lsls	r3, r3, #2
 8006484:	461a      	mov	r2, r3
 8006486:	21a5      	movs	r1, #165	@ 0xa5
 8006488:	f001 fdf6 	bl	8008078 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800648c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800648e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006496:	3b01      	subs	r3, #1
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	4413      	add	r3, r2
 800649c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800649e:	69bb      	ldr	r3, [r7, #24]
 80064a0:	f023 0307 	bic.w	r3, r3, #7
 80064a4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	f003 0307 	and.w	r3, r3, #7
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d00b      	beq.n	80064c8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80064b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b4:	f383 8811 	msr	BASEPRI, r3
 80064b8:	f3bf 8f6f 	isb	sy
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	617b      	str	r3, [r7, #20]
}
 80064c2:	bf00      	nop
 80064c4:	bf00      	nop
 80064c6:	e7fd      	b.n	80064c4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d01f      	beq.n	800650e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80064ce:	2300      	movs	r3, #0
 80064d0:	61fb      	str	r3, [r7, #28]
 80064d2:	e012      	b.n	80064fa <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80064d4:	68ba      	ldr	r2, [r7, #8]
 80064d6:	69fb      	ldr	r3, [r7, #28]
 80064d8:	4413      	add	r3, r2
 80064da:	7819      	ldrb	r1, [r3, #0]
 80064dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064de:	69fb      	ldr	r3, [r7, #28]
 80064e0:	4413      	add	r3, r2
 80064e2:	3334      	adds	r3, #52	@ 0x34
 80064e4:	460a      	mov	r2, r1
 80064e6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80064e8:	68ba      	ldr	r2, [r7, #8]
 80064ea:	69fb      	ldr	r3, [r7, #28]
 80064ec:	4413      	add	r3, r2
 80064ee:	781b      	ldrb	r3, [r3, #0]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d006      	beq.n	8006502 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80064f4:	69fb      	ldr	r3, [r7, #28]
 80064f6:	3301      	adds	r3, #1
 80064f8:	61fb      	str	r3, [r7, #28]
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	2b0f      	cmp	r3, #15
 80064fe:	d9e9      	bls.n	80064d4 <prvInitialiseNewTask+0x66>
 8006500:	e000      	b.n	8006504 <prvInitialiseNewTask+0x96>
			{
				break;
 8006502:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006506:	2200      	movs	r2, #0
 8006508:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800650c:	e003      	b.n	8006516 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800650e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006510:	2200      	movs	r2, #0
 8006512:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006518:	2b37      	cmp	r3, #55	@ 0x37
 800651a:	d901      	bls.n	8006520 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800651c:	2337      	movs	r3, #55	@ 0x37
 800651e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006522:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006524:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006528:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800652a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800652c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800652e:	2200      	movs	r2, #0
 8006530:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006534:	3304      	adds	r3, #4
 8006536:	4618      	mov	r0, r3
 8006538:	f7ff f8a8 	bl	800568c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800653c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800653e:	3318      	adds	r3, #24
 8006540:	4618      	mov	r0, r3
 8006542:	f7ff f8a3 	bl	800568c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006548:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800654a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800654c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800654e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006554:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006558:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800655a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800655c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800655e:	2200      	movs	r2, #0
 8006560:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006564:	2200      	movs	r2, #0
 8006566:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800656a:	683a      	ldr	r2, [r7, #0]
 800656c:	68f9      	ldr	r1, [r7, #12]
 800656e:	69b8      	ldr	r0, [r7, #24]
 8006570:	f001 f93e 	bl	80077f0 <pxPortInitialiseStack>
 8006574:	4602      	mov	r2, r0
 8006576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006578:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800657a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800657c:	2b00      	cmp	r3, #0
 800657e:	d002      	beq.n	8006586 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006582:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006584:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006586:	bf00      	nop
 8006588:	3720      	adds	r7, #32
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
	...

08006590 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b082      	sub	sp, #8
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006598:	f001 fa5e 	bl	8007a58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800659c:	4b2d      	ldr	r3, [pc, #180]	@ (8006654 <prvAddNewTaskToReadyList+0xc4>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	3301      	adds	r3, #1
 80065a2:	4a2c      	ldr	r2, [pc, #176]	@ (8006654 <prvAddNewTaskToReadyList+0xc4>)
 80065a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80065a6:	4b2c      	ldr	r3, [pc, #176]	@ (8006658 <prvAddNewTaskToReadyList+0xc8>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d109      	bne.n	80065c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80065ae:	4a2a      	ldr	r2, [pc, #168]	@ (8006658 <prvAddNewTaskToReadyList+0xc8>)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80065b4:	4b27      	ldr	r3, [pc, #156]	@ (8006654 <prvAddNewTaskToReadyList+0xc4>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d110      	bne.n	80065de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80065bc:	f000 fc1e 	bl	8006dfc <prvInitialiseTaskLists>
 80065c0:	e00d      	b.n	80065de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80065c2:	4b26      	ldr	r3, [pc, #152]	@ (800665c <prvAddNewTaskToReadyList+0xcc>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d109      	bne.n	80065de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80065ca:	4b23      	ldr	r3, [pc, #140]	@ (8006658 <prvAddNewTaskToReadyList+0xc8>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d802      	bhi.n	80065de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80065d8:	4a1f      	ldr	r2, [pc, #124]	@ (8006658 <prvAddNewTaskToReadyList+0xc8>)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80065de:	4b20      	ldr	r3, [pc, #128]	@ (8006660 <prvAddNewTaskToReadyList+0xd0>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	3301      	adds	r3, #1
 80065e4:	4a1e      	ldr	r2, [pc, #120]	@ (8006660 <prvAddNewTaskToReadyList+0xd0>)
 80065e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80065e8:	4b1d      	ldr	r3, [pc, #116]	@ (8006660 <prvAddNewTaskToReadyList+0xd0>)
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065f4:	4b1b      	ldr	r3, [pc, #108]	@ (8006664 <prvAddNewTaskToReadyList+0xd4>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d903      	bls.n	8006604 <prvAddNewTaskToReadyList+0x74>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006600:	4a18      	ldr	r2, [pc, #96]	@ (8006664 <prvAddNewTaskToReadyList+0xd4>)
 8006602:	6013      	str	r3, [r2, #0]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006608:	4613      	mov	r3, r2
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	4413      	add	r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	4a15      	ldr	r2, [pc, #84]	@ (8006668 <prvAddNewTaskToReadyList+0xd8>)
 8006612:	441a      	add	r2, r3
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	3304      	adds	r3, #4
 8006618:	4619      	mov	r1, r3
 800661a:	4610      	mov	r0, r2
 800661c:	f7ff f843 	bl	80056a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006620:	f001 fa4c 	bl	8007abc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006624:	4b0d      	ldr	r3, [pc, #52]	@ (800665c <prvAddNewTaskToReadyList+0xcc>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d00e      	beq.n	800664a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800662c:	4b0a      	ldr	r3, [pc, #40]	@ (8006658 <prvAddNewTaskToReadyList+0xc8>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006636:	429a      	cmp	r2, r3
 8006638:	d207      	bcs.n	800664a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800663a:	4b0c      	ldr	r3, [pc, #48]	@ (800666c <prvAddNewTaskToReadyList+0xdc>)
 800663c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006640:	601a      	str	r2, [r3, #0]
 8006642:	f3bf 8f4f 	dsb	sy
 8006646:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800664a:	bf00      	nop
 800664c:	3708      	adds	r7, #8
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	200018b8 	.word	0x200018b8
 8006658:	200013e4 	.word	0x200013e4
 800665c:	200018c4 	.word	0x200018c4
 8006660:	200018d4 	.word	0x200018d4
 8006664:	200018c0 	.word	0x200018c0
 8006668:	200013e8 	.word	0x200013e8
 800666c:	e000ed04 	.word	0xe000ed04

08006670 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006670:	b580      	push	{r7, lr}
 8006672:	b084      	sub	sp, #16
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006678:	2300      	movs	r3, #0
 800667a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d018      	beq.n	80066b4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006682:	4b14      	ldr	r3, [pc, #80]	@ (80066d4 <vTaskDelay+0x64>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d00b      	beq.n	80066a2 <vTaskDelay+0x32>
	__asm volatile
 800668a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800668e:	f383 8811 	msr	BASEPRI, r3
 8006692:	f3bf 8f6f 	isb	sy
 8006696:	f3bf 8f4f 	dsb	sy
 800669a:	60bb      	str	r3, [r7, #8]
}
 800669c:	bf00      	nop
 800669e:	bf00      	nop
 80066a0:	e7fd      	b.n	800669e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80066a2:	f000 f883 	bl	80067ac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80066a6:	2100      	movs	r1, #0
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 fcf3 	bl	8007094 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80066ae:	f000 f88b 	bl	80067c8 <xTaskResumeAll>
 80066b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d107      	bne.n	80066ca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80066ba:	4b07      	ldr	r3, [pc, #28]	@ (80066d8 <vTaskDelay+0x68>)
 80066bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066c0:	601a      	str	r2, [r3, #0]
 80066c2:	f3bf 8f4f 	dsb	sy
 80066c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80066ca:	bf00      	nop
 80066cc:	3710      	adds	r7, #16
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}
 80066d2:	bf00      	nop
 80066d4:	200018e0 	.word	0x200018e0
 80066d8:	e000ed04 	.word	0xe000ed04

080066dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b08a      	sub	sp, #40	@ 0x28
 80066e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80066e2:	2300      	movs	r3, #0
 80066e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80066e6:	2300      	movs	r3, #0
 80066e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80066ea:	463a      	mov	r2, r7
 80066ec:	1d39      	adds	r1, r7, #4
 80066ee:	f107 0308 	add.w	r3, r7, #8
 80066f2:	4618      	mov	r0, r3
 80066f4:	f7fe ff76 	bl	80055e4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80066f8:	6839      	ldr	r1, [r7, #0]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	68ba      	ldr	r2, [r7, #8]
 80066fe:	9202      	str	r2, [sp, #8]
 8006700:	9301      	str	r3, [sp, #4]
 8006702:	2300      	movs	r3, #0
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	2300      	movs	r3, #0
 8006708:	460a      	mov	r2, r1
 800670a:	4922      	ldr	r1, [pc, #136]	@ (8006794 <vTaskStartScheduler+0xb8>)
 800670c:	4822      	ldr	r0, [pc, #136]	@ (8006798 <vTaskStartScheduler+0xbc>)
 800670e:	f7ff fe09 	bl	8006324 <xTaskCreateStatic>
 8006712:	4603      	mov	r3, r0
 8006714:	4a21      	ldr	r2, [pc, #132]	@ (800679c <vTaskStartScheduler+0xc0>)
 8006716:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006718:	4b20      	ldr	r3, [pc, #128]	@ (800679c <vTaskStartScheduler+0xc0>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d002      	beq.n	8006726 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006720:	2301      	movs	r3, #1
 8006722:	617b      	str	r3, [r7, #20]
 8006724:	e001      	b.n	800672a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006726:	2300      	movs	r3, #0
 8006728:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	2b01      	cmp	r3, #1
 800672e:	d102      	bne.n	8006736 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006730:	f000 fd04 	bl	800713c <xTimerCreateTimerTask>
 8006734:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	2b01      	cmp	r3, #1
 800673a:	d116      	bne.n	800676a <vTaskStartScheduler+0x8e>
	__asm volatile
 800673c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006740:	f383 8811 	msr	BASEPRI, r3
 8006744:	f3bf 8f6f 	isb	sy
 8006748:	f3bf 8f4f 	dsb	sy
 800674c:	613b      	str	r3, [r7, #16]
}
 800674e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006750:	4b13      	ldr	r3, [pc, #76]	@ (80067a0 <vTaskStartScheduler+0xc4>)
 8006752:	f04f 32ff 	mov.w	r2, #4294967295
 8006756:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006758:	4b12      	ldr	r3, [pc, #72]	@ (80067a4 <vTaskStartScheduler+0xc8>)
 800675a:	2201      	movs	r2, #1
 800675c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800675e:	4b12      	ldr	r3, [pc, #72]	@ (80067a8 <vTaskStartScheduler+0xcc>)
 8006760:	2200      	movs	r2, #0
 8006762:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006764:	f001 f8d4 	bl	8007910 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006768:	e00f      	b.n	800678a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006770:	d10b      	bne.n	800678a <vTaskStartScheduler+0xae>
	__asm volatile
 8006772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006776:	f383 8811 	msr	BASEPRI, r3
 800677a:	f3bf 8f6f 	isb	sy
 800677e:	f3bf 8f4f 	dsb	sy
 8006782:	60fb      	str	r3, [r7, #12]
}
 8006784:	bf00      	nop
 8006786:	bf00      	nop
 8006788:	e7fd      	b.n	8006786 <vTaskStartScheduler+0xaa>
}
 800678a:	bf00      	nop
 800678c:	3718      	adds	r7, #24
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	080091f4 	.word	0x080091f4
 8006798:	08006dcd 	.word	0x08006dcd
 800679c:	200018dc 	.word	0x200018dc
 80067a0:	200018d8 	.word	0x200018d8
 80067a4:	200018c4 	.word	0x200018c4
 80067a8:	200018bc 	.word	0x200018bc

080067ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80067ac:	b480      	push	{r7}
 80067ae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80067b0:	4b04      	ldr	r3, [pc, #16]	@ (80067c4 <vTaskSuspendAll+0x18>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	3301      	adds	r3, #1
 80067b6:	4a03      	ldr	r2, [pc, #12]	@ (80067c4 <vTaskSuspendAll+0x18>)
 80067b8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80067ba:	bf00      	nop
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr
 80067c4:	200018e0 	.word	0x200018e0

080067c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80067ce:	2300      	movs	r3, #0
 80067d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80067d2:	2300      	movs	r3, #0
 80067d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80067d6:	4b42      	ldr	r3, [pc, #264]	@ (80068e0 <xTaskResumeAll+0x118>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d10b      	bne.n	80067f6 <xTaskResumeAll+0x2e>
	__asm volatile
 80067de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e2:	f383 8811 	msr	BASEPRI, r3
 80067e6:	f3bf 8f6f 	isb	sy
 80067ea:	f3bf 8f4f 	dsb	sy
 80067ee:	603b      	str	r3, [r7, #0]
}
 80067f0:	bf00      	nop
 80067f2:	bf00      	nop
 80067f4:	e7fd      	b.n	80067f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80067f6:	f001 f92f 	bl	8007a58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80067fa:	4b39      	ldr	r3, [pc, #228]	@ (80068e0 <xTaskResumeAll+0x118>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	3b01      	subs	r3, #1
 8006800:	4a37      	ldr	r2, [pc, #220]	@ (80068e0 <xTaskResumeAll+0x118>)
 8006802:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006804:	4b36      	ldr	r3, [pc, #216]	@ (80068e0 <xTaskResumeAll+0x118>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d162      	bne.n	80068d2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800680c:	4b35      	ldr	r3, [pc, #212]	@ (80068e4 <xTaskResumeAll+0x11c>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d05e      	beq.n	80068d2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006814:	e02f      	b.n	8006876 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006816:	4b34      	ldr	r3, [pc, #208]	@ (80068e8 <xTaskResumeAll+0x120>)
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	3318      	adds	r3, #24
 8006822:	4618      	mov	r0, r3
 8006824:	f7fe ff9c 	bl	8005760 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	3304      	adds	r3, #4
 800682c:	4618      	mov	r0, r3
 800682e:	f7fe ff97 	bl	8005760 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006836:	4b2d      	ldr	r3, [pc, #180]	@ (80068ec <xTaskResumeAll+0x124>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	429a      	cmp	r2, r3
 800683c:	d903      	bls.n	8006846 <xTaskResumeAll+0x7e>
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006842:	4a2a      	ldr	r2, [pc, #168]	@ (80068ec <xTaskResumeAll+0x124>)
 8006844:	6013      	str	r3, [r2, #0]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800684a:	4613      	mov	r3, r2
 800684c:	009b      	lsls	r3, r3, #2
 800684e:	4413      	add	r3, r2
 8006850:	009b      	lsls	r3, r3, #2
 8006852:	4a27      	ldr	r2, [pc, #156]	@ (80068f0 <xTaskResumeAll+0x128>)
 8006854:	441a      	add	r2, r3
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	3304      	adds	r3, #4
 800685a:	4619      	mov	r1, r3
 800685c:	4610      	mov	r0, r2
 800685e:	f7fe ff22 	bl	80056a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006866:	4b23      	ldr	r3, [pc, #140]	@ (80068f4 <xTaskResumeAll+0x12c>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800686c:	429a      	cmp	r2, r3
 800686e:	d302      	bcc.n	8006876 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006870:	4b21      	ldr	r3, [pc, #132]	@ (80068f8 <xTaskResumeAll+0x130>)
 8006872:	2201      	movs	r2, #1
 8006874:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006876:	4b1c      	ldr	r3, [pc, #112]	@ (80068e8 <xTaskResumeAll+0x120>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d1cb      	bne.n	8006816 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d001      	beq.n	8006888 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006884:	f000 fb58 	bl	8006f38 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006888:	4b1c      	ldr	r3, [pc, #112]	@ (80068fc <xTaskResumeAll+0x134>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d010      	beq.n	80068b6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006894:	f000 f846 	bl	8006924 <xTaskIncrementTick>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d002      	beq.n	80068a4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800689e:	4b16      	ldr	r3, [pc, #88]	@ (80068f8 <xTaskResumeAll+0x130>)
 80068a0:	2201      	movs	r2, #1
 80068a2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	3b01      	subs	r3, #1
 80068a8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1f1      	bne.n	8006894 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80068b0:	4b12      	ldr	r3, [pc, #72]	@ (80068fc <xTaskResumeAll+0x134>)
 80068b2:	2200      	movs	r2, #0
 80068b4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80068b6:	4b10      	ldr	r3, [pc, #64]	@ (80068f8 <xTaskResumeAll+0x130>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d009      	beq.n	80068d2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80068be:	2301      	movs	r3, #1
 80068c0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80068c2:	4b0f      	ldr	r3, [pc, #60]	@ (8006900 <xTaskResumeAll+0x138>)
 80068c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068c8:	601a      	str	r2, [r3, #0]
 80068ca:	f3bf 8f4f 	dsb	sy
 80068ce:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80068d2:	f001 f8f3 	bl	8007abc <vPortExitCritical>

	return xAlreadyYielded;
 80068d6:	68bb      	ldr	r3, [r7, #8]
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3710      	adds	r7, #16
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}
 80068e0:	200018e0 	.word	0x200018e0
 80068e4:	200018b8 	.word	0x200018b8
 80068e8:	20001878 	.word	0x20001878
 80068ec:	200018c0 	.word	0x200018c0
 80068f0:	200013e8 	.word	0x200013e8
 80068f4:	200013e4 	.word	0x200013e4
 80068f8:	200018cc 	.word	0x200018cc
 80068fc:	200018c8 	.word	0x200018c8
 8006900:	e000ed04 	.word	0xe000ed04

08006904 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800690a:	4b05      	ldr	r3, [pc, #20]	@ (8006920 <xTaskGetTickCount+0x1c>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006910:	687b      	ldr	r3, [r7, #4]
}
 8006912:	4618      	mov	r0, r3
 8006914:	370c      	adds	r7, #12
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	200018bc 	.word	0x200018bc

08006924 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b086      	sub	sp, #24
 8006928:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800692a:	2300      	movs	r3, #0
 800692c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800692e:	4b4f      	ldr	r3, [pc, #316]	@ (8006a6c <xTaskIncrementTick+0x148>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	2b00      	cmp	r3, #0
 8006934:	f040 8090 	bne.w	8006a58 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006938:	4b4d      	ldr	r3, [pc, #308]	@ (8006a70 <xTaskIncrementTick+0x14c>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	3301      	adds	r3, #1
 800693e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006940:	4a4b      	ldr	r2, [pc, #300]	@ (8006a70 <xTaskIncrementTick+0x14c>)
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d121      	bne.n	8006990 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800694c:	4b49      	ldr	r3, [pc, #292]	@ (8006a74 <xTaskIncrementTick+0x150>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00b      	beq.n	800696e <xTaskIncrementTick+0x4a>
	__asm volatile
 8006956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800695a:	f383 8811 	msr	BASEPRI, r3
 800695e:	f3bf 8f6f 	isb	sy
 8006962:	f3bf 8f4f 	dsb	sy
 8006966:	603b      	str	r3, [r7, #0]
}
 8006968:	bf00      	nop
 800696a:	bf00      	nop
 800696c:	e7fd      	b.n	800696a <xTaskIncrementTick+0x46>
 800696e:	4b41      	ldr	r3, [pc, #260]	@ (8006a74 <xTaskIncrementTick+0x150>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	60fb      	str	r3, [r7, #12]
 8006974:	4b40      	ldr	r3, [pc, #256]	@ (8006a78 <xTaskIncrementTick+0x154>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a3e      	ldr	r2, [pc, #248]	@ (8006a74 <xTaskIncrementTick+0x150>)
 800697a:	6013      	str	r3, [r2, #0]
 800697c:	4a3e      	ldr	r2, [pc, #248]	@ (8006a78 <xTaskIncrementTick+0x154>)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6013      	str	r3, [r2, #0]
 8006982:	4b3e      	ldr	r3, [pc, #248]	@ (8006a7c <xTaskIncrementTick+0x158>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	3301      	adds	r3, #1
 8006988:	4a3c      	ldr	r2, [pc, #240]	@ (8006a7c <xTaskIncrementTick+0x158>)
 800698a:	6013      	str	r3, [r2, #0]
 800698c:	f000 fad4 	bl	8006f38 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006990:	4b3b      	ldr	r3, [pc, #236]	@ (8006a80 <xTaskIncrementTick+0x15c>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	429a      	cmp	r2, r3
 8006998:	d349      	bcc.n	8006a2e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800699a:	4b36      	ldr	r3, [pc, #216]	@ (8006a74 <xTaskIncrementTick+0x150>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d104      	bne.n	80069ae <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069a4:	4b36      	ldr	r3, [pc, #216]	@ (8006a80 <xTaskIncrementTick+0x15c>)
 80069a6:	f04f 32ff 	mov.w	r2, #4294967295
 80069aa:	601a      	str	r2, [r3, #0]
					break;
 80069ac:	e03f      	b.n	8006a2e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069ae:	4b31      	ldr	r3, [pc, #196]	@ (8006a74 <xTaskIncrementTick+0x150>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	68db      	ldr	r3, [r3, #12]
 80069b6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80069be:	693a      	ldr	r2, [r7, #16]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d203      	bcs.n	80069ce <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80069c6:	4a2e      	ldr	r2, [pc, #184]	@ (8006a80 <xTaskIncrementTick+0x15c>)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80069cc:	e02f      	b.n	8006a2e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	3304      	adds	r3, #4
 80069d2:	4618      	mov	r0, r3
 80069d4:	f7fe fec4 	bl	8005760 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d004      	beq.n	80069ea <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	3318      	adds	r3, #24
 80069e4:	4618      	mov	r0, r3
 80069e6:	f7fe febb 	bl	8005760 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069ee:	4b25      	ldr	r3, [pc, #148]	@ (8006a84 <xTaskIncrementTick+0x160>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d903      	bls.n	80069fe <xTaskIncrementTick+0xda>
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069fa:	4a22      	ldr	r2, [pc, #136]	@ (8006a84 <xTaskIncrementTick+0x160>)
 80069fc:	6013      	str	r3, [r2, #0]
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a02:	4613      	mov	r3, r2
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	4413      	add	r3, r2
 8006a08:	009b      	lsls	r3, r3, #2
 8006a0a:	4a1f      	ldr	r2, [pc, #124]	@ (8006a88 <xTaskIncrementTick+0x164>)
 8006a0c:	441a      	add	r2, r3
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	3304      	adds	r3, #4
 8006a12:	4619      	mov	r1, r3
 8006a14:	4610      	mov	r0, r2
 8006a16:	f7fe fe46 	bl	80056a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8006a8c <xTaskIncrementTick+0x168>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d3b8      	bcc.n	800699a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a2c:	e7b5      	b.n	800699a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006a2e:	4b17      	ldr	r3, [pc, #92]	@ (8006a8c <xTaskIncrementTick+0x168>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a34:	4914      	ldr	r1, [pc, #80]	@ (8006a88 <xTaskIncrementTick+0x164>)
 8006a36:	4613      	mov	r3, r2
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	4413      	add	r3, r2
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	440b      	add	r3, r1
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d901      	bls.n	8006a4a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006a46:	2301      	movs	r3, #1
 8006a48:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006a4a:	4b11      	ldr	r3, [pc, #68]	@ (8006a90 <xTaskIncrementTick+0x16c>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d007      	beq.n	8006a62 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006a52:	2301      	movs	r3, #1
 8006a54:	617b      	str	r3, [r7, #20]
 8006a56:	e004      	b.n	8006a62 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006a58:	4b0e      	ldr	r3, [pc, #56]	@ (8006a94 <xTaskIncrementTick+0x170>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	3301      	adds	r3, #1
 8006a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8006a94 <xTaskIncrementTick+0x170>)
 8006a60:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006a62:	697b      	ldr	r3, [r7, #20]
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3718      	adds	r7, #24
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}
 8006a6c:	200018e0 	.word	0x200018e0
 8006a70:	200018bc 	.word	0x200018bc
 8006a74:	20001870 	.word	0x20001870
 8006a78:	20001874 	.word	0x20001874
 8006a7c:	200018d0 	.word	0x200018d0
 8006a80:	200018d8 	.word	0x200018d8
 8006a84:	200018c0 	.word	0x200018c0
 8006a88:	200013e8 	.word	0x200013e8
 8006a8c:	200013e4 	.word	0x200013e4
 8006a90:	200018cc 	.word	0x200018cc
 8006a94:	200018c8 	.word	0x200018c8

08006a98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b085      	sub	sp, #20
 8006a9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006a9e:	4b28      	ldr	r3, [pc, #160]	@ (8006b40 <vTaskSwitchContext+0xa8>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d003      	beq.n	8006aae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006aa6:	4b27      	ldr	r3, [pc, #156]	@ (8006b44 <vTaskSwitchContext+0xac>)
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006aac:	e042      	b.n	8006b34 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006aae:	4b25      	ldr	r3, [pc, #148]	@ (8006b44 <vTaskSwitchContext+0xac>)
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ab4:	4b24      	ldr	r3, [pc, #144]	@ (8006b48 <vTaskSwitchContext+0xb0>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	60fb      	str	r3, [r7, #12]
 8006aba:	e011      	b.n	8006ae0 <vTaskSwitchContext+0x48>
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d10b      	bne.n	8006ada <vTaskSwitchContext+0x42>
	__asm volatile
 8006ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac6:	f383 8811 	msr	BASEPRI, r3
 8006aca:	f3bf 8f6f 	isb	sy
 8006ace:	f3bf 8f4f 	dsb	sy
 8006ad2:	607b      	str	r3, [r7, #4]
}
 8006ad4:	bf00      	nop
 8006ad6:	bf00      	nop
 8006ad8:	e7fd      	b.n	8006ad6 <vTaskSwitchContext+0x3e>
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	3b01      	subs	r3, #1
 8006ade:	60fb      	str	r3, [r7, #12]
 8006ae0:	491a      	ldr	r1, [pc, #104]	@ (8006b4c <vTaskSwitchContext+0xb4>)
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	4413      	add	r3, r2
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	440b      	add	r3, r1
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d0e3      	beq.n	8006abc <vTaskSwitchContext+0x24>
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	4613      	mov	r3, r2
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	4413      	add	r3, r2
 8006afc:	009b      	lsls	r3, r3, #2
 8006afe:	4a13      	ldr	r2, [pc, #76]	@ (8006b4c <vTaskSwitchContext+0xb4>)
 8006b00:	4413      	add	r3, r2
 8006b02:	60bb      	str	r3, [r7, #8]
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	685a      	ldr	r2, [r3, #4]
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	605a      	str	r2, [r3, #4]
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	685a      	ldr	r2, [r3, #4]
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	3308      	adds	r3, #8
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d104      	bne.n	8006b24 <vTaskSwitchContext+0x8c>
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	685a      	ldr	r2, [r3, #4]
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	605a      	str	r2, [r3, #4]
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	4a09      	ldr	r2, [pc, #36]	@ (8006b50 <vTaskSwitchContext+0xb8>)
 8006b2c:	6013      	str	r3, [r2, #0]
 8006b2e:	4a06      	ldr	r2, [pc, #24]	@ (8006b48 <vTaskSwitchContext+0xb0>)
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6013      	str	r3, [r2, #0]
}
 8006b34:	bf00      	nop
 8006b36:	3714      	adds	r7, #20
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr
 8006b40:	200018e0 	.word	0x200018e0
 8006b44:	200018cc 	.word	0x200018cc
 8006b48:	200018c0 	.word	0x200018c0
 8006b4c:	200013e8 	.word	0x200013e8
 8006b50:	200013e4 	.word	0x200013e4

08006b54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b084      	sub	sp, #16
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d10b      	bne.n	8006b7c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b68:	f383 8811 	msr	BASEPRI, r3
 8006b6c:	f3bf 8f6f 	isb	sy
 8006b70:	f3bf 8f4f 	dsb	sy
 8006b74:	60fb      	str	r3, [r7, #12]
}
 8006b76:	bf00      	nop
 8006b78:	bf00      	nop
 8006b7a:	e7fd      	b.n	8006b78 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006b7c:	4b07      	ldr	r3, [pc, #28]	@ (8006b9c <vTaskPlaceOnEventList+0x48>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	3318      	adds	r3, #24
 8006b82:	4619      	mov	r1, r3
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f7fe fdb2 	bl	80056ee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006b8a:	2101      	movs	r1, #1
 8006b8c:	6838      	ldr	r0, [r7, #0]
 8006b8e:	f000 fa81 	bl	8007094 <prvAddCurrentTaskToDelayedList>
}
 8006b92:	bf00      	nop
 8006b94:	3710      	adds	r7, #16
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	200013e4 	.word	0x200013e4

08006ba0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b086      	sub	sp, #24
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10b      	bne.n	8006bca <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb6:	f383 8811 	msr	BASEPRI, r3
 8006bba:	f3bf 8f6f 	isb	sy
 8006bbe:	f3bf 8f4f 	dsb	sy
 8006bc2:	617b      	str	r3, [r7, #20]
}
 8006bc4:	bf00      	nop
 8006bc6:	bf00      	nop
 8006bc8:	e7fd      	b.n	8006bc6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006bca:	4b0a      	ldr	r3, [pc, #40]	@ (8006bf4 <vTaskPlaceOnEventListRestricted+0x54>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	3318      	adds	r3, #24
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	68f8      	ldr	r0, [r7, #12]
 8006bd4:	f7fe fd67 	bl	80056a6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d002      	beq.n	8006be4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006bde:	f04f 33ff 	mov.w	r3, #4294967295
 8006be2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006be4:	6879      	ldr	r1, [r7, #4]
 8006be6:	68b8      	ldr	r0, [r7, #8]
 8006be8:	f000 fa54 	bl	8007094 <prvAddCurrentTaskToDelayedList>
	}
 8006bec:	bf00      	nop
 8006bee:	3718      	adds	r7, #24
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}
 8006bf4:	200013e4 	.word	0x200013e4

08006bf8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b086      	sub	sp, #24
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	68db      	ldr	r3, [r3, #12]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d10b      	bne.n	8006c26 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c12:	f383 8811 	msr	BASEPRI, r3
 8006c16:	f3bf 8f6f 	isb	sy
 8006c1a:	f3bf 8f4f 	dsb	sy
 8006c1e:	60fb      	str	r3, [r7, #12]
}
 8006c20:	bf00      	nop
 8006c22:	bf00      	nop
 8006c24:	e7fd      	b.n	8006c22 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	3318      	adds	r3, #24
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f7fe fd98 	bl	8005760 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c30:	4b1d      	ldr	r3, [pc, #116]	@ (8006ca8 <xTaskRemoveFromEventList+0xb0>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d11d      	bne.n	8006c74 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	3304      	adds	r3, #4
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f7fe fd8f 	bl	8005760 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c46:	4b19      	ldr	r3, [pc, #100]	@ (8006cac <xTaskRemoveFromEventList+0xb4>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d903      	bls.n	8006c56 <xTaskRemoveFromEventList+0x5e>
 8006c4e:	693b      	ldr	r3, [r7, #16]
 8006c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c52:	4a16      	ldr	r2, [pc, #88]	@ (8006cac <xTaskRemoveFromEventList+0xb4>)
 8006c54:	6013      	str	r3, [r2, #0]
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	009b      	lsls	r3, r3, #2
 8006c5e:	4413      	add	r3, r2
 8006c60:	009b      	lsls	r3, r3, #2
 8006c62:	4a13      	ldr	r2, [pc, #76]	@ (8006cb0 <xTaskRemoveFromEventList+0xb8>)
 8006c64:	441a      	add	r2, r3
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	3304      	adds	r3, #4
 8006c6a:	4619      	mov	r1, r3
 8006c6c:	4610      	mov	r0, r2
 8006c6e:	f7fe fd1a 	bl	80056a6 <vListInsertEnd>
 8006c72:	e005      	b.n	8006c80 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	3318      	adds	r3, #24
 8006c78:	4619      	mov	r1, r3
 8006c7a:	480e      	ldr	r0, [pc, #56]	@ (8006cb4 <xTaskRemoveFromEventList+0xbc>)
 8006c7c:	f7fe fd13 	bl	80056a6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c84:	4b0c      	ldr	r3, [pc, #48]	@ (8006cb8 <xTaskRemoveFromEventList+0xc0>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d905      	bls.n	8006c9a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006c92:	4b0a      	ldr	r3, [pc, #40]	@ (8006cbc <xTaskRemoveFromEventList+0xc4>)
 8006c94:	2201      	movs	r2, #1
 8006c96:	601a      	str	r2, [r3, #0]
 8006c98:	e001      	b.n	8006c9e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006c9e:	697b      	ldr	r3, [r7, #20]
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3718      	adds	r7, #24
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	200018e0 	.word	0x200018e0
 8006cac:	200018c0 	.word	0x200018c0
 8006cb0:	200013e8 	.word	0x200013e8
 8006cb4:	20001878 	.word	0x20001878
 8006cb8:	200013e4 	.word	0x200013e4
 8006cbc:	200018cc 	.word	0x200018cc

08006cc0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b083      	sub	sp, #12
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006cc8:	4b06      	ldr	r3, [pc, #24]	@ (8006ce4 <vTaskInternalSetTimeOutState+0x24>)
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006cd0:	4b05      	ldr	r3, [pc, #20]	@ (8006ce8 <vTaskInternalSetTimeOutState+0x28>)
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	605a      	str	r2, [r3, #4]
}
 8006cd8:	bf00      	nop
 8006cda:	370c      	adds	r7, #12
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce2:	4770      	bx	lr
 8006ce4:	200018d0 	.word	0x200018d0
 8006ce8:	200018bc 	.word	0x200018bc

08006cec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b088      	sub	sp, #32
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
 8006cf4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d10b      	bne.n	8006d14 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d00:	f383 8811 	msr	BASEPRI, r3
 8006d04:	f3bf 8f6f 	isb	sy
 8006d08:	f3bf 8f4f 	dsb	sy
 8006d0c:	613b      	str	r3, [r7, #16]
}
 8006d0e:	bf00      	nop
 8006d10:	bf00      	nop
 8006d12:	e7fd      	b.n	8006d10 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d10b      	bne.n	8006d32 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d1e:	f383 8811 	msr	BASEPRI, r3
 8006d22:	f3bf 8f6f 	isb	sy
 8006d26:	f3bf 8f4f 	dsb	sy
 8006d2a:	60fb      	str	r3, [r7, #12]
}
 8006d2c:	bf00      	nop
 8006d2e:	bf00      	nop
 8006d30:	e7fd      	b.n	8006d2e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006d32:	f000 fe91 	bl	8007a58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006d36:	4b1d      	ldr	r3, [pc, #116]	@ (8006dac <xTaskCheckForTimeOut+0xc0>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	69ba      	ldr	r2, [r7, #24]
 8006d42:	1ad3      	subs	r3, r2, r3
 8006d44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d4e:	d102      	bne.n	8006d56 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006d50:	2300      	movs	r3, #0
 8006d52:	61fb      	str	r3, [r7, #28]
 8006d54:	e023      	b.n	8006d9e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	4b15      	ldr	r3, [pc, #84]	@ (8006db0 <xTaskCheckForTimeOut+0xc4>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d007      	beq.n	8006d72 <xTaskCheckForTimeOut+0x86>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	69ba      	ldr	r2, [r7, #24]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d302      	bcc.n	8006d72 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	61fb      	str	r3, [r7, #28]
 8006d70:	e015      	b.n	8006d9e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	697a      	ldr	r2, [r7, #20]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d20b      	bcs.n	8006d94 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	1ad2      	subs	r2, r2, r3
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006d88:	6878      	ldr	r0, [r7, #4]
 8006d8a:	f7ff ff99 	bl	8006cc0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	61fb      	str	r3, [r7, #28]
 8006d92:	e004      	b.n	8006d9e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	2200      	movs	r2, #0
 8006d98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006d9e:	f000 fe8d 	bl	8007abc <vPortExitCritical>

	return xReturn;
 8006da2:	69fb      	ldr	r3, [r7, #28]
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3720      	adds	r7, #32
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}
 8006dac:	200018bc 	.word	0x200018bc
 8006db0:	200018d0 	.word	0x200018d0

08006db4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006db4:	b480      	push	{r7}
 8006db6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006db8:	4b03      	ldr	r3, [pc, #12]	@ (8006dc8 <vTaskMissedYield+0x14>)
 8006dba:	2201      	movs	r2, #1
 8006dbc:	601a      	str	r2, [r3, #0]
}
 8006dbe:	bf00      	nop
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr
 8006dc8:	200018cc 	.word	0x200018cc

08006dcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b082      	sub	sp, #8
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006dd4:	f000 f852 	bl	8006e7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006dd8:	4b06      	ldr	r3, [pc, #24]	@ (8006df4 <prvIdleTask+0x28>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d9f9      	bls.n	8006dd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006de0:	4b05      	ldr	r3, [pc, #20]	@ (8006df8 <prvIdleTask+0x2c>)
 8006de2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006de6:	601a      	str	r2, [r3, #0]
 8006de8:	f3bf 8f4f 	dsb	sy
 8006dec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006df0:	e7f0      	b.n	8006dd4 <prvIdleTask+0x8>
 8006df2:	bf00      	nop
 8006df4:	200013e8 	.word	0x200013e8
 8006df8:	e000ed04 	.word	0xe000ed04

08006dfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b082      	sub	sp, #8
 8006e00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006e02:	2300      	movs	r3, #0
 8006e04:	607b      	str	r3, [r7, #4]
 8006e06:	e00c      	b.n	8006e22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006e08:	687a      	ldr	r2, [r7, #4]
 8006e0a:	4613      	mov	r3, r2
 8006e0c:	009b      	lsls	r3, r3, #2
 8006e0e:	4413      	add	r3, r2
 8006e10:	009b      	lsls	r3, r3, #2
 8006e12:	4a12      	ldr	r2, [pc, #72]	@ (8006e5c <prvInitialiseTaskLists+0x60>)
 8006e14:	4413      	add	r3, r2
 8006e16:	4618      	mov	r0, r3
 8006e18:	f7fe fc18 	bl	800564c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	3301      	adds	r3, #1
 8006e20:	607b      	str	r3, [r7, #4]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2b37      	cmp	r3, #55	@ 0x37
 8006e26:	d9ef      	bls.n	8006e08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006e28:	480d      	ldr	r0, [pc, #52]	@ (8006e60 <prvInitialiseTaskLists+0x64>)
 8006e2a:	f7fe fc0f 	bl	800564c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006e2e:	480d      	ldr	r0, [pc, #52]	@ (8006e64 <prvInitialiseTaskLists+0x68>)
 8006e30:	f7fe fc0c 	bl	800564c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006e34:	480c      	ldr	r0, [pc, #48]	@ (8006e68 <prvInitialiseTaskLists+0x6c>)
 8006e36:	f7fe fc09 	bl	800564c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006e3a:	480c      	ldr	r0, [pc, #48]	@ (8006e6c <prvInitialiseTaskLists+0x70>)
 8006e3c:	f7fe fc06 	bl	800564c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006e40:	480b      	ldr	r0, [pc, #44]	@ (8006e70 <prvInitialiseTaskLists+0x74>)
 8006e42:	f7fe fc03 	bl	800564c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006e46:	4b0b      	ldr	r3, [pc, #44]	@ (8006e74 <prvInitialiseTaskLists+0x78>)
 8006e48:	4a05      	ldr	r2, [pc, #20]	@ (8006e60 <prvInitialiseTaskLists+0x64>)
 8006e4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e78 <prvInitialiseTaskLists+0x7c>)
 8006e4e:	4a05      	ldr	r2, [pc, #20]	@ (8006e64 <prvInitialiseTaskLists+0x68>)
 8006e50:	601a      	str	r2, [r3, #0]
}
 8006e52:	bf00      	nop
 8006e54:	3708      	adds	r7, #8
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}
 8006e5a:	bf00      	nop
 8006e5c:	200013e8 	.word	0x200013e8
 8006e60:	20001848 	.word	0x20001848
 8006e64:	2000185c 	.word	0x2000185c
 8006e68:	20001878 	.word	0x20001878
 8006e6c:	2000188c 	.word	0x2000188c
 8006e70:	200018a4 	.word	0x200018a4
 8006e74:	20001870 	.word	0x20001870
 8006e78:	20001874 	.word	0x20001874

08006e7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b082      	sub	sp, #8
 8006e80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006e82:	e019      	b.n	8006eb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006e84:	f000 fde8 	bl	8007a58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e88:	4b10      	ldr	r3, [pc, #64]	@ (8006ecc <prvCheckTasksWaitingTermination+0x50>)
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	3304      	adds	r3, #4
 8006e94:	4618      	mov	r0, r3
 8006e96:	f7fe fc63 	bl	8005760 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ed0 <prvCheckTasksWaitingTermination+0x54>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	3b01      	subs	r3, #1
 8006ea0:	4a0b      	ldr	r2, [pc, #44]	@ (8006ed0 <prvCheckTasksWaitingTermination+0x54>)
 8006ea2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8006ed4 <prvCheckTasksWaitingTermination+0x58>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	3b01      	subs	r3, #1
 8006eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8006ed4 <prvCheckTasksWaitingTermination+0x58>)
 8006eac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006eae:	f000 fe05 	bl	8007abc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 f810 	bl	8006ed8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006eb8:	4b06      	ldr	r3, [pc, #24]	@ (8006ed4 <prvCheckTasksWaitingTermination+0x58>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d1e1      	bne.n	8006e84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006ec0:	bf00      	nop
 8006ec2:	bf00      	nop
 8006ec4:	3708      	adds	r7, #8
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	bf00      	nop
 8006ecc:	2000188c 	.word	0x2000188c
 8006ed0:	200018b8 	.word	0x200018b8
 8006ed4:	200018a0 	.word	0x200018a0

08006ed8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b084      	sub	sp, #16
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d108      	bne.n	8006efc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f000 ffa2 	bl	8007e38 <vPortFree>
				vPortFree( pxTCB );
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f000 ff9f 	bl	8007e38 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006efa:	e019      	b.n	8006f30 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d103      	bne.n	8006f0e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 ff96 	bl	8007e38 <vPortFree>
	}
 8006f0c:	e010      	b.n	8006f30 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	d00b      	beq.n	8006f30 <prvDeleteTCB+0x58>
	__asm volatile
 8006f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f1c:	f383 8811 	msr	BASEPRI, r3
 8006f20:	f3bf 8f6f 	isb	sy
 8006f24:	f3bf 8f4f 	dsb	sy
 8006f28:	60fb      	str	r3, [r7, #12]
}
 8006f2a:	bf00      	nop
 8006f2c:	bf00      	nop
 8006f2e:	e7fd      	b.n	8006f2c <prvDeleteTCB+0x54>
	}
 8006f30:	bf00      	nop
 8006f32:	3710      	adds	r7, #16
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8006f70 <prvResetNextTaskUnblockTime+0x38>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d104      	bne.n	8006f52 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006f48:	4b0a      	ldr	r3, [pc, #40]	@ (8006f74 <prvResetNextTaskUnblockTime+0x3c>)
 8006f4a:	f04f 32ff 	mov.w	r2, #4294967295
 8006f4e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006f50:	e008      	b.n	8006f64 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f52:	4b07      	ldr	r3, [pc, #28]	@ (8006f70 <prvResetNextTaskUnblockTime+0x38>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	68db      	ldr	r3, [r3, #12]
 8006f58:	68db      	ldr	r3, [r3, #12]
 8006f5a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	4a04      	ldr	r2, [pc, #16]	@ (8006f74 <prvResetNextTaskUnblockTime+0x3c>)
 8006f62:	6013      	str	r3, [r2, #0]
}
 8006f64:	bf00      	nop
 8006f66:	370c      	adds	r7, #12
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr
 8006f70:	20001870 	.word	0x20001870
 8006f74:	200018d8 	.word	0x200018d8

08006f78 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006f78:	b480      	push	{r7}
 8006f7a:	b083      	sub	sp, #12
 8006f7c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8006fac <xTaskGetSchedulerState+0x34>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d102      	bne.n	8006f8c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006f86:	2301      	movs	r3, #1
 8006f88:	607b      	str	r3, [r7, #4]
 8006f8a:	e008      	b.n	8006f9e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f8c:	4b08      	ldr	r3, [pc, #32]	@ (8006fb0 <xTaskGetSchedulerState+0x38>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d102      	bne.n	8006f9a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006f94:	2302      	movs	r3, #2
 8006f96:	607b      	str	r3, [r7, #4]
 8006f98:	e001      	b.n	8006f9e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006f9e:	687b      	ldr	r3, [r7, #4]
	}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	370c      	adds	r7, #12
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr
 8006fac:	200018c4 	.word	0x200018c4
 8006fb0:	200018e0 	.word	0x200018e0

08006fb4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b086      	sub	sp, #24
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d058      	beq.n	800707c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006fca:	4b2f      	ldr	r3, [pc, #188]	@ (8007088 <xTaskPriorityDisinherit+0xd4>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	693a      	ldr	r2, [r7, #16]
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d00b      	beq.n	8006fec <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd8:	f383 8811 	msr	BASEPRI, r3
 8006fdc:	f3bf 8f6f 	isb	sy
 8006fe0:	f3bf 8f4f 	dsb	sy
 8006fe4:	60fb      	str	r3, [r7, #12]
}
 8006fe6:	bf00      	nop
 8006fe8:	bf00      	nop
 8006fea:	e7fd      	b.n	8006fe8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d10b      	bne.n	800700c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff8:	f383 8811 	msr	BASEPRI, r3
 8006ffc:	f3bf 8f6f 	isb	sy
 8007000:	f3bf 8f4f 	dsb	sy
 8007004:	60bb      	str	r3, [r7, #8]
}
 8007006:	bf00      	nop
 8007008:	bf00      	nop
 800700a:	e7fd      	b.n	8007008 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007010:	1e5a      	subs	r2, r3, #1
 8007012:	693b      	ldr	r3, [r7, #16]
 8007014:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800701e:	429a      	cmp	r2, r3
 8007020:	d02c      	beq.n	800707c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007026:	2b00      	cmp	r3, #0
 8007028:	d128      	bne.n	800707c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	3304      	adds	r3, #4
 800702e:	4618      	mov	r0, r3
 8007030:	f7fe fb96 	bl	8005760 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007038:	693b      	ldr	r3, [r7, #16]
 800703a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007040:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007048:	693b      	ldr	r3, [r7, #16]
 800704a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800704c:	4b0f      	ldr	r3, [pc, #60]	@ (800708c <xTaskPriorityDisinherit+0xd8>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	429a      	cmp	r2, r3
 8007052:	d903      	bls.n	800705c <xTaskPriorityDisinherit+0xa8>
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007058:	4a0c      	ldr	r2, [pc, #48]	@ (800708c <xTaskPriorityDisinherit+0xd8>)
 800705a:	6013      	str	r3, [r2, #0]
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007060:	4613      	mov	r3, r2
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	4413      	add	r3, r2
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	4a09      	ldr	r2, [pc, #36]	@ (8007090 <xTaskPriorityDisinherit+0xdc>)
 800706a:	441a      	add	r2, r3
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	3304      	adds	r3, #4
 8007070:	4619      	mov	r1, r3
 8007072:	4610      	mov	r0, r2
 8007074:	f7fe fb17 	bl	80056a6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007078:	2301      	movs	r3, #1
 800707a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800707c:	697b      	ldr	r3, [r7, #20]
	}
 800707e:	4618      	mov	r0, r3
 8007080:	3718      	adds	r7, #24
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
 8007086:	bf00      	nop
 8007088:	200013e4 	.word	0x200013e4
 800708c:	200018c0 	.word	0x200018c0
 8007090:	200013e8 	.word	0x200013e8

08007094 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800709e:	4b21      	ldr	r3, [pc, #132]	@ (8007124 <prvAddCurrentTaskToDelayedList+0x90>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80070a4:	4b20      	ldr	r3, [pc, #128]	@ (8007128 <prvAddCurrentTaskToDelayedList+0x94>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	3304      	adds	r3, #4
 80070aa:	4618      	mov	r0, r3
 80070ac:	f7fe fb58 	bl	8005760 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070b6:	d10a      	bne.n	80070ce <prvAddCurrentTaskToDelayedList+0x3a>
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d007      	beq.n	80070ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80070be:	4b1a      	ldr	r3, [pc, #104]	@ (8007128 <prvAddCurrentTaskToDelayedList+0x94>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	3304      	adds	r3, #4
 80070c4:	4619      	mov	r1, r3
 80070c6:	4819      	ldr	r0, [pc, #100]	@ (800712c <prvAddCurrentTaskToDelayedList+0x98>)
 80070c8:	f7fe faed 	bl	80056a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80070cc:	e026      	b.n	800711c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4413      	add	r3, r2
 80070d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80070d6:	4b14      	ldr	r3, [pc, #80]	@ (8007128 <prvAddCurrentTaskToDelayedList+0x94>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	68ba      	ldr	r2, [r7, #8]
 80070dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80070de:	68ba      	ldr	r2, [r7, #8]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d209      	bcs.n	80070fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80070e6:	4b12      	ldr	r3, [pc, #72]	@ (8007130 <prvAddCurrentTaskToDelayedList+0x9c>)
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	4b0f      	ldr	r3, [pc, #60]	@ (8007128 <prvAddCurrentTaskToDelayedList+0x94>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	3304      	adds	r3, #4
 80070f0:	4619      	mov	r1, r3
 80070f2:	4610      	mov	r0, r2
 80070f4:	f7fe fafb 	bl	80056ee <vListInsert>
}
 80070f8:	e010      	b.n	800711c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80070fa:	4b0e      	ldr	r3, [pc, #56]	@ (8007134 <prvAddCurrentTaskToDelayedList+0xa0>)
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	4b0a      	ldr	r3, [pc, #40]	@ (8007128 <prvAddCurrentTaskToDelayedList+0x94>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	3304      	adds	r3, #4
 8007104:	4619      	mov	r1, r3
 8007106:	4610      	mov	r0, r2
 8007108:	f7fe faf1 	bl	80056ee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800710c:	4b0a      	ldr	r3, [pc, #40]	@ (8007138 <prvAddCurrentTaskToDelayedList+0xa4>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	68ba      	ldr	r2, [r7, #8]
 8007112:	429a      	cmp	r2, r3
 8007114:	d202      	bcs.n	800711c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007116:	4a08      	ldr	r2, [pc, #32]	@ (8007138 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	6013      	str	r3, [r2, #0]
}
 800711c:	bf00      	nop
 800711e:	3710      	adds	r7, #16
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}
 8007124:	200018bc 	.word	0x200018bc
 8007128:	200013e4 	.word	0x200013e4
 800712c:	200018a4 	.word	0x200018a4
 8007130:	20001874 	.word	0x20001874
 8007134:	20001870 	.word	0x20001870
 8007138:	200018d8 	.word	0x200018d8

0800713c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b08a      	sub	sp, #40	@ 0x28
 8007140:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007142:	2300      	movs	r3, #0
 8007144:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007146:	f000 fb13 	bl	8007770 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800714a:	4b1d      	ldr	r3, [pc, #116]	@ (80071c0 <xTimerCreateTimerTask+0x84>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d021      	beq.n	8007196 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007152:	2300      	movs	r3, #0
 8007154:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007156:	2300      	movs	r3, #0
 8007158:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800715a:	1d3a      	adds	r2, r7, #4
 800715c:	f107 0108 	add.w	r1, r7, #8
 8007160:	f107 030c 	add.w	r3, r7, #12
 8007164:	4618      	mov	r0, r3
 8007166:	f7fe fa57 	bl	8005618 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800716a:	6879      	ldr	r1, [r7, #4]
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	9202      	str	r2, [sp, #8]
 8007172:	9301      	str	r3, [sp, #4]
 8007174:	2302      	movs	r3, #2
 8007176:	9300      	str	r3, [sp, #0]
 8007178:	2300      	movs	r3, #0
 800717a:	460a      	mov	r2, r1
 800717c:	4911      	ldr	r1, [pc, #68]	@ (80071c4 <xTimerCreateTimerTask+0x88>)
 800717e:	4812      	ldr	r0, [pc, #72]	@ (80071c8 <xTimerCreateTimerTask+0x8c>)
 8007180:	f7ff f8d0 	bl	8006324 <xTaskCreateStatic>
 8007184:	4603      	mov	r3, r0
 8007186:	4a11      	ldr	r2, [pc, #68]	@ (80071cc <xTimerCreateTimerTask+0x90>)
 8007188:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800718a:	4b10      	ldr	r3, [pc, #64]	@ (80071cc <xTimerCreateTimerTask+0x90>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d001      	beq.n	8007196 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007192:	2301      	movs	r3, #1
 8007194:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d10b      	bne.n	80071b4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800719c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a0:	f383 8811 	msr	BASEPRI, r3
 80071a4:	f3bf 8f6f 	isb	sy
 80071a8:	f3bf 8f4f 	dsb	sy
 80071ac:	613b      	str	r3, [r7, #16]
}
 80071ae:	bf00      	nop
 80071b0:	bf00      	nop
 80071b2:	e7fd      	b.n	80071b0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80071b4:	697b      	ldr	r3, [r7, #20]
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3718      	adds	r7, #24
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
 80071be:	bf00      	nop
 80071c0:	20001914 	.word	0x20001914
 80071c4:	080091fc 	.word	0x080091fc
 80071c8:	08007309 	.word	0x08007309
 80071cc:	20001918 	.word	0x20001918

080071d0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b08a      	sub	sp, #40	@ 0x28
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	60f8      	str	r0, [r7, #12]
 80071d8:	60b9      	str	r1, [r7, #8]
 80071da:	607a      	str	r2, [r7, #4]
 80071dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80071de:	2300      	movs	r3, #0
 80071e0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d10b      	bne.n	8007200 <xTimerGenericCommand+0x30>
	__asm volatile
 80071e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ec:	f383 8811 	msr	BASEPRI, r3
 80071f0:	f3bf 8f6f 	isb	sy
 80071f4:	f3bf 8f4f 	dsb	sy
 80071f8:	623b      	str	r3, [r7, #32]
}
 80071fa:	bf00      	nop
 80071fc:	bf00      	nop
 80071fe:	e7fd      	b.n	80071fc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007200:	4b19      	ldr	r3, [pc, #100]	@ (8007268 <xTimerGenericCommand+0x98>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d02a      	beq.n	800725e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	2b05      	cmp	r3, #5
 8007218:	dc18      	bgt.n	800724c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800721a:	f7ff fead 	bl	8006f78 <xTaskGetSchedulerState>
 800721e:	4603      	mov	r3, r0
 8007220:	2b02      	cmp	r3, #2
 8007222:	d109      	bne.n	8007238 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007224:	4b10      	ldr	r3, [pc, #64]	@ (8007268 <xTimerGenericCommand+0x98>)
 8007226:	6818      	ldr	r0, [r3, #0]
 8007228:	f107 0110 	add.w	r1, r7, #16
 800722c:	2300      	movs	r3, #0
 800722e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007230:	f7fe fc06 	bl	8005a40 <xQueueGenericSend>
 8007234:	6278      	str	r0, [r7, #36]	@ 0x24
 8007236:	e012      	b.n	800725e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007238:	4b0b      	ldr	r3, [pc, #44]	@ (8007268 <xTimerGenericCommand+0x98>)
 800723a:	6818      	ldr	r0, [r3, #0]
 800723c:	f107 0110 	add.w	r1, r7, #16
 8007240:	2300      	movs	r3, #0
 8007242:	2200      	movs	r2, #0
 8007244:	f7fe fbfc 	bl	8005a40 <xQueueGenericSend>
 8007248:	6278      	str	r0, [r7, #36]	@ 0x24
 800724a:	e008      	b.n	800725e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800724c:	4b06      	ldr	r3, [pc, #24]	@ (8007268 <xTimerGenericCommand+0x98>)
 800724e:	6818      	ldr	r0, [r3, #0]
 8007250:	f107 0110 	add.w	r1, r7, #16
 8007254:	2300      	movs	r3, #0
 8007256:	683a      	ldr	r2, [r7, #0]
 8007258:	f7fe fcf4 	bl	8005c44 <xQueueGenericSendFromISR>
 800725c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800725e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007260:	4618      	mov	r0, r3
 8007262:	3728      	adds	r7, #40	@ 0x28
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	20001914 	.word	0x20001914

0800726c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b088      	sub	sp, #32
 8007270:	af02      	add	r7, sp, #8
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007276:	4b23      	ldr	r3, [pc, #140]	@ (8007304 <prvProcessExpiredTimer+0x98>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	3304      	adds	r3, #4
 8007284:	4618      	mov	r0, r3
 8007286:	f7fe fa6b 	bl	8005760 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007290:	f003 0304 	and.w	r3, r3, #4
 8007294:	2b00      	cmp	r3, #0
 8007296:	d023      	beq.n	80072e0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	699a      	ldr	r2, [r3, #24]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	18d1      	adds	r1, r2, r3
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	683a      	ldr	r2, [r7, #0]
 80072a4:	6978      	ldr	r0, [r7, #20]
 80072a6:	f000 f8d5 	bl	8007454 <prvInsertTimerInActiveList>
 80072aa:	4603      	mov	r3, r0
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d020      	beq.n	80072f2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80072b0:	2300      	movs	r3, #0
 80072b2:	9300      	str	r3, [sp, #0]
 80072b4:	2300      	movs	r3, #0
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	2100      	movs	r1, #0
 80072ba:	6978      	ldr	r0, [r7, #20]
 80072bc:	f7ff ff88 	bl	80071d0 <xTimerGenericCommand>
 80072c0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d114      	bne.n	80072f2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80072c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072cc:	f383 8811 	msr	BASEPRI, r3
 80072d0:	f3bf 8f6f 	isb	sy
 80072d4:	f3bf 8f4f 	dsb	sy
 80072d8:	60fb      	str	r3, [r7, #12]
}
 80072da:	bf00      	nop
 80072dc:	bf00      	nop
 80072de:	e7fd      	b.n	80072dc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80072e6:	f023 0301 	bic.w	r3, r3, #1
 80072ea:	b2da      	uxtb	r2, r3
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	6a1b      	ldr	r3, [r3, #32]
 80072f6:	6978      	ldr	r0, [r7, #20]
 80072f8:	4798      	blx	r3
}
 80072fa:	bf00      	nop
 80072fc:	3718      	adds	r7, #24
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
 8007302:	bf00      	nop
 8007304:	2000190c 	.word	0x2000190c

08007308 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b084      	sub	sp, #16
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007310:	f107 0308 	add.w	r3, r7, #8
 8007314:	4618      	mov	r0, r3
 8007316:	f000 f859 	bl	80073cc <prvGetNextExpireTime>
 800731a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	4619      	mov	r1, r3
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	f000 f805 	bl	8007330 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007326:	f000 f8d7 	bl	80074d8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800732a:	bf00      	nop
 800732c:	e7f0      	b.n	8007310 <prvTimerTask+0x8>
	...

08007330 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b084      	sub	sp, #16
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800733a:	f7ff fa37 	bl	80067ac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800733e:	f107 0308 	add.w	r3, r7, #8
 8007342:	4618      	mov	r0, r3
 8007344:	f000 f866 	bl	8007414 <prvSampleTimeNow>
 8007348:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d130      	bne.n	80073b2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d10a      	bne.n	800736c <prvProcessTimerOrBlockTask+0x3c>
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	429a      	cmp	r2, r3
 800735c:	d806      	bhi.n	800736c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800735e:	f7ff fa33 	bl	80067c8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007362:	68f9      	ldr	r1, [r7, #12]
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f7ff ff81 	bl	800726c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800736a:	e024      	b.n	80073b6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d008      	beq.n	8007384 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007372:	4b13      	ldr	r3, [pc, #76]	@ (80073c0 <prvProcessTimerOrBlockTask+0x90>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d101      	bne.n	8007380 <prvProcessTimerOrBlockTask+0x50>
 800737c:	2301      	movs	r3, #1
 800737e:	e000      	b.n	8007382 <prvProcessTimerOrBlockTask+0x52>
 8007380:	2300      	movs	r3, #0
 8007382:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007384:	4b0f      	ldr	r3, [pc, #60]	@ (80073c4 <prvProcessTimerOrBlockTask+0x94>)
 8007386:	6818      	ldr	r0, [r3, #0]
 8007388:	687a      	ldr	r2, [r7, #4]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	1ad3      	subs	r3, r2, r3
 800738e:	683a      	ldr	r2, [r7, #0]
 8007390:	4619      	mov	r1, r3
 8007392:	f7fe ff93 	bl	80062bc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007396:	f7ff fa17 	bl	80067c8 <xTaskResumeAll>
 800739a:	4603      	mov	r3, r0
 800739c:	2b00      	cmp	r3, #0
 800739e:	d10a      	bne.n	80073b6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80073a0:	4b09      	ldr	r3, [pc, #36]	@ (80073c8 <prvProcessTimerOrBlockTask+0x98>)
 80073a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073a6:	601a      	str	r2, [r3, #0]
 80073a8:	f3bf 8f4f 	dsb	sy
 80073ac:	f3bf 8f6f 	isb	sy
}
 80073b0:	e001      	b.n	80073b6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80073b2:	f7ff fa09 	bl	80067c8 <xTaskResumeAll>
}
 80073b6:	bf00      	nop
 80073b8:	3710      	adds	r7, #16
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	20001910 	.word	0x20001910
 80073c4:	20001914 	.word	0x20001914
 80073c8:	e000ed04 	.word	0xe000ed04

080073cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80073cc:	b480      	push	{r7}
 80073ce:	b085      	sub	sp, #20
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80073d4:	4b0e      	ldr	r3, [pc, #56]	@ (8007410 <prvGetNextExpireTime+0x44>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d101      	bne.n	80073e2 <prvGetNextExpireTime+0x16>
 80073de:	2201      	movs	r2, #1
 80073e0:	e000      	b.n	80073e4 <prvGetNextExpireTime+0x18>
 80073e2:	2200      	movs	r2, #0
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d105      	bne.n	80073fc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80073f0:	4b07      	ldr	r3, [pc, #28]	@ (8007410 <prvGetNextExpireTime+0x44>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	68db      	ldr	r3, [r3, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	60fb      	str	r3, [r7, #12]
 80073fa:	e001      	b.n	8007400 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80073fc:	2300      	movs	r3, #0
 80073fe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007400:	68fb      	ldr	r3, [r7, #12]
}
 8007402:	4618      	mov	r0, r3
 8007404:	3714      	adds	r7, #20
 8007406:	46bd      	mov	sp, r7
 8007408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740c:	4770      	bx	lr
 800740e:	bf00      	nop
 8007410:	2000190c 	.word	0x2000190c

08007414 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b084      	sub	sp, #16
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800741c:	f7ff fa72 	bl	8006904 <xTaskGetTickCount>
 8007420:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007422:	4b0b      	ldr	r3, [pc, #44]	@ (8007450 <prvSampleTimeNow+0x3c>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	68fa      	ldr	r2, [r7, #12]
 8007428:	429a      	cmp	r2, r3
 800742a:	d205      	bcs.n	8007438 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800742c:	f000 f93a 	bl	80076a4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2201      	movs	r2, #1
 8007434:	601a      	str	r2, [r3, #0]
 8007436:	e002      	b.n	800743e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800743e:	4a04      	ldr	r2, [pc, #16]	@ (8007450 <prvSampleTimeNow+0x3c>)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007444:	68fb      	ldr	r3, [r7, #12]
}
 8007446:	4618      	mov	r0, r3
 8007448:	3710      	adds	r7, #16
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	2000191c 	.word	0x2000191c

08007454 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b086      	sub	sp, #24
 8007458:	af00      	add	r7, sp, #0
 800745a:	60f8      	str	r0, [r7, #12]
 800745c:	60b9      	str	r1, [r7, #8]
 800745e:	607a      	str	r2, [r7, #4]
 8007460:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007462:	2300      	movs	r3, #0
 8007464:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	68ba      	ldr	r2, [r7, #8]
 800746a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007472:	68ba      	ldr	r2, [r7, #8]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	429a      	cmp	r2, r3
 8007478:	d812      	bhi.n	80074a0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	1ad2      	subs	r2, r2, r3
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	699b      	ldr	r3, [r3, #24]
 8007484:	429a      	cmp	r2, r3
 8007486:	d302      	bcc.n	800748e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007488:	2301      	movs	r3, #1
 800748a:	617b      	str	r3, [r7, #20]
 800748c:	e01b      	b.n	80074c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800748e:	4b10      	ldr	r3, [pc, #64]	@ (80074d0 <prvInsertTimerInActiveList+0x7c>)
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	3304      	adds	r3, #4
 8007496:	4619      	mov	r1, r3
 8007498:	4610      	mov	r0, r2
 800749a:	f7fe f928 	bl	80056ee <vListInsert>
 800749e:	e012      	b.n	80074c6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	429a      	cmp	r2, r3
 80074a6:	d206      	bcs.n	80074b6 <prvInsertTimerInActiveList+0x62>
 80074a8:	68ba      	ldr	r2, [r7, #8]
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	429a      	cmp	r2, r3
 80074ae:	d302      	bcc.n	80074b6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80074b0:	2301      	movs	r3, #1
 80074b2:	617b      	str	r3, [r7, #20]
 80074b4:	e007      	b.n	80074c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80074b6:	4b07      	ldr	r3, [pc, #28]	@ (80074d4 <prvInsertTimerInActiveList+0x80>)
 80074b8:	681a      	ldr	r2, [r3, #0]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	3304      	adds	r3, #4
 80074be:	4619      	mov	r1, r3
 80074c0:	4610      	mov	r0, r2
 80074c2:	f7fe f914 	bl	80056ee <vListInsert>
		}
	}

	return xProcessTimerNow;
 80074c6:	697b      	ldr	r3, [r7, #20]
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3718      	adds	r7, #24
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}
 80074d0:	20001910 	.word	0x20001910
 80074d4:	2000190c 	.word	0x2000190c

080074d8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b08e      	sub	sp, #56	@ 0x38
 80074dc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80074de:	e0ce      	b.n	800767e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	da19      	bge.n	800751a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80074e6:	1d3b      	adds	r3, r7, #4
 80074e8:	3304      	adds	r3, #4
 80074ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80074ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d10b      	bne.n	800750a <prvProcessReceivedCommands+0x32>
	__asm volatile
 80074f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f6:	f383 8811 	msr	BASEPRI, r3
 80074fa:	f3bf 8f6f 	isb	sy
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	61fb      	str	r3, [r7, #28]
}
 8007504:	bf00      	nop
 8007506:	bf00      	nop
 8007508:	e7fd      	b.n	8007506 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800750a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007510:	6850      	ldr	r0, [r2, #4]
 8007512:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007514:	6892      	ldr	r2, [r2, #8]
 8007516:	4611      	mov	r1, r2
 8007518:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2b00      	cmp	r3, #0
 800751e:	f2c0 80ae 	blt.w	800767e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007528:	695b      	ldr	r3, [r3, #20]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d004      	beq.n	8007538 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800752e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007530:	3304      	adds	r3, #4
 8007532:	4618      	mov	r0, r3
 8007534:	f7fe f914 	bl	8005760 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007538:	463b      	mov	r3, r7
 800753a:	4618      	mov	r0, r3
 800753c:	f7ff ff6a 	bl	8007414 <prvSampleTimeNow>
 8007540:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2b09      	cmp	r3, #9
 8007546:	f200 8097 	bhi.w	8007678 <prvProcessReceivedCommands+0x1a0>
 800754a:	a201      	add	r2, pc, #4	@ (adr r2, 8007550 <prvProcessReceivedCommands+0x78>)
 800754c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007550:	08007579 	.word	0x08007579
 8007554:	08007579 	.word	0x08007579
 8007558:	08007579 	.word	0x08007579
 800755c:	080075ef 	.word	0x080075ef
 8007560:	08007603 	.word	0x08007603
 8007564:	0800764f 	.word	0x0800764f
 8007568:	08007579 	.word	0x08007579
 800756c:	08007579 	.word	0x08007579
 8007570:	080075ef 	.word	0x080075ef
 8007574:	08007603 	.word	0x08007603
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800757a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800757e:	f043 0301 	orr.w	r3, r3, #1
 8007582:	b2da      	uxtb	r2, r3
 8007584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007586:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800758a:	68ba      	ldr	r2, [r7, #8]
 800758c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800758e:	699b      	ldr	r3, [r3, #24]
 8007590:	18d1      	adds	r1, r2, r3
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007596:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007598:	f7ff ff5c 	bl	8007454 <prvInsertTimerInActiveList>
 800759c:	4603      	mov	r3, r0
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d06c      	beq.n	800767c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80075a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a4:	6a1b      	ldr	r3, [r3, #32]
 80075a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80075a8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80075aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075b0:	f003 0304 	and.w	r3, r3, #4
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d061      	beq.n	800767c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80075b8:	68ba      	ldr	r2, [r7, #8]
 80075ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075bc:	699b      	ldr	r3, [r3, #24]
 80075be:	441a      	add	r2, r3
 80075c0:	2300      	movs	r3, #0
 80075c2:	9300      	str	r3, [sp, #0]
 80075c4:	2300      	movs	r3, #0
 80075c6:	2100      	movs	r1, #0
 80075c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80075ca:	f7ff fe01 	bl	80071d0 <xTimerGenericCommand>
 80075ce:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80075d0:	6a3b      	ldr	r3, [r7, #32]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d152      	bne.n	800767c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80075d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075da:	f383 8811 	msr	BASEPRI, r3
 80075de:	f3bf 8f6f 	isb	sy
 80075e2:	f3bf 8f4f 	dsb	sy
 80075e6:	61bb      	str	r3, [r7, #24]
}
 80075e8:	bf00      	nop
 80075ea:	bf00      	nop
 80075ec:	e7fd      	b.n	80075ea <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80075ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075f4:	f023 0301 	bic.w	r3, r3, #1
 80075f8:	b2da      	uxtb	r2, r3
 80075fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007600:	e03d      	b.n	800767e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007604:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007608:	f043 0301 	orr.w	r3, r3, #1
 800760c:	b2da      	uxtb	r2, r3
 800760e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007610:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007614:	68ba      	ldr	r2, [r7, #8]
 8007616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007618:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800761a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800761c:	699b      	ldr	r3, [r3, #24]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d10b      	bne.n	800763a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007626:	f383 8811 	msr	BASEPRI, r3
 800762a:	f3bf 8f6f 	isb	sy
 800762e:	f3bf 8f4f 	dsb	sy
 8007632:	617b      	str	r3, [r7, #20]
}
 8007634:	bf00      	nop
 8007636:	bf00      	nop
 8007638:	e7fd      	b.n	8007636 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800763a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800763c:	699a      	ldr	r2, [r3, #24]
 800763e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007640:	18d1      	adds	r1, r2, r3
 8007642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007646:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007648:	f7ff ff04 	bl	8007454 <prvInsertTimerInActiveList>
					break;
 800764c:	e017      	b.n	800767e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800764e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007650:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007654:	f003 0302 	and.w	r3, r3, #2
 8007658:	2b00      	cmp	r3, #0
 800765a:	d103      	bne.n	8007664 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800765c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800765e:	f000 fbeb 	bl	8007e38 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007662:	e00c      	b.n	800767e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007666:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800766a:	f023 0301 	bic.w	r3, r3, #1
 800766e:	b2da      	uxtb	r2, r3
 8007670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007672:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007676:	e002      	b.n	800767e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007678:	bf00      	nop
 800767a:	e000      	b.n	800767e <prvProcessReceivedCommands+0x1a6>
					break;
 800767c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800767e:	4b08      	ldr	r3, [pc, #32]	@ (80076a0 <prvProcessReceivedCommands+0x1c8>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	1d39      	adds	r1, r7, #4
 8007684:	2200      	movs	r2, #0
 8007686:	4618      	mov	r0, r3
 8007688:	f7fe fb7a 	bl	8005d80 <xQueueReceive>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	f47f af26 	bne.w	80074e0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007694:	bf00      	nop
 8007696:	bf00      	nop
 8007698:	3730      	adds	r7, #48	@ 0x30
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop
 80076a0:	20001914 	.word	0x20001914

080076a4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b088      	sub	sp, #32
 80076a8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80076aa:	e049      	b.n	8007740 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80076ac:	4b2e      	ldr	r3, [pc, #184]	@ (8007768 <prvSwitchTimerLists+0xc4>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	68db      	ldr	r3, [r3, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076b6:	4b2c      	ldr	r3, [pc, #176]	@ (8007768 <prvSwitchTimerLists+0xc4>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68db      	ldr	r3, [r3, #12]
 80076bc:	68db      	ldr	r3, [r3, #12]
 80076be:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	3304      	adds	r3, #4
 80076c4:	4618      	mov	r0, r3
 80076c6:	f7fe f84b 	bl	8005760 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	6a1b      	ldr	r3, [r3, #32]
 80076ce:	68f8      	ldr	r0, [r7, #12]
 80076d0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076d8:	f003 0304 	and.w	r3, r3, #4
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d02f      	beq.n	8007740 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	699b      	ldr	r3, [r3, #24]
 80076e4:	693a      	ldr	r2, [r7, #16]
 80076e6:	4413      	add	r3, r2
 80076e8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80076ea:	68ba      	ldr	r2, [r7, #8]
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	429a      	cmp	r2, r3
 80076f0:	d90e      	bls.n	8007710 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	68ba      	ldr	r2, [r7, #8]
 80076f6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	68fa      	ldr	r2, [r7, #12]
 80076fc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80076fe:	4b1a      	ldr	r3, [pc, #104]	@ (8007768 <prvSwitchTimerLists+0xc4>)
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	3304      	adds	r3, #4
 8007706:	4619      	mov	r1, r3
 8007708:	4610      	mov	r0, r2
 800770a:	f7fd fff0 	bl	80056ee <vListInsert>
 800770e:	e017      	b.n	8007740 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007710:	2300      	movs	r3, #0
 8007712:	9300      	str	r3, [sp, #0]
 8007714:	2300      	movs	r3, #0
 8007716:	693a      	ldr	r2, [r7, #16]
 8007718:	2100      	movs	r1, #0
 800771a:	68f8      	ldr	r0, [r7, #12]
 800771c:	f7ff fd58 	bl	80071d0 <xTimerGenericCommand>
 8007720:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d10b      	bne.n	8007740 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800772c:	f383 8811 	msr	BASEPRI, r3
 8007730:	f3bf 8f6f 	isb	sy
 8007734:	f3bf 8f4f 	dsb	sy
 8007738:	603b      	str	r3, [r7, #0]
}
 800773a:	bf00      	nop
 800773c:	bf00      	nop
 800773e:	e7fd      	b.n	800773c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007740:	4b09      	ldr	r3, [pc, #36]	@ (8007768 <prvSwitchTimerLists+0xc4>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1b0      	bne.n	80076ac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800774a:	4b07      	ldr	r3, [pc, #28]	@ (8007768 <prvSwitchTimerLists+0xc4>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007750:	4b06      	ldr	r3, [pc, #24]	@ (800776c <prvSwitchTimerLists+0xc8>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a04      	ldr	r2, [pc, #16]	@ (8007768 <prvSwitchTimerLists+0xc4>)
 8007756:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007758:	4a04      	ldr	r2, [pc, #16]	@ (800776c <prvSwitchTimerLists+0xc8>)
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	6013      	str	r3, [r2, #0]
}
 800775e:	bf00      	nop
 8007760:	3718      	adds	r7, #24
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	2000190c 	.word	0x2000190c
 800776c:	20001910 	.word	0x20001910

08007770 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b082      	sub	sp, #8
 8007774:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007776:	f000 f96f 	bl	8007a58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800777a:	4b15      	ldr	r3, [pc, #84]	@ (80077d0 <prvCheckForValidListAndQueue+0x60>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d120      	bne.n	80077c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007782:	4814      	ldr	r0, [pc, #80]	@ (80077d4 <prvCheckForValidListAndQueue+0x64>)
 8007784:	f7fd ff62 	bl	800564c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007788:	4813      	ldr	r0, [pc, #76]	@ (80077d8 <prvCheckForValidListAndQueue+0x68>)
 800778a:	f7fd ff5f 	bl	800564c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800778e:	4b13      	ldr	r3, [pc, #76]	@ (80077dc <prvCheckForValidListAndQueue+0x6c>)
 8007790:	4a10      	ldr	r2, [pc, #64]	@ (80077d4 <prvCheckForValidListAndQueue+0x64>)
 8007792:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007794:	4b12      	ldr	r3, [pc, #72]	@ (80077e0 <prvCheckForValidListAndQueue+0x70>)
 8007796:	4a10      	ldr	r2, [pc, #64]	@ (80077d8 <prvCheckForValidListAndQueue+0x68>)
 8007798:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800779a:	2300      	movs	r3, #0
 800779c:	9300      	str	r3, [sp, #0]
 800779e:	4b11      	ldr	r3, [pc, #68]	@ (80077e4 <prvCheckForValidListAndQueue+0x74>)
 80077a0:	4a11      	ldr	r2, [pc, #68]	@ (80077e8 <prvCheckForValidListAndQueue+0x78>)
 80077a2:	2110      	movs	r1, #16
 80077a4:	200a      	movs	r0, #10
 80077a6:	f7fe f86f 	bl	8005888 <xQueueGenericCreateStatic>
 80077aa:	4603      	mov	r3, r0
 80077ac:	4a08      	ldr	r2, [pc, #32]	@ (80077d0 <prvCheckForValidListAndQueue+0x60>)
 80077ae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80077b0:	4b07      	ldr	r3, [pc, #28]	@ (80077d0 <prvCheckForValidListAndQueue+0x60>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d005      	beq.n	80077c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80077b8:	4b05      	ldr	r3, [pc, #20]	@ (80077d0 <prvCheckForValidListAndQueue+0x60>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	490b      	ldr	r1, [pc, #44]	@ (80077ec <prvCheckForValidListAndQueue+0x7c>)
 80077be:	4618      	mov	r0, r3
 80077c0:	f7fe fd52 	bl	8006268 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80077c4:	f000 f97a 	bl	8007abc <vPortExitCritical>
}
 80077c8:	bf00      	nop
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bd80      	pop	{r7, pc}
 80077ce:	bf00      	nop
 80077d0:	20001914 	.word	0x20001914
 80077d4:	200018e4 	.word	0x200018e4
 80077d8:	200018f8 	.word	0x200018f8
 80077dc:	2000190c 	.word	0x2000190c
 80077e0:	20001910 	.word	0x20001910
 80077e4:	200019c0 	.word	0x200019c0
 80077e8:	20001920 	.word	0x20001920
 80077ec:	08009204 	.word	0x08009204

080077f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80077f0:	b480      	push	{r7}
 80077f2:	b085      	sub	sp, #20
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	60b9      	str	r1, [r7, #8]
 80077fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	3b04      	subs	r3, #4
 8007800:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007808:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	3b04      	subs	r3, #4
 800780e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	f023 0201 	bic.w	r2, r3, #1
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	3b04      	subs	r3, #4
 800781e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007820:	4a0c      	ldr	r2, [pc, #48]	@ (8007854 <pxPortInitialiseStack+0x64>)
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	3b14      	subs	r3, #20
 800782a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	3b04      	subs	r3, #4
 8007836:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f06f 0202 	mvn.w	r2, #2
 800783e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	3b20      	subs	r3, #32
 8007844:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007846:	68fb      	ldr	r3, [r7, #12]
}
 8007848:	4618      	mov	r0, r3
 800784a:	3714      	adds	r7, #20
 800784c:	46bd      	mov	sp, r7
 800784e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007852:	4770      	bx	lr
 8007854:	08007859 	.word	0x08007859

08007858 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007858:	b480      	push	{r7}
 800785a:	b085      	sub	sp, #20
 800785c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800785e:	2300      	movs	r3, #0
 8007860:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007862:	4b13      	ldr	r3, [pc, #76]	@ (80078b0 <prvTaskExitError+0x58>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800786a:	d00b      	beq.n	8007884 <prvTaskExitError+0x2c>
	__asm volatile
 800786c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007870:	f383 8811 	msr	BASEPRI, r3
 8007874:	f3bf 8f6f 	isb	sy
 8007878:	f3bf 8f4f 	dsb	sy
 800787c:	60fb      	str	r3, [r7, #12]
}
 800787e:	bf00      	nop
 8007880:	bf00      	nop
 8007882:	e7fd      	b.n	8007880 <prvTaskExitError+0x28>
	__asm volatile
 8007884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007888:	f383 8811 	msr	BASEPRI, r3
 800788c:	f3bf 8f6f 	isb	sy
 8007890:	f3bf 8f4f 	dsb	sy
 8007894:	60bb      	str	r3, [r7, #8]
}
 8007896:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007898:	bf00      	nop
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d0fc      	beq.n	800789a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80078a0:	bf00      	nop
 80078a2:	bf00      	nop
 80078a4:	3714      	adds	r7, #20
 80078a6:	46bd      	mov	sp, r7
 80078a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ac:	4770      	bx	lr
 80078ae:	bf00      	nop
 80078b0:	20000010 	.word	0x20000010
	...

080078c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80078c0:	4b07      	ldr	r3, [pc, #28]	@ (80078e0 <pxCurrentTCBConst2>)
 80078c2:	6819      	ldr	r1, [r3, #0]
 80078c4:	6808      	ldr	r0, [r1, #0]
 80078c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078ca:	f380 8809 	msr	PSP, r0
 80078ce:	f3bf 8f6f 	isb	sy
 80078d2:	f04f 0000 	mov.w	r0, #0
 80078d6:	f380 8811 	msr	BASEPRI, r0
 80078da:	4770      	bx	lr
 80078dc:	f3af 8000 	nop.w

080078e0 <pxCurrentTCBConst2>:
 80078e0:	200013e4 	.word	0x200013e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80078e4:	bf00      	nop
 80078e6:	bf00      	nop

080078e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80078e8:	4808      	ldr	r0, [pc, #32]	@ (800790c <prvPortStartFirstTask+0x24>)
 80078ea:	6800      	ldr	r0, [r0, #0]
 80078ec:	6800      	ldr	r0, [r0, #0]
 80078ee:	f380 8808 	msr	MSP, r0
 80078f2:	f04f 0000 	mov.w	r0, #0
 80078f6:	f380 8814 	msr	CONTROL, r0
 80078fa:	b662      	cpsie	i
 80078fc:	b661      	cpsie	f
 80078fe:	f3bf 8f4f 	dsb	sy
 8007902:	f3bf 8f6f 	isb	sy
 8007906:	df00      	svc	0
 8007908:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800790a:	bf00      	nop
 800790c:	e000ed08 	.word	0xe000ed08

08007910 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b086      	sub	sp, #24
 8007914:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007916:	4b47      	ldr	r3, [pc, #284]	@ (8007a34 <xPortStartScheduler+0x124>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a47      	ldr	r2, [pc, #284]	@ (8007a38 <xPortStartScheduler+0x128>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d10b      	bne.n	8007938 <xPortStartScheduler+0x28>
	__asm volatile
 8007920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007924:	f383 8811 	msr	BASEPRI, r3
 8007928:	f3bf 8f6f 	isb	sy
 800792c:	f3bf 8f4f 	dsb	sy
 8007930:	60fb      	str	r3, [r7, #12]
}
 8007932:	bf00      	nop
 8007934:	bf00      	nop
 8007936:	e7fd      	b.n	8007934 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007938:	4b3e      	ldr	r3, [pc, #248]	@ (8007a34 <xPortStartScheduler+0x124>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a3f      	ldr	r2, [pc, #252]	@ (8007a3c <xPortStartScheduler+0x12c>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d10b      	bne.n	800795a <xPortStartScheduler+0x4a>
	__asm volatile
 8007942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007946:	f383 8811 	msr	BASEPRI, r3
 800794a:	f3bf 8f6f 	isb	sy
 800794e:	f3bf 8f4f 	dsb	sy
 8007952:	613b      	str	r3, [r7, #16]
}
 8007954:	bf00      	nop
 8007956:	bf00      	nop
 8007958:	e7fd      	b.n	8007956 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800795a:	4b39      	ldr	r3, [pc, #228]	@ (8007a40 <xPortStartScheduler+0x130>)
 800795c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	b2db      	uxtb	r3, r3
 8007964:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	22ff      	movs	r2, #255	@ 0xff
 800796a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	781b      	ldrb	r3, [r3, #0]
 8007970:	b2db      	uxtb	r3, r3
 8007972:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007974:	78fb      	ldrb	r3, [r7, #3]
 8007976:	b2db      	uxtb	r3, r3
 8007978:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800797c:	b2da      	uxtb	r2, r3
 800797e:	4b31      	ldr	r3, [pc, #196]	@ (8007a44 <xPortStartScheduler+0x134>)
 8007980:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007982:	4b31      	ldr	r3, [pc, #196]	@ (8007a48 <xPortStartScheduler+0x138>)
 8007984:	2207      	movs	r2, #7
 8007986:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007988:	e009      	b.n	800799e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800798a:	4b2f      	ldr	r3, [pc, #188]	@ (8007a48 <xPortStartScheduler+0x138>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	3b01      	subs	r3, #1
 8007990:	4a2d      	ldr	r2, [pc, #180]	@ (8007a48 <xPortStartScheduler+0x138>)
 8007992:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007994:	78fb      	ldrb	r3, [r7, #3]
 8007996:	b2db      	uxtb	r3, r3
 8007998:	005b      	lsls	r3, r3, #1
 800799a:	b2db      	uxtb	r3, r3
 800799c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800799e:	78fb      	ldrb	r3, [r7, #3]
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079a6:	2b80      	cmp	r3, #128	@ 0x80
 80079a8:	d0ef      	beq.n	800798a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80079aa:	4b27      	ldr	r3, [pc, #156]	@ (8007a48 <xPortStartScheduler+0x138>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f1c3 0307 	rsb	r3, r3, #7
 80079b2:	2b04      	cmp	r3, #4
 80079b4:	d00b      	beq.n	80079ce <xPortStartScheduler+0xbe>
	__asm volatile
 80079b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ba:	f383 8811 	msr	BASEPRI, r3
 80079be:	f3bf 8f6f 	isb	sy
 80079c2:	f3bf 8f4f 	dsb	sy
 80079c6:	60bb      	str	r3, [r7, #8]
}
 80079c8:	bf00      	nop
 80079ca:	bf00      	nop
 80079cc:	e7fd      	b.n	80079ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80079ce:	4b1e      	ldr	r3, [pc, #120]	@ (8007a48 <xPortStartScheduler+0x138>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	021b      	lsls	r3, r3, #8
 80079d4:	4a1c      	ldr	r2, [pc, #112]	@ (8007a48 <xPortStartScheduler+0x138>)
 80079d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80079d8:	4b1b      	ldr	r3, [pc, #108]	@ (8007a48 <xPortStartScheduler+0x138>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80079e0:	4a19      	ldr	r2, [pc, #100]	@ (8007a48 <xPortStartScheduler+0x138>)
 80079e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	b2da      	uxtb	r2, r3
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80079ec:	4b17      	ldr	r3, [pc, #92]	@ (8007a4c <xPortStartScheduler+0x13c>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a16      	ldr	r2, [pc, #88]	@ (8007a4c <xPortStartScheduler+0x13c>)
 80079f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80079f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80079f8:	4b14      	ldr	r3, [pc, #80]	@ (8007a4c <xPortStartScheduler+0x13c>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a13      	ldr	r2, [pc, #76]	@ (8007a4c <xPortStartScheduler+0x13c>)
 80079fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007a02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007a04:	f000 f8da 	bl	8007bbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007a08:	4b11      	ldr	r3, [pc, #68]	@ (8007a50 <xPortStartScheduler+0x140>)
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007a0e:	f000 f8f9 	bl	8007c04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007a12:	4b10      	ldr	r3, [pc, #64]	@ (8007a54 <xPortStartScheduler+0x144>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4a0f      	ldr	r2, [pc, #60]	@ (8007a54 <xPortStartScheduler+0x144>)
 8007a18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007a1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007a1e:	f7ff ff63 	bl	80078e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007a22:	f7ff f839 	bl	8006a98 <vTaskSwitchContext>
	prvTaskExitError();
 8007a26:	f7ff ff17 	bl	8007858 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007a2a:	2300      	movs	r3, #0
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3718      	adds	r7, #24
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	e000ed00 	.word	0xe000ed00
 8007a38:	410fc271 	.word	0x410fc271
 8007a3c:	410fc270 	.word	0x410fc270
 8007a40:	e000e400 	.word	0xe000e400
 8007a44:	20001a10 	.word	0x20001a10
 8007a48:	20001a14 	.word	0x20001a14
 8007a4c:	e000ed20 	.word	0xe000ed20
 8007a50:	20000010 	.word	0x20000010
 8007a54:	e000ef34 	.word	0xe000ef34

08007a58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
	__asm volatile
 8007a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a62:	f383 8811 	msr	BASEPRI, r3
 8007a66:	f3bf 8f6f 	isb	sy
 8007a6a:	f3bf 8f4f 	dsb	sy
 8007a6e:	607b      	str	r3, [r7, #4]
}
 8007a70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007a72:	4b10      	ldr	r3, [pc, #64]	@ (8007ab4 <vPortEnterCritical+0x5c>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	3301      	adds	r3, #1
 8007a78:	4a0e      	ldr	r2, [pc, #56]	@ (8007ab4 <vPortEnterCritical+0x5c>)
 8007a7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8007ab4 <vPortEnterCritical+0x5c>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	2b01      	cmp	r3, #1
 8007a82:	d110      	bne.n	8007aa6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007a84:	4b0c      	ldr	r3, [pc, #48]	@ (8007ab8 <vPortEnterCritical+0x60>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	b2db      	uxtb	r3, r3
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d00b      	beq.n	8007aa6 <vPortEnterCritical+0x4e>
	__asm volatile
 8007a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a92:	f383 8811 	msr	BASEPRI, r3
 8007a96:	f3bf 8f6f 	isb	sy
 8007a9a:	f3bf 8f4f 	dsb	sy
 8007a9e:	603b      	str	r3, [r7, #0]
}
 8007aa0:	bf00      	nop
 8007aa2:	bf00      	nop
 8007aa4:	e7fd      	b.n	8007aa2 <vPortEnterCritical+0x4a>
	}
}
 8007aa6:	bf00      	nop
 8007aa8:	370c      	adds	r7, #12
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	20000010 	.word	0x20000010
 8007ab8:	e000ed04 	.word	0xe000ed04

08007abc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007ac2:	4b12      	ldr	r3, [pc, #72]	@ (8007b0c <vPortExitCritical+0x50>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d10b      	bne.n	8007ae2 <vPortExitCritical+0x26>
	__asm volatile
 8007aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ace:	f383 8811 	msr	BASEPRI, r3
 8007ad2:	f3bf 8f6f 	isb	sy
 8007ad6:	f3bf 8f4f 	dsb	sy
 8007ada:	607b      	str	r3, [r7, #4]
}
 8007adc:	bf00      	nop
 8007ade:	bf00      	nop
 8007ae0:	e7fd      	b.n	8007ade <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8007b0c <vPortExitCritical+0x50>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	4a08      	ldr	r2, [pc, #32]	@ (8007b0c <vPortExitCritical+0x50>)
 8007aea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007aec:	4b07      	ldr	r3, [pc, #28]	@ (8007b0c <vPortExitCritical+0x50>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d105      	bne.n	8007b00 <vPortExitCritical+0x44>
 8007af4:	2300      	movs	r3, #0
 8007af6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	f383 8811 	msr	BASEPRI, r3
}
 8007afe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007b00:	bf00      	nop
 8007b02:	370c      	adds	r7, #12
 8007b04:	46bd      	mov	sp, r7
 8007b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0a:	4770      	bx	lr
 8007b0c:	20000010 	.word	0x20000010

08007b10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007b10:	f3ef 8009 	mrs	r0, PSP
 8007b14:	f3bf 8f6f 	isb	sy
 8007b18:	4b15      	ldr	r3, [pc, #84]	@ (8007b70 <pxCurrentTCBConst>)
 8007b1a:	681a      	ldr	r2, [r3, #0]
 8007b1c:	f01e 0f10 	tst.w	lr, #16
 8007b20:	bf08      	it	eq
 8007b22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007b26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b2a:	6010      	str	r0, [r2, #0]
 8007b2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007b30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007b34:	f380 8811 	msr	BASEPRI, r0
 8007b38:	f3bf 8f4f 	dsb	sy
 8007b3c:	f3bf 8f6f 	isb	sy
 8007b40:	f7fe ffaa 	bl	8006a98 <vTaskSwitchContext>
 8007b44:	f04f 0000 	mov.w	r0, #0
 8007b48:	f380 8811 	msr	BASEPRI, r0
 8007b4c:	bc09      	pop	{r0, r3}
 8007b4e:	6819      	ldr	r1, [r3, #0]
 8007b50:	6808      	ldr	r0, [r1, #0]
 8007b52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b56:	f01e 0f10 	tst.w	lr, #16
 8007b5a:	bf08      	it	eq
 8007b5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007b60:	f380 8809 	msr	PSP, r0
 8007b64:	f3bf 8f6f 	isb	sy
 8007b68:	4770      	bx	lr
 8007b6a:	bf00      	nop
 8007b6c:	f3af 8000 	nop.w

08007b70 <pxCurrentTCBConst>:
 8007b70:	200013e4 	.word	0x200013e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007b74:	bf00      	nop
 8007b76:	bf00      	nop

08007b78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b082      	sub	sp, #8
 8007b7c:	af00      	add	r7, sp, #0
	__asm volatile
 8007b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b82:	f383 8811 	msr	BASEPRI, r3
 8007b86:	f3bf 8f6f 	isb	sy
 8007b8a:	f3bf 8f4f 	dsb	sy
 8007b8e:	607b      	str	r3, [r7, #4]
}
 8007b90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007b92:	f7fe fec7 	bl	8006924 <xTaskIncrementTick>
 8007b96:	4603      	mov	r3, r0
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d003      	beq.n	8007ba4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007b9c:	4b06      	ldr	r3, [pc, #24]	@ (8007bb8 <xPortSysTickHandler+0x40>)
 8007b9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ba2:	601a      	str	r2, [r3, #0]
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	f383 8811 	msr	BASEPRI, r3
}
 8007bae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007bb0:	bf00      	nop
 8007bb2:	3708      	adds	r7, #8
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}
 8007bb8:	e000ed04 	.word	0xe000ed04

08007bbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8007bf0 <vPortSetupTimerInterrupt+0x34>)
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8007bf4 <vPortSetupTimerInterrupt+0x38>)
 8007bc8:	2200      	movs	r2, #0
 8007bca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8007bf8 <vPortSetupTimerInterrupt+0x3c>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a0a      	ldr	r2, [pc, #40]	@ (8007bfc <vPortSetupTimerInterrupt+0x40>)
 8007bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8007bd6:	099b      	lsrs	r3, r3, #6
 8007bd8:	4a09      	ldr	r2, [pc, #36]	@ (8007c00 <vPortSetupTimerInterrupt+0x44>)
 8007bda:	3b01      	subs	r3, #1
 8007bdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007bde:	4b04      	ldr	r3, [pc, #16]	@ (8007bf0 <vPortSetupTimerInterrupt+0x34>)
 8007be0:	2207      	movs	r2, #7
 8007be2:	601a      	str	r2, [r3, #0]
}
 8007be4:	bf00      	nop
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop
 8007bf0:	e000e010 	.word	0xe000e010
 8007bf4:	e000e018 	.word	0xe000e018
 8007bf8:	20000004 	.word	0x20000004
 8007bfc:	10624dd3 	.word	0x10624dd3
 8007c00:	e000e014 	.word	0xe000e014

08007c04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007c04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007c14 <vPortEnableVFP+0x10>
 8007c08:	6801      	ldr	r1, [r0, #0]
 8007c0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007c0e:	6001      	str	r1, [r0, #0]
 8007c10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007c12:	bf00      	nop
 8007c14:	e000ed88 	.word	0xe000ed88

08007c18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007c18:	b480      	push	{r7}
 8007c1a:	b085      	sub	sp, #20
 8007c1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007c1e:	f3ef 8305 	mrs	r3, IPSR
 8007c22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2b0f      	cmp	r3, #15
 8007c28:	d915      	bls.n	8007c56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007c2a:	4a18      	ldr	r2, [pc, #96]	@ (8007c8c <vPortValidateInterruptPriority+0x74>)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	4413      	add	r3, r2
 8007c30:	781b      	ldrb	r3, [r3, #0]
 8007c32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007c34:	4b16      	ldr	r3, [pc, #88]	@ (8007c90 <vPortValidateInterruptPriority+0x78>)
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	7afa      	ldrb	r2, [r7, #11]
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d20b      	bcs.n	8007c56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c42:	f383 8811 	msr	BASEPRI, r3
 8007c46:	f3bf 8f6f 	isb	sy
 8007c4a:	f3bf 8f4f 	dsb	sy
 8007c4e:	607b      	str	r3, [r7, #4]
}
 8007c50:	bf00      	nop
 8007c52:	bf00      	nop
 8007c54:	e7fd      	b.n	8007c52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007c56:	4b0f      	ldr	r3, [pc, #60]	@ (8007c94 <vPortValidateInterruptPriority+0x7c>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8007c98 <vPortValidateInterruptPriority+0x80>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	429a      	cmp	r2, r3
 8007c64:	d90b      	bls.n	8007c7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c6a:	f383 8811 	msr	BASEPRI, r3
 8007c6e:	f3bf 8f6f 	isb	sy
 8007c72:	f3bf 8f4f 	dsb	sy
 8007c76:	603b      	str	r3, [r7, #0]
}
 8007c78:	bf00      	nop
 8007c7a:	bf00      	nop
 8007c7c:	e7fd      	b.n	8007c7a <vPortValidateInterruptPriority+0x62>
	}
 8007c7e:	bf00      	nop
 8007c80:	3714      	adds	r7, #20
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop
 8007c8c:	e000e3f0 	.word	0xe000e3f0
 8007c90:	20001a10 	.word	0x20001a10
 8007c94:	e000ed0c 	.word	0xe000ed0c
 8007c98:	20001a14 	.word	0x20001a14

08007c9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b08a      	sub	sp, #40	@ 0x28
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007ca8:	f7fe fd80 	bl	80067ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007cac:	4b5c      	ldr	r3, [pc, #368]	@ (8007e20 <pvPortMalloc+0x184>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d101      	bne.n	8007cb8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007cb4:	f000 f924 	bl	8007f00 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007cb8:	4b5a      	ldr	r3, [pc, #360]	@ (8007e24 <pvPortMalloc+0x188>)
 8007cba:	681a      	ldr	r2, [r3, #0]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	4013      	ands	r3, r2
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	f040 8095 	bne.w	8007df0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d01e      	beq.n	8007d0a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007ccc:	2208      	movs	r2, #8
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	4413      	add	r3, r2
 8007cd2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f003 0307 	and.w	r3, r3, #7
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d015      	beq.n	8007d0a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f023 0307 	bic.w	r3, r3, #7
 8007ce4:	3308      	adds	r3, #8
 8007ce6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f003 0307 	and.w	r3, r3, #7
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d00b      	beq.n	8007d0a <pvPortMalloc+0x6e>
	__asm volatile
 8007cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cf6:	f383 8811 	msr	BASEPRI, r3
 8007cfa:	f3bf 8f6f 	isb	sy
 8007cfe:	f3bf 8f4f 	dsb	sy
 8007d02:	617b      	str	r3, [r7, #20]
}
 8007d04:	bf00      	nop
 8007d06:	bf00      	nop
 8007d08:	e7fd      	b.n	8007d06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d06f      	beq.n	8007df0 <pvPortMalloc+0x154>
 8007d10:	4b45      	ldr	r3, [pc, #276]	@ (8007e28 <pvPortMalloc+0x18c>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d86a      	bhi.n	8007df0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007d1a:	4b44      	ldr	r3, [pc, #272]	@ (8007e2c <pvPortMalloc+0x190>)
 8007d1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007d1e:	4b43      	ldr	r3, [pc, #268]	@ (8007e2c <pvPortMalloc+0x190>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d24:	e004      	b.n	8007d30 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	687a      	ldr	r2, [r7, #4]
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d903      	bls.n	8007d42 <pvPortMalloc+0xa6>
 8007d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d1f1      	bne.n	8007d26 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007d42:	4b37      	ldr	r3, [pc, #220]	@ (8007e20 <pvPortMalloc+0x184>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d051      	beq.n	8007df0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007d4c:	6a3b      	ldr	r3, [r7, #32]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	2208      	movs	r2, #8
 8007d52:	4413      	add	r3, r2
 8007d54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	6a3b      	ldr	r3, [r7, #32]
 8007d5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d60:	685a      	ldr	r2, [r3, #4]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	1ad2      	subs	r2, r2, r3
 8007d66:	2308      	movs	r3, #8
 8007d68:	005b      	lsls	r3, r3, #1
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d920      	bls.n	8007db0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007d6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	4413      	add	r3, r2
 8007d74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d76:	69bb      	ldr	r3, [r7, #24]
 8007d78:	f003 0307 	and.w	r3, r3, #7
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d00b      	beq.n	8007d98 <pvPortMalloc+0xfc>
	__asm volatile
 8007d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d84:	f383 8811 	msr	BASEPRI, r3
 8007d88:	f3bf 8f6f 	isb	sy
 8007d8c:	f3bf 8f4f 	dsb	sy
 8007d90:	613b      	str	r3, [r7, #16]
}
 8007d92:	bf00      	nop
 8007d94:	bf00      	nop
 8007d96:	e7fd      	b.n	8007d94 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d9a:	685a      	ldr	r2, [r3, #4]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	1ad2      	subs	r2, r2, r3
 8007da0:	69bb      	ldr	r3, [r7, #24]
 8007da2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da6:	687a      	ldr	r2, [r7, #4]
 8007da8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007daa:	69b8      	ldr	r0, [r7, #24]
 8007dac:	f000 f90a 	bl	8007fc4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007db0:	4b1d      	ldr	r3, [pc, #116]	@ (8007e28 <pvPortMalloc+0x18c>)
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	1ad3      	subs	r3, r2, r3
 8007dba:	4a1b      	ldr	r2, [pc, #108]	@ (8007e28 <pvPortMalloc+0x18c>)
 8007dbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8007e28 <pvPortMalloc+0x18c>)
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	4b1b      	ldr	r3, [pc, #108]	@ (8007e30 <pvPortMalloc+0x194>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d203      	bcs.n	8007dd2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007dca:	4b17      	ldr	r3, [pc, #92]	@ (8007e28 <pvPortMalloc+0x18c>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a18      	ldr	r2, [pc, #96]	@ (8007e30 <pvPortMalloc+0x194>)
 8007dd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd4:	685a      	ldr	r2, [r3, #4]
 8007dd6:	4b13      	ldr	r3, [pc, #76]	@ (8007e24 <pvPortMalloc+0x188>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	431a      	orrs	r2, r3
 8007ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de2:	2200      	movs	r2, #0
 8007de4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007de6:	4b13      	ldr	r3, [pc, #76]	@ (8007e34 <pvPortMalloc+0x198>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	3301      	adds	r3, #1
 8007dec:	4a11      	ldr	r2, [pc, #68]	@ (8007e34 <pvPortMalloc+0x198>)
 8007dee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007df0:	f7fe fcea 	bl	80067c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007df4:	69fb      	ldr	r3, [r7, #28]
 8007df6:	f003 0307 	and.w	r3, r3, #7
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d00b      	beq.n	8007e16 <pvPortMalloc+0x17a>
	__asm volatile
 8007dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e02:	f383 8811 	msr	BASEPRI, r3
 8007e06:	f3bf 8f6f 	isb	sy
 8007e0a:	f3bf 8f4f 	dsb	sy
 8007e0e:	60fb      	str	r3, [r7, #12]
}
 8007e10:	bf00      	nop
 8007e12:	bf00      	nop
 8007e14:	e7fd      	b.n	8007e12 <pvPortMalloc+0x176>
	return pvReturn;
 8007e16:	69fb      	ldr	r3, [r7, #28]
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3728      	adds	r7, #40	@ 0x28
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	20005620 	.word	0x20005620
 8007e24:	20005634 	.word	0x20005634
 8007e28:	20005624 	.word	0x20005624
 8007e2c:	20005618 	.word	0x20005618
 8007e30:	20005628 	.word	0x20005628
 8007e34:	2000562c 	.word	0x2000562c

08007e38 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b086      	sub	sp, #24
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d04f      	beq.n	8007eea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007e4a:	2308      	movs	r3, #8
 8007e4c:	425b      	negs	r3, r3
 8007e4e:	697a      	ldr	r2, [r7, #20]
 8007e50:	4413      	add	r3, r2
 8007e52:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	685a      	ldr	r2, [r3, #4]
 8007e5c:	4b25      	ldr	r3, [pc, #148]	@ (8007ef4 <vPortFree+0xbc>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4013      	ands	r3, r2
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d10b      	bne.n	8007e7e <vPortFree+0x46>
	__asm volatile
 8007e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e6a:	f383 8811 	msr	BASEPRI, r3
 8007e6e:	f3bf 8f6f 	isb	sy
 8007e72:	f3bf 8f4f 	dsb	sy
 8007e76:	60fb      	str	r3, [r7, #12]
}
 8007e78:	bf00      	nop
 8007e7a:	bf00      	nop
 8007e7c:	e7fd      	b.n	8007e7a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007e7e:	693b      	ldr	r3, [r7, #16]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d00b      	beq.n	8007e9e <vPortFree+0x66>
	__asm volatile
 8007e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e8a:	f383 8811 	msr	BASEPRI, r3
 8007e8e:	f3bf 8f6f 	isb	sy
 8007e92:	f3bf 8f4f 	dsb	sy
 8007e96:	60bb      	str	r3, [r7, #8]
}
 8007e98:	bf00      	nop
 8007e9a:	bf00      	nop
 8007e9c:	e7fd      	b.n	8007e9a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	685a      	ldr	r2, [r3, #4]
 8007ea2:	4b14      	ldr	r3, [pc, #80]	@ (8007ef4 <vPortFree+0xbc>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4013      	ands	r3, r2
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d01e      	beq.n	8007eea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d11a      	bne.n	8007eea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	685a      	ldr	r2, [r3, #4]
 8007eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8007ef4 <vPortFree+0xbc>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	43db      	mvns	r3, r3
 8007ebe:	401a      	ands	r2, r3
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007ec4:	f7fe fc72 	bl	80067ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007ec8:	693b      	ldr	r3, [r7, #16]
 8007eca:	685a      	ldr	r2, [r3, #4]
 8007ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8007ef8 <vPortFree+0xc0>)
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4413      	add	r3, r2
 8007ed2:	4a09      	ldr	r2, [pc, #36]	@ (8007ef8 <vPortFree+0xc0>)
 8007ed4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007ed6:	6938      	ldr	r0, [r7, #16]
 8007ed8:	f000 f874 	bl	8007fc4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007edc:	4b07      	ldr	r3, [pc, #28]	@ (8007efc <vPortFree+0xc4>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	3301      	adds	r3, #1
 8007ee2:	4a06      	ldr	r2, [pc, #24]	@ (8007efc <vPortFree+0xc4>)
 8007ee4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007ee6:	f7fe fc6f 	bl	80067c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007eea:	bf00      	nop
 8007eec:	3718      	adds	r7, #24
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}
 8007ef2:	bf00      	nop
 8007ef4:	20005634 	.word	0x20005634
 8007ef8:	20005624 	.word	0x20005624
 8007efc:	20005630 	.word	0x20005630

08007f00 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007f00:	b480      	push	{r7}
 8007f02:	b085      	sub	sp, #20
 8007f04:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007f06:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007f0a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007f0c:	4b27      	ldr	r3, [pc, #156]	@ (8007fac <prvHeapInit+0xac>)
 8007f0e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f003 0307 	and.w	r3, r3, #7
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d00c      	beq.n	8007f34 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	3307      	adds	r3, #7
 8007f1e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	f023 0307 	bic.w	r3, r3, #7
 8007f26:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007f28:	68ba      	ldr	r2, [r7, #8]
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	1ad3      	subs	r3, r2, r3
 8007f2e:	4a1f      	ldr	r2, [pc, #124]	@ (8007fac <prvHeapInit+0xac>)
 8007f30:	4413      	add	r3, r2
 8007f32:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007f38:	4a1d      	ldr	r2, [pc, #116]	@ (8007fb0 <prvHeapInit+0xb0>)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007f3e:	4b1c      	ldr	r3, [pc, #112]	@ (8007fb0 <prvHeapInit+0xb0>)
 8007f40:	2200      	movs	r2, #0
 8007f42:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	68ba      	ldr	r2, [r7, #8]
 8007f48:	4413      	add	r3, r2
 8007f4a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007f4c:	2208      	movs	r2, #8
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	1a9b      	subs	r3, r3, r2
 8007f52:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f023 0307 	bic.w	r3, r3, #7
 8007f5a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	4a15      	ldr	r2, [pc, #84]	@ (8007fb4 <prvHeapInit+0xb4>)
 8007f60:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007f62:	4b14      	ldr	r3, [pc, #80]	@ (8007fb4 <prvHeapInit+0xb4>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	2200      	movs	r2, #0
 8007f68:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007f6a:	4b12      	ldr	r3, [pc, #72]	@ (8007fb4 <prvHeapInit+0xb4>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	68fa      	ldr	r2, [r7, #12]
 8007f7a:	1ad2      	subs	r2, r2, r3
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007f80:	4b0c      	ldr	r3, [pc, #48]	@ (8007fb4 <prvHeapInit+0xb4>)
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	4a0a      	ldr	r2, [pc, #40]	@ (8007fb8 <prvHeapInit+0xb8>)
 8007f8e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	4a09      	ldr	r2, [pc, #36]	@ (8007fbc <prvHeapInit+0xbc>)
 8007f96:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007f98:	4b09      	ldr	r3, [pc, #36]	@ (8007fc0 <prvHeapInit+0xc0>)
 8007f9a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007f9e:	601a      	str	r2, [r3, #0]
}
 8007fa0:	bf00      	nop
 8007fa2:	3714      	adds	r7, #20
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr
 8007fac:	20001a18 	.word	0x20001a18
 8007fb0:	20005618 	.word	0x20005618
 8007fb4:	20005620 	.word	0x20005620
 8007fb8:	20005628 	.word	0x20005628
 8007fbc:	20005624 	.word	0x20005624
 8007fc0:	20005634 	.word	0x20005634

08007fc4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b085      	sub	sp, #20
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007fcc:	4b28      	ldr	r3, [pc, #160]	@ (8008070 <prvInsertBlockIntoFreeList+0xac>)
 8007fce:	60fb      	str	r3, [r7, #12]
 8007fd0:	e002      	b.n	8007fd8 <prvInsertBlockIntoFreeList+0x14>
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	60fb      	str	r3, [r7, #12]
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d8f7      	bhi.n	8007fd2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	68ba      	ldr	r2, [r7, #8]
 8007fec:	4413      	add	r3, r2
 8007fee:	687a      	ldr	r2, [r7, #4]
 8007ff0:	429a      	cmp	r2, r3
 8007ff2:	d108      	bne.n	8008006 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	685a      	ldr	r2, [r3, #4]
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	685b      	ldr	r3, [r3, #4]
 8007ffc:	441a      	add	r2, r3
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	68ba      	ldr	r2, [r7, #8]
 8008010:	441a      	add	r2, r3
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	429a      	cmp	r2, r3
 8008018:	d118      	bne.n	800804c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681a      	ldr	r2, [r3, #0]
 800801e:	4b15      	ldr	r3, [pc, #84]	@ (8008074 <prvInsertBlockIntoFreeList+0xb0>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	429a      	cmp	r2, r3
 8008024:	d00d      	beq.n	8008042 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	685a      	ldr	r2, [r3, #4]
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	441a      	add	r2, r3
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	601a      	str	r2, [r3, #0]
 8008040:	e008      	b.n	8008054 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008042:	4b0c      	ldr	r3, [pc, #48]	@ (8008074 <prvInsertBlockIntoFreeList+0xb0>)
 8008044:	681a      	ldr	r2, [r3, #0]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	601a      	str	r2, [r3, #0]
 800804a:	e003      	b.n	8008054 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008054:	68fa      	ldr	r2, [r7, #12]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	429a      	cmp	r2, r3
 800805a:	d002      	beq.n	8008062 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008062:	bf00      	nop
 8008064:	3714      	adds	r7, #20
 8008066:	46bd      	mov	sp, r7
 8008068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806c:	4770      	bx	lr
 800806e:	bf00      	nop
 8008070:	20005618 	.word	0x20005618
 8008074:	20005620 	.word	0x20005620

08008078 <memset>:
 8008078:	4402      	add	r2, r0
 800807a:	4603      	mov	r3, r0
 800807c:	4293      	cmp	r3, r2
 800807e:	d100      	bne.n	8008082 <memset+0xa>
 8008080:	4770      	bx	lr
 8008082:	f803 1b01 	strb.w	r1, [r3], #1
 8008086:	e7f9      	b.n	800807c <memset+0x4>

08008088 <__libc_init_array>:
 8008088:	b570      	push	{r4, r5, r6, lr}
 800808a:	4d0d      	ldr	r5, [pc, #52]	@ (80080c0 <__libc_init_array+0x38>)
 800808c:	4c0d      	ldr	r4, [pc, #52]	@ (80080c4 <__libc_init_array+0x3c>)
 800808e:	1b64      	subs	r4, r4, r5
 8008090:	10a4      	asrs	r4, r4, #2
 8008092:	2600      	movs	r6, #0
 8008094:	42a6      	cmp	r6, r4
 8008096:	d109      	bne.n	80080ac <__libc_init_array+0x24>
 8008098:	4d0b      	ldr	r5, [pc, #44]	@ (80080c8 <__libc_init_array+0x40>)
 800809a:	4c0c      	ldr	r4, [pc, #48]	@ (80080cc <__libc_init_array+0x44>)
 800809c:	f001 f84c 	bl	8009138 <_init>
 80080a0:	1b64      	subs	r4, r4, r5
 80080a2:	10a4      	asrs	r4, r4, #2
 80080a4:	2600      	movs	r6, #0
 80080a6:	42a6      	cmp	r6, r4
 80080a8:	d105      	bne.n	80080b6 <__libc_init_array+0x2e>
 80080aa:	bd70      	pop	{r4, r5, r6, pc}
 80080ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80080b0:	4798      	blx	r3
 80080b2:	3601      	adds	r6, #1
 80080b4:	e7ee      	b.n	8008094 <__libc_init_array+0xc>
 80080b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80080ba:	4798      	blx	r3
 80080bc:	3601      	adds	r6, #1
 80080be:	e7f2      	b.n	80080a6 <__libc_init_array+0x1e>
 80080c0:	08009680 	.word	0x08009680
 80080c4:	08009680 	.word	0x08009680
 80080c8:	08009680 	.word	0x08009680
 80080cc:	08009684 	.word	0x08009684

080080d0 <memcpy>:
 80080d0:	440a      	add	r2, r1
 80080d2:	4291      	cmp	r1, r2
 80080d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80080d8:	d100      	bne.n	80080dc <memcpy+0xc>
 80080da:	4770      	bx	lr
 80080dc:	b510      	push	{r4, lr}
 80080de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080e6:	4291      	cmp	r1, r2
 80080e8:	d1f9      	bne.n	80080de <memcpy+0xe>
 80080ea:	bd10      	pop	{r4, pc}
 80080ec:	0000      	movs	r0, r0
	...

080080f0 <sin>:
 80080f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80080f2:	ec53 2b10 	vmov	r2, r3, d0
 80080f6:	4826      	ldr	r0, [pc, #152]	@ (8008190 <sin+0xa0>)
 80080f8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80080fc:	4281      	cmp	r1, r0
 80080fe:	d807      	bhi.n	8008110 <sin+0x20>
 8008100:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8008188 <sin+0x98>
 8008104:	2000      	movs	r0, #0
 8008106:	b005      	add	sp, #20
 8008108:	f85d eb04 	ldr.w	lr, [sp], #4
 800810c:	f000 b90c 	b.w	8008328 <__kernel_sin>
 8008110:	4820      	ldr	r0, [pc, #128]	@ (8008194 <sin+0xa4>)
 8008112:	4281      	cmp	r1, r0
 8008114:	d908      	bls.n	8008128 <sin+0x38>
 8008116:	4610      	mov	r0, r2
 8008118:	4619      	mov	r1, r3
 800811a:	f7f8 f86d 	bl	80001f8 <__aeabi_dsub>
 800811e:	ec41 0b10 	vmov	d0, r0, r1
 8008122:	b005      	add	sp, #20
 8008124:	f85d fb04 	ldr.w	pc, [sp], #4
 8008128:	4668      	mov	r0, sp
 800812a:	f000 f9b9 	bl	80084a0 <__ieee754_rem_pio2>
 800812e:	f000 0003 	and.w	r0, r0, #3
 8008132:	2801      	cmp	r0, #1
 8008134:	d00c      	beq.n	8008150 <sin+0x60>
 8008136:	2802      	cmp	r0, #2
 8008138:	d011      	beq.n	800815e <sin+0x6e>
 800813a:	b9e8      	cbnz	r0, 8008178 <sin+0x88>
 800813c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008140:	ed9d 0b00 	vldr	d0, [sp]
 8008144:	2001      	movs	r0, #1
 8008146:	f000 f8ef 	bl	8008328 <__kernel_sin>
 800814a:	ec51 0b10 	vmov	r0, r1, d0
 800814e:	e7e6      	b.n	800811e <sin+0x2e>
 8008150:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008154:	ed9d 0b00 	vldr	d0, [sp]
 8008158:	f000 f81e 	bl	8008198 <__kernel_cos>
 800815c:	e7f5      	b.n	800814a <sin+0x5a>
 800815e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008162:	ed9d 0b00 	vldr	d0, [sp]
 8008166:	2001      	movs	r0, #1
 8008168:	f000 f8de 	bl	8008328 <__kernel_sin>
 800816c:	ec53 2b10 	vmov	r2, r3, d0
 8008170:	4610      	mov	r0, r2
 8008172:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8008176:	e7d2      	b.n	800811e <sin+0x2e>
 8008178:	ed9d 1b02 	vldr	d1, [sp, #8]
 800817c:	ed9d 0b00 	vldr	d0, [sp]
 8008180:	f000 f80a 	bl	8008198 <__kernel_cos>
 8008184:	e7f2      	b.n	800816c <sin+0x7c>
 8008186:	bf00      	nop
	...
 8008190:	3fe921fb 	.word	0x3fe921fb
 8008194:	7fefffff 	.word	0x7fefffff

08008198 <__kernel_cos>:
 8008198:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800819c:	ec57 6b10 	vmov	r6, r7, d0
 80081a0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80081a4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80081a8:	ed8d 1b00 	vstr	d1, [sp]
 80081ac:	d206      	bcs.n	80081bc <__kernel_cos+0x24>
 80081ae:	4630      	mov	r0, r6
 80081b0:	4639      	mov	r1, r7
 80081b2:	f7f8 fc73 	bl	8000a9c <__aeabi_d2iz>
 80081b6:	2800      	cmp	r0, #0
 80081b8:	f000 8088 	beq.w	80082cc <__kernel_cos+0x134>
 80081bc:	4632      	mov	r2, r6
 80081be:	463b      	mov	r3, r7
 80081c0:	4630      	mov	r0, r6
 80081c2:	4639      	mov	r1, r7
 80081c4:	f7f8 f9d0 	bl	8000568 <__aeabi_dmul>
 80081c8:	4b51      	ldr	r3, [pc, #324]	@ (8008310 <__kernel_cos+0x178>)
 80081ca:	2200      	movs	r2, #0
 80081cc:	4604      	mov	r4, r0
 80081ce:	460d      	mov	r5, r1
 80081d0:	f7f8 f9ca 	bl	8000568 <__aeabi_dmul>
 80081d4:	a340      	add	r3, pc, #256	@ (adr r3, 80082d8 <__kernel_cos+0x140>)
 80081d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081da:	4682      	mov	sl, r0
 80081dc:	468b      	mov	fp, r1
 80081de:	4620      	mov	r0, r4
 80081e0:	4629      	mov	r1, r5
 80081e2:	f7f8 f9c1 	bl	8000568 <__aeabi_dmul>
 80081e6:	a33e      	add	r3, pc, #248	@ (adr r3, 80082e0 <__kernel_cos+0x148>)
 80081e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ec:	f7f8 f806 	bl	80001fc <__adddf3>
 80081f0:	4622      	mov	r2, r4
 80081f2:	462b      	mov	r3, r5
 80081f4:	f7f8 f9b8 	bl	8000568 <__aeabi_dmul>
 80081f8:	a33b      	add	r3, pc, #236	@ (adr r3, 80082e8 <__kernel_cos+0x150>)
 80081fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fe:	f7f7 fffb 	bl	80001f8 <__aeabi_dsub>
 8008202:	4622      	mov	r2, r4
 8008204:	462b      	mov	r3, r5
 8008206:	f7f8 f9af 	bl	8000568 <__aeabi_dmul>
 800820a:	a339      	add	r3, pc, #228	@ (adr r3, 80082f0 <__kernel_cos+0x158>)
 800820c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008210:	f7f7 fff4 	bl	80001fc <__adddf3>
 8008214:	4622      	mov	r2, r4
 8008216:	462b      	mov	r3, r5
 8008218:	f7f8 f9a6 	bl	8000568 <__aeabi_dmul>
 800821c:	a336      	add	r3, pc, #216	@ (adr r3, 80082f8 <__kernel_cos+0x160>)
 800821e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008222:	f7f7 ffe9 	bl	80001f8 <__aeabi_dsub>
 8008226:	4622      	mov	r2, r4
 8008228:	462b      	mov	r3, r5
 800822a:	f7f8 f99d 	bl	8000568 <__aeabi_dmul>
 800822e:	a334      	add	r3, pc, #208	@ (adr r3, 8008300 <__kernel_cos+0x168>)
 8008230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008234:	f7f7 ffe2 	bl	80001fc <__adddf3>
 8008238:	4622      	mov	r2, r4
 800823a:	462b      	mov	r3, r5
 800823c:	f7f8 f994 	bl	8000568 <__aeabi_dmul>
 8008240:	4622      	mov	r2, r4
 8008242:	462b      	mov	r3, r5
 8008244:	f7f8 f990 	bl	8000568 <__aeabi_dmul>
 8008248:	e9dd 2300 	ldrd	r2, r3, [sp]
 800824c:	4604      	mov	r4, r0
 800824e:	460d      	mov	r5, r1
 8008250:	4630      	mov	r0, r6
 8008252:	4639      	mov	r1, r7
 8008254:	f7f8 f988 	bl	8000568 <__aeabi_dmul>
 8008258:	460b      	mov	r3, r1
 800825a:	4602      	mov	r2, r0
 800825c:	4629      	mov	r1, r5
 800825e:	4620      	mov	r0, r4
 8008260:	f7f7 ffca 	bl	80001f8 <__aeabi_dsub>
 8008264:	4b2b      	ldr	r3, [pc, #172]	@ (8008314 <__kernel_cos+0x17c>)
 8008266:	4598      	cmp	r8, r3
 8008268:	4606      	mov	r6, r0
 800826a:	460f      	mov	r7, r1
 800826c:	d810      	bhi.n	8008290 <__kernel_cos+0xf8>
 800826e:	4602      	mov	r2, r0
 8008270:	460b      	mov	r3, r1
 8008272:	4650      	mov	r0, sl
 8008274:	4659      	mov	r1, fp
 8008276:	f7f7 ffbf 	bl	80001f8 <__aeabi_dsub>
 800827a:	460b      	mov	r3, r1
 800827c:	4926      	ldr	r1, [pc, #152]	@ (8008318 <__kernel_cos+0x180>)
 800827e:	4602      	mov	r2, r0
 8008280:	2000      	movs	r0, #0
 8008282:	f7f7 ffb9 	bl	80001f8 <__aeabi_dsub>
 8008286:	ec41 0b10 	vmov	d0, r0, r1
 800828a:	b003      	add	sp, #12
 800828c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008290:	4b22      	ldr	r3, [pc, #136]	@ (800831c <__kernel_cos+0x184>)
 8008292:	4921      	ldr	r1, [pc, #132]	@ (8008318 <__kernel_cos+0x180>)
 8008294:	4598      	cmp	r8, r3
 8008296:	bf8c      	ite	hi
 8008298:	4d21      	ldrhi	r5, [pc, #132]	@ (8008320 <__kernel_cos+0x188>)
 800829a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800829e:	2400      	movs	r4, #0
 80082a0:	4622      	mov	r2, r4
 80082a2:	462b      	mov	r3, r5
 80082a4:	2000      	movs	r0, #0
 80082a6:	f7f7 ffa7 	bl	80001f8 <__aeabi_dsub>
 80082aa:	4622      	mov	r2, r4
 80082ac:	4680      	mov	r8, r0
 80082ae:	4689      	mov	r9, r1
 80082b0:	462b      	mov	r3, r5
 80082b2:	4650      	mov	r0, sl
 80082b4:	4659      	mov	r1, fp
 80082b6:	f7f7 ff9f 	bl	80001f8 <__aeabi_dsub>
 80082ba:	4632      	mov	r2, r6
 80082bc:	463b      	mov	r3, r7
 80082be:	f7f7 ff9b 	bl	80001f8 <__aeabi_dsub>
 80082c2:	4602      	mov	r2, r0
 80082c4:	460b      	mov	r3, r1
 80082c6:	4640      	mov	r0, r8
 80082c8:	4649      	mov	r1, r9
 80082ca:	e7da      	b.n	8008282 <__kernel_cos+0xea>
 80082cc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8008308 <__kernel_cos+0x170>
 80082d0:	e7db      	b.n	800828a <__kernel_cos+0xf2>
 80082d2:	bf00      	nop
 80082d4:	f3af 8000 	nop.w
 80082d8:	be8838d4 	.word	0xbe8838d4
 80082dc:	bda8fae9 	.word	0xbda8fae9
 80082e0:	bdb4b1c4 	.word	0xbdb4b1c4
 80082e4:	3e21ee9e 	.word	0x3e21ee9e
 80082e8:	809c52ad 	.word	0x809c52ad
 80082ec:	3e927e4f 	.word	0x3e927e4f
 80082f0:	19cb1590 	.word	0x19cb1590
 80082f4:	3efa01a0 	.word	0x3efa01a0
 80082f8:	16c15177 	.word	0x16c15177
 80082fc:	3f56c16c 	.word	0x3f56c16c
 8008300:	5555554c 	.word	0x5555554c
 8008304:	3fa55555 	.word	0x3fa55555
 8008308:	00000000 	.word	0x00000000
 800830c:	3ff00000 	.word	0x3ff00000
 8008310:	3fe00000 	.word	0x3fe00000
 8008314:	3fd33332 	.word	0x3fd33332
 8008318:	3ff00000 	.word	0x3ff00000
 800831c:	3fe90000 	.word	0x3fe90000
 8008320:	3fd20000 	.word	0x3fd20000
 8008324:	00000000 	.word	0x00000000

08008328 <__kernel_sin>:
 8008328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800832c:	ec55 4b10 	vmov	r4, r5, d0
 8008330:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8008334:	b085      	sub	sp, #20
 8008336:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800833a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800833e:	4680      	mov	r8, r0
 8008340:	d205      	bcs.n	800834e <__kernel_sin+0x26>
 8008342:	4620      	mov	r0, r4
 8008344:	4629      	mov	r1, r5
 8008346:	f7f8 fba9 	bl	8000a9c <__aeabi_d2iz>
 800834a:	2800      	cmp	r0, #0
 800834c:	d052      	beq.n	80083f4 <__kernel_sin+0xcc>
 800834e:	4622      	mov	r2, r4
 8008350:	462b      	mov	r3, r5
 8008352:	4620      	mov	r0, r4
 8008354:	4629      	mov	r1, r5
 8008356:	f7f8 f907 	bl	8000568 <__aeabi_dmul>
 800835a:	4682      	mov	sl, r0
 800835c:	468b      	mov	fp, r1
 800835e:	4602      	mov	r2, r0
 8008360:	460b      	mov	r3, r1
 8008362:	4620      	mov	r0, r4
 8008364:	4629      	mov	r1, r5
 8008366:	f7f8 f8ff 	bl	8000568 <__aeabi_dmul>
 800836a:	a342      	add	r3, pc, #264	@ (adr r3, 8008474 <__kernel_sin+0x14c>)
 800836c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008370:	e9cd 0100 	strd	r0, r1, [sp]
 8008374:	4650      	mov	r0, sl
 8008376:	4659      	mov	r1, fp
 8008378:	f7f8 f8f6 	bl	8000568 <__aeabi_dmul>
 800837c:	a33f      	add	r3, pc, #252	@ (adr r3, 800847c <__kernel_sin+0x154>)
 800837e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008382:	f7f7 ff39 	bl	80001f8 <__aeabi_dsub>
 8008386:	4652      	mov	r2, sl
 8008388:	465b      	mov	r3, fp
 800838a:	f7f8 f8ed 	bl	8000568 <__aeabi_dmul>
 800838e:	a33d      	add	r3, pc, #244	@ (adr r3, 8008484 <__kernel_sin+0x15c>)
 8008390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008394:	f7f7 ff32 	bl	80001fc <__adddf3>
 8008398:	4652      	mov	r2, sl
 800839a:	465b      	mov	r3, fp
 800839c:	f7f8 f8e4 	bl	8000568 <__aeabi_dmul>
 80083a0:	a33a      	add	r3, pc, #232	@ (adr r3, 800848c <__kernel_sin+0x164>)
 80083a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a6:	f7f7 ff27 	bl	80001f8 <__aeabi_dsub>
 80083aa:	4652      	mov	r2, sl
 80083ac:	465b      	mov	r3, fp
 80083ae:	f7f8 f8db 	bl	8000568 <__aeabi_dmul>
 80083b2:	a338      	add	r3, pc, #224	@ (adr r3, 8008494 <__kernel_sin+0x16c>)
 80083b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b8:	f7f7 ff20 	bl	80001fc <__adddf3>
 80083bc:	4606      	mov	r6, r0
 80083be:	460f      	mov	r7, r1
 80083c0:	f1b8 0f00 	cmp.w	r8, #0
 80083c4:	d11b      	bne.n	80083fe <__kernel_sin+0xd6>
 80083c6:	4602      	mov	r2, r0
 80083c8:	460b      	mov	r3, r1
 80083ca:	4650      	mov	r0, sl
 80083cc:	4659      	mov	r1, fp
 80083ce:	f7f8 f8cb 	bl	8000568 <__aeabi_dmul>
 80083d2:	a325      	add	r3, pc, #148	@ (adr r3, 8008468 <__kernel_sin+0x140>)
 80083d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d8:	f7f7 ff0e 	bl	80001f8 <__aeabi_dsub>
 80083dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083e0:	f7f8 f8c2 	bl	8000568 <__aeabi_dmul>
 80083e4:	4602      	mov	r2, r0
 80083e6:	460b      	mov	r3, r1
 80083e8:	4620      	mov	r0, r4
 80083ea:	4629      	mov	r1, r5
 80083ec:	f7f7 ff06 	bl	80001fc <__adddf3>
 80083f0:	4604      	mov	r4, r0
 80083f2:	460d      	mov	r5, r1
 80083f4:	ec45 4b10 	vmov	d0, r4, r5
 80083f8:	b005      	add	sp, #20
 80083fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008402:	4b1b      	ldr	r3, [pc, #108]	@ (8008470 <__kernel_sin+0x148>)
 8008404:	2200      	movs	r2, #0
 8008406:	f7f8 f8af 	bl	8000568 <__aeabi_dmul>
 800840a:	4632      	mov	r2, r6
 800840c:	4680      	mov	r8, r0
 800840e:	4689      	mov	r9, r1
 8008410:	463b      	mov	r3, r7
 8008412:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008416:	f7f8 f8a7 	bl	8000568 <__aeabi_dmul>
 800841a:	4602      	mov	r2, r0
 800841c:	460b      	mov	r3, r1
 800841e:	4640      	mov	r0, r8
 8008420:	4649      	mov	r1, r9
 8008422:	f7f7 fee9 	bl	80001f8 <__aeabi_dsub>
 8008426:	4652      	mov	r2, sl
 8008428:	465b      	mov	r3, fp
 800842a:	f7f8 f89d 	bl	8000568 <__aeabi_dmul>
 800842e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008432:	f7f7 fee1 	bl	80001f8 <__aeabi_dsub>
 8008436:	a30c      	add	r3, pc, #48	@ (adr r3, 8008468 <__kernel_sin+0x140>)
 8008438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800843c:	4606      	mov	r6, r0
 800843e:	460f      	mov	r7, r1
 8008440:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008444:	f7f8 f890 	bl	8000568 <__aeabi_dmul>
 8008448:	4602      	mov	r2, r0
 800844a:	460b      	mov	r3, r1
 800844c:	4630      	mov	r0, r6
 800844e:	4639      	mov	r1, r7
 8008450:	f7f7 fed4 	bl	80001fc <__adddf3>
 8008454:	4602      	mov	r2, r0
 8008456:	460b      	mov	r3, r1
 8008458:	4620      	mov	r0, r4
 800845a:	4629      	mov	r1, r5
 800845c:	f7f7 fecc 	bl	80001f8 <__aeabi_dsub>
 8008460:	e7c6      	b.n	80083f0 <__kernel_sin+0xc8>
 8008462:	bf00      	nop
 8008464:	f3af 8000 	nop.w
 8008468:	55555549 	.word	0x55555549
 800846c:	3fc55555 	.word	0x3fc55555
 8008470:	3fe00000 	.word	0x3fe00000
 8008474:	5acfd57c 	.word	0x5acfd57c
 8008478:	3de5d93a 	.word	0x3de5d93a
 800847c:	8a2b9ceb 	.word	0x8a2b9ceb
 8008480:	3e5ae5e6 	.word	0x3e5ae5e6
 8008484:	57b1fe7d 	.word	0x57b1fe7d
 8008488:	3ec71de3 	.word	0x3ec71de3
 800848c:	19c161d5 	.word	0x19c161d5
 8008490:	3f2a01a0 	.word	0x3f2a01a0
 8008494:	1110f8a6 	.word	0x1110f8a6
 8008498:	3f811111 	.word	0x3f811111
 800849c:	00000000 	.word	0x00000000

080084a0 <__ieee754_rem_pio2>:
 80084a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a4:	ec57 6b10 	vmov	r6, r7, d0
 80084a8:	4bc5      	ldr	r3, [pc, #788]	@ (80087c0 <__ieee754_rem_pio2+0x320>)
 80084aa:	b08d      	sub	sp, #52	@ 0x34
 80084ac:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80084b0:	4598      	cmp	r8, r3
 80084b2:	4604      	mov	r4, r0
 80084b4:	9704      	str	r7, [sp, #16]
 80084b6:	d807      	bhi.n	80084c8 <__ieee754_rem_pio2+0x28>
 80084b8:	2200      	movs	r2, #0
 80084ba:	2300      	movs	r3, #0
 80084bc:	ed80 0b00 	vstr	d0, [r0]
 80084c0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80084c4:	2500      	movs	r5, #0
 80084c6:	e028      	b.n	800851a <__ieee754_rem_pio2+0x7a>
 80084c8:	4bbe      	ldr	r3, [pc, #760]	@ (80087c4 <__ieee754_rem_pio2+0x324>)
 80084ca:	4598      	cmp	r8, r3
 80084cc:	d878      	bhi.n	80085c0 <__ieee754_rem_pio2+0x120>
 80084ce:	9b04      	ldr	r3, [sp, #16]
 80084d0:	4dbd      	ldr	r5, [pc, #756]	@ (80087c8 <__ieee754_rem_pio2+0x328>)
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	4630      	mov	r0, r6
 80084d6:	a3ac      	add	r3, pc, #688	@ (adr r3, 8008788 <__ieee754_rem_pio2+0x2e8>)
 80084d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084dc:	4639      	mov	r1, r7
 80084de:	dd38      	ble.n	8008552 <__ieee754_rem_pio2+0xb2>
 80084e0:	f7f7 fe8a 	bl	80001f8 <__aeabi_dsub>
 80084e4:	45a8      	cmp	r8, r5
 80084e6:	4606      	mov	r6, r0
 80084e8:	460f      	mov	r7, r1
 80084ea:	d01a      	beq.n	8008522 <__ieee754_rem_pio2+0x82>
 80084ec:	a3a8      	add	r3, pc, #672	@ (adr r3, 8008790 <__ieee754_rem_pio2+0x2f0>)
 80084ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f2:	f7f7 fe81 	bl	80001f8 <__aeabi_dsub>
 80084f6:	4602      	mov	r2, r0
 80084f8:	460b      	mov	r3, r1
 80084fa:	4680      	mov	r8, r0
 80084fc:	4689      	mov	r9, r1
 80084fe:	4630      	mov	r0, r6
 8008500:	4639      	mov	r1, r7
 8008502:	f7f7 fe79 	bl	80001f8 <__aeabi_dsub>
 8008506:	a3a2      	add	r3, pc, #648	@ (adr r3, 8008790 <__ieee754_rem_pio2+0x2f0>)
 8008508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850c:	f7f7 fe74 	bl	80001f8 <__aeabi_dsub>
 8008510:	e9c4 8900 	strd	r8, r9, [r4]
 8008514:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008518:	2501      	movs	r5, #1
 800851a:	4628      	mov	r0, r5
 800851c:	b00d      	add	sp, #52	@ 0x34
 800851e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008522:	a39d      	add	r3, pc, #628	@ (adr r3, 8008798 <__ieee754_rem_pio2+0x2f8>)
 8008524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008528:	f7f7 fe66 	bl	80001f8 <__aeabi_dsub>
 800852c:	a39c      	add	r3, pc, #624	@ (adr r3, 80087a0 <__ieee754_rem_pio2+0x300>)
 800852e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008532:	4606      	mov	r6, r0
 8008534:	460f      	mov	r7, r1
 8008536:	f7f7 fe5f 	bl	80001f8 <__aeabi_dsub>
 800853a:	4602      	mov	r2, r0
 800853c:	460b      	mov	r3, r1
 800853e:	4680      	mov	r8, r0
 8008540:	4689      	mov	r9, r1
 8008542:	4630      	mov	r0, r6
 8008544:	4639      	mov	r1, r7
 8008546:	f7f7 fe57 	bl	80001f8 <__aeabi_dsub>
 800854a:	a395      	add	r3, pc, #596	@ (adr r3, 80087a0 <__ieee754_rem_pio2+0x300>)
 800854c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008550:	e7dc      	b.n	800850c <__ieee754_rem_pio2+0x6c>
 8008552:	f7f7 fe53 	bl	80001fc <__adddf3>
 8008556:	45a8      	cmp	r8, r5
 8008558:	4606      	mov	r6, r0
 800855a:	460f      	mov	r7, r1
 800855c:	d018      	beq.n	8008590 <__ieee754_rem_pio2+0xf0>
 800855e:	a38c      	add	r3, pc, #560	@ (adr r3, 8008790 <__ieee754_rem_pio2+0x2f0>)
 8008560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008564:	f7f7 fe4a 	bl	80001fc <__adddf3>
 8008568:	4602      	mov	r2, r0
 800856a:	460b      	mov	r3, r1
 800856c:	4680      	mov	r8, r0
 800856e:	4689      	mov	r9, r1
 8008570:	4630      	mov	r0, r6
 8008572:	4639      	mov	r1, r7
 8008574:	f7f7 fe40 	bl	80001f8 <__aeabi_dsub>
 8008578:	a385      	add	r3, pc, #532	@ (adr r3, 8008790 <__ieee754_rem_pio2+0x2f0>)
 800857a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800857e:	f7f7 fe3d 	bl	80001fc <__adddf3>
 8008582:	f04f 35ff 	mov.w	r5, #4294967295
 8008586:	e9c4 8900 	strd	r8, r9, [r4]
 800858a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800858e:	e7c4      	b.n	800851a <__ieee754_rem_pio2+0x7a>
 8008590:	a381      	add	r3, pc, #516	@ (adr r3, 8008798 <__ieee754_rem_pio2+0x2f8>)
 8008592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008596:	f7f7 fe31 	bl	80001fc <__adddf3>
 800859a:	a381      	add	r3, pc, #516	@ (adr r3, 80087a0 <__ieee754_rem_pio2+0x300>)
 800859c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a0:	4606      	mov	r6, r0
 80085a2:	460f      	mov	r7, r1
 80085a4:	f7f7 fe2a 	bl	80001fc <__adddf3>
 80085a8:	4602      	mov	r2, r0
 80085aa:	460b      	mov	r3, r1
 80085ac:	4680      	mov	r8, r0
 80085ae:	4689      	mov	r9, r1
 80085b0:	4630      	mov	r0, r6
 80085b2:	4639      	mov	r1, r7
 80085b4:	f7f7 fe20 	bl	80001f8 <__aeabi_dsub>
 80085b8:	a379      	add	r3, pc, #484	@ (adr r3, 80087a0 <__ieee754_rem_pio2+0x300>)
 80085ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085be:	e7de      	b.n	800857e <__ieee754_rem_pio2+0xde>
 80085c0:	4b82      	ldr	r3, [pc, #520]	@ (80087cc <__ieee754_rem_pio2+0x32c>)
 80085c2:	4598      	cmp	r8, r3
 80085c4:	f200 80d1 	bhi.w	800876a <__ieee754_rem_pio2+0x2ca>
 80085c8:	f000 f966 	bl	8008898 <fabs>
 80085cc:	ec57 6b10 	vmov	r6, r7, d0
 80085d0:	a375      	add	r3, pc, #468	@ (adr r3, 80087a8 <__ieee754_rem_pio2+0x308>)
 80085d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085d6:	4630      	mov	r0, r6
 80085d8:	4639      	mov	r1, r7
 80085da:	f7f7 ffc5 	bl	8000568 <__aeabi_dmul>
 80085de:	4b7c      	ldr	r3, [pc, #496]	@ (80087d0 <__ieee754_rem_pio2+0x330>)
 80085e0:	2200      	movs	r2, #0
 80085e2:	f7f7 fe0b 	bl	80001fc <__adddf3>
 80085e6:	f7f8 fa59 	bl	8000a9c <__aeabi_d2iz>
 80085ea:	4605      	mov	r5, r0
 80085ec:	f7f7 ff52 	bl	8000494 <__aeabi_i2d>
 80085f0:	4602      	mov	r2, r0
 80085f2:	460b      	mov	r3, r1
 80085f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80085f8:	a363      	add	r3, pc, #396	@ (adr r3, 8008788 <__ieee754_rem_pio2+0x2e8>)
 80085fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085fe:	f7f7 ffb3 	bl	8000568 <__aeabi_dmul>
 8008602:	4602      	mov	r2, r0
 8008604:	460b      	mov	r3, r1
 8008606:	4630      	mov	r0, r6
 8008608:	4639      	mov	r1, r7
 800860a:	f7f7 fdf5 	bl	80001f8 <__aeabi_dsub>
 800860e:	a360      	add	r3, pc, #384	@ (adr r3, 8008790 <__ieee754_rem_pio2+0x2f0>)
 8008610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008614:	4682      	mov	sl, r0
 8008616:	468b      	mov	fp, r1
 8008618:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800861c:	f7f7 ffa4 	bl	8000568 <__aeabi_dmul>
 8008620:	2d1f      	cmp	r5, #31
 8008622:	4606      	mov	r6, r0
 8008624:	460f      	mov	r7, r1
 8008626:	dc0c      	bgt.n	8008642 <__ieee754_rem_pio2+0x1a2>
 8008628:	4b6a      	ldr	r3, [pc, #424]	@ (80087d4 <__ieee754_rem_pio2+0x334>)
 800862a:	1e6a      	subs	r2, r5, #1
 800862c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008630:	4543      	cmp	r3, r8
 8008632:	d006      	beq.n	8008642 <__ieee754_rem_pio2+0x1a2>
 8008634:	4632      	mov	r2, r6
 8008636:	463b      	mov	r3, r7
 8008638:	4650      	mov	r0, sl
 800863a:	4659      	mov	r1, fp
 800863c:	f7f7 fddc 	bl	80001f8 <__aeabi_dsub>
 8008640:	e00e      	b.n	8008660 <__ieee754_rem_pio2+0x1c0>
 8008642:	463b      	mov	r3, r7
 8008644:	4632      	mov	r2, r6
 8008646:	4650      	mov	r0, sl
 8008648:	4659      	mov	r1, fp
 800864a:	f7f7 fdd5 	bl	80001f8 <__aeabi_dsub>
 800864e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008652:	9305      	str	r3, [sp, #20]
 8008654:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008658:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800865c:	2b10      	cmp	r3, #16
 800865e:	dc02      	bgt.n	8008666 <__ieee754_rem_pio2+0x1c6>
 8008660:	e9c4 0100 	strd	r0, r1, [r4]
 8008664:	e039      	b.n	80086da <__ieee754_rem_pio2+0x23a>
 8008666:	a34c      	add	r3, pc, #304	@ (adr r3, 8008798 <__ieee754_rem_pio2+0x2f8>)
 8008668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800866c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008670:	f7f7 ff7a 	bl	8000568 <__aeabi_dmul>
 8008674:	4606      	mov	r6, r0
 8008676:	460f      	mov	r7, r1
 8008678:	4602      	mov	r2, r0
 800867a:	460b      	mov	r3, r1
 800867c:	4650      	mov	r0, sl
 800867e:	4659      	mov	r1, fp
 8008680:	f7f7 fdba 	bl	80001f8 <__aeabi_dsub>
 8008684:	4602      	mov	r2, r0
 8008686:	460b      	mov	r3, r1
 8008688:	4680      	mov	r8, r0
 800868a:	4689      	mov	r9, r1
 800868c:	4650      	mov	r0, sl
 800868e:	4659      	mov	r1, fp
 8008690:	f7f7 fdb2 	bl	80001f8 <__aeabi_dsub>
 8008694:	4632      	mov	r2, r6
 8008696:	463b      	mov	r3, r7
 8008698:	f7f7 fdae 	bl	80001f8 <__aeabi_dsub>
 800869c:	a340      	add	r3, pc, #256	@ (adr r3, 80087a0 <__ieee754_rem_pio2+0x300>)
 800869e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086a2:	4606      	mov	r6, r0
 80086a4:	460f      	mov	r7, r1
 80086a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086aa:	f7f7 ff5d 	bl	8000568 <__aeabi_dmul>
 80086ae:	4632      	mov	r2, r6
 80086b0:	463b      	mov	r3, r7
 80086b2:	f7f7 fda1 	bl	80001f8 <__aeabi_dsub>
 80086b6:	4602      	mov	r2, r0
 80086b8:	460b      	mov	r3, r1
 80086ba:	4606      	mov	r6, r0
 80086bc:	460f      	mov	r7, r1
 80086be:	4640      	mov	r0, r8
 80086c0:	4649      	mov	r1, r9
 80086c2:	f7f7 fd99 	bl	80001f8 <__aeabi_dsub>
 80086c6:	9a05      	ldr	r2, [sp, #20]
 80086c8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80086cc:	1ad3      	subs	r3, r2, r3
 80086ce:	2b31      	cmp	r3, #49	@ 0x31
 80086d0:	dc20      	bgt.n	8008714 <__ieee754_rem_pio2+0x274>
 80086d2:	e9c4 0100 	strd	r0, r1, [r4]
 80086d6:	46c2      	mov	sl, r8
 80086d8:	46cb      	mov	fp, r9
 80086da:	e9d4 8900 	ldrd	r8, r9, [r4]
 80086de:	4650      	mov	r0, sl
 80086e0:	4642      	mov	r2, r8
 80086e2:	464b      	mov	r3, r9
 80086e4:	4659      	mov	r1, fp
 80086e6:	f7f7 fd87 	bl	80001f8 <__aeabi_dsub>
 80086ea:	463b      	mov	r3, r7
 80086ec:	4632      	mov	r2, r6
 80086ee:	f7f7 fd83 	bl	80001f8 <__aeabi_dsub>
 80086f2:	9b04      	ldr	r3, [sp, #16]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80086fa:	f6bf af0e 	bge.w	800851a <__ieee754_rem_pio2+0x7a>
 80086fe:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8008702:	6063      	str	r3, [r4, #4]
 8008704:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008708:	f8c4 8000 	str.w	r8, [r4]
 800870c:	60a0      	str	r0, [r4, #8]
 800870e:	60e3      	str	r3, [r4, #12]
 8008710:	426d      	negs	r5, r5
 8008712:	e702      	b.n	800851a <__ieee754_rem_pio2+0x7a>
 8008714:	a326      	add	r3, pc, #152	@ (adr r3, 80087b0 <__ieee754_rem_pio2+0x310>)
 8008716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800871a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800871e:	f7f7 ff23 	bl	8000568 <__aeabi_dmul>
 8008722:	4606      	mov	r6, r0
 8008724:	460f      	mov	r7, r1
 8008726:	4602      	mov	r2, r0
 8008728:	460b      	mov	r3, r1
 800872a:	4640      	mov	r0, r8
 800872c:	4649      	mov	r1, r9
 800872e:	f7f7 fd63 	bl	80001f8 <__aeabi_dsub>
 8008732:	4602      	mov	r2, r0
 8008734:	460b      	mov	r3, r1
 8008736:	4682      	mov	sl, r0
 8008738:	468b      	mov	fp, r1
 800873a:	4640      	mov	r0, r8
 800873c:	4649      	mov	r1, r9
 800873e:	f7f7 fd5b 	bl	80001f8 <__aeabi_dsub>
 8008742:	4632      	mov	r2, r6
 8008744:	463b      	mov	r3, r7
 8008746:	f7f7 fd57 	bl	80001f8 <__aeabi_dsub>
 800874a:	a31b      	add	r3, pc, #108	@ (adr r3, 80087b8 <__ieee754_rem_pio2+0x318>)
 800874c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008750:	4606      	mov	r6, r0
 8008752:	460f      	mov	r7, r1
 8008754:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008758:	f7f7 ff06 	bl	8000568 <__aeabi_dmul>
 800875c:	4632      	mov	r2, r6
 800875e:	463b      	mov	r3, r7
 8008760:	f7f7 fd4a 	bl	80001f8 <__aeabi_dsub>
 8008764:	4606      	mov	r6, r0
 8008766:	460f      	mov	r7, r1
 8008768:	e764      	b.n	8008634 <__ieee754_rem_pio2+0x194>
 800876a:	4b1b      	ldr	r3, [pc, #108]	@ (80087d8 <__ieee754_rem_pio2+0x338>)
 800876c:	4598      	cmp	r8, r3
 800876e:	d935      	bls.n	80087dc <__ieee754_rem_pio2+0x33c>
 8008770:	4632      	mov	r2, r6
 8008772:	463b      	mov	r3, r7
 8008774:	4630      	mov	r0, r6
 8008776:	4639      	mov	r1, r7
 8008778:	f7f7 fd3e 	bl	80001f8 <__aeabi_dsub>
 800877c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008780:	e9c4 0100 	strd	r0, r1, [r4]
 8008784:	e69e      	b.n	80084c4 <__ieee754_rem_pio2+0x24>
 8008786:	bf00      	nop
 8008788:	54400000 	.word	0x54400000
 800878c:	3ff921fb 	.word	0x3ff921fb
 8008790:	1a626331 	.word	0x1a626331
 8008794:	3dd0b461 	.word	0x3dd0b461
 8008798:	1a600000 	.word	0x1a600000
 800879c:	3dd0b461 	.word	0x3dd0b461
 80087a0:	2e037073 	.word	0x2e037073
 80087a4:	3ba3198a 	.word	0x3ba3198a
 80087a8:	6dc9c883 	.word	0x6dc9c883
 80087ac:	3fe45f30 	.word	0x3fe45f30
 80087b0:	2e000000 	.word	0x2e000000
 80087b4:	3ba3198a 	.word	0x3ba3198a
 80087b8:	252049c1 	.word	0x252049c1
 80087bc:	397b839a 	.word	0x397b839a
 80087c0:	3fe921fb 	.word	0x3fe921fb
 80087c4:	4002d97b 	.word	0x4002d97b
 80087c8:	3ff921fb 	.word	0x3ff921fb
 80087cc:	413921fb 	.word	0x413921fb
 80087d0:	3fe00000 	.word	0x3fe00000
 80087d4:	080094a0 	.word	0x080094a0
 80087d8:	7fefffff 	.word	0x7fefffff
 80087dc:	ea4f 5528 	mov.w	r5, r8, asr #20
 80087e0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80087e4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80087e8:	4630      	mov	r0, r6
 80087ea:	460f      	mov	r7, r1
 80087ec:	f7f8 f956 	bl	8000a9c <__aeabi_d2iz>
 80087f0:	f7f7 fe50 	bl	8000494 <__aeabi_i2d>
 80087f4:	4602      	mov	r2, r0
 80087f6:	460b      	mov	r3, r1
 80087f8:	4630      	mov	r0, r6
 80087fa:	4639      	mov	r1, r7
 80087fc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008800:	f7f7 fcfa 	bl	80001f8 <__aeabi_dsub>
 8008804:	4b22      	ldr	r3, [pc, #136]	@ (8008890 <__ieee754_rem_pio2+0x3f0>)
 8008806:	2200      	movs	r2, #0
 8008808:	f7f7 feae 	bl	8000568 <__aeabi_dmul>
 800880c:	460f      	mov	r7, r1
 800880e:	4606      	mov	r6, r0
 8008810:	f7f8 f944 	bl	8000a9c <__aeabi_d2iz>
 8008814:	f7f7 fe3e 	bl	8000494 <__aeabi_i2d>
 8008818:	4602      	mov	r2, r0
 800881a:	460b      	mov	r3, r1
 800881c:	4630      	mov	r0, r6
 800881e:	4639      	mov	r1, r7
 8008820:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008824:	f7f7 fce8 	bl	80001f8 <__aeabi_dsub>
 8008828:	4b19      	ldr	r3, [pc, #100]	@ (8008890 <__ieee754_rem_pio2+0x3f0>)
 800882a:	2200      	movs	r2, #0
 800882c:	f7f7 fe9c 	bl	8000568 <__aeabi_dmul>
 8008830:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8008834:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8008838:	f04f 0803 	mov.w	r8, #3
 800883c:	2600      	movs	r6, #0
 800883e:	2700      	movs	r7, #0
 8008840:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8008844:	4632      	mov	r2, r6
 8008846:	463b      	mov	r3, r7
 8008848:	46c2      	mov	sl, r8
 800884a:	f108 38ff 	add.w	r8, r8, #4294967295
 800884e:	f7f8 f8f3 	bl	8000a38 <__aeabi_dcmpeq>
 8008852:	2800      	cmp	r0, #0
 8008854:	d1f4      	bne.n	8008840 <__ieee754_rem_pio2+0x3a0>
 8008856:	4b0f      	ldr	r3, [pc, #60]	@ (8008894 <__ieee754_rem_pio2+0x3f4>)
 8008858:	9301      	str	r3, [sp, #4]
 800885a:	2302      	movs	r3, #2
 800885c:	9300      	str	r3, [sp, #0]
 800885e:	462a      	mov	r2, r5
 8008860:	4653      	mov	r3, sl
 8008862:	4621      	mov	r1, r4
 8008864:	a806      	add	r0, sp, #24
 8008866:	f000 f81f 	bl	80088a8 <__kernel_rem_pio2>
 800886a:	9b04      	ldr	r3, [sp, #16]
 800886c:	2b00      	cmp	r3, #0
 800886e:	4605      	mov	r5, r0
 8008870:	f6bf ae53 	bge.w	800851a <__ieee754_rem_pio2+0x7a>
 8008874:	e9d4 2100 	ldrd	r2, r1, [r4]
 8008878:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800887c:	e9c4 2300 	strd	r2, r3, [r4]
 8008880:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8008884:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008888:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800888c:	e740      	b.n	8008710 <__ieee754_rem_pio2+0x270>
 800888e:	bf00      	nop
 8008890:	41700000 	.word	0x41700000
 8008894:	08009520 	.word	0x08009520

08008898 <fabs>:
 8008898:	ec51 0b10 	vmov	r0, r1, d0
 800889c:	4602      	mov	r2, r0
 800889e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80088a2:	ec43 2b10 	vmov	d0, r2, r3
 80088a6:	4770      	bx	lr

080088a8 <__kernel_rem_pio2>:
 80088a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ac:	ed2d 8b02 	vpush	{d8}
 80088b0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80088b4:	f112 0f14 	cmn.w	r2, #20
 80088b8:	9306      	str	r3, [sp, #24]
 80088ba:	9104      	str	r1, [sp, #16]
 80088bc:	4bc2      	ldr	r3, [pc, #776]	@ (8008bc8 <__kernel_rem_pio2+0x320>)
 80088be:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80088c0:	9008      	str	r0, [sp, #32]
 80088c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80088c6:	9300      	str	r3, [sp, #0]
 80088c8:	9b06      	ldr	r3, [sp, #24]
 80088ca:	f103 33ff 	add.w	r3, r3, #4294967295
 80088ce:	bfa8      	it	ge
 80088d0:	1ed4      	subge	r4, r2, #3
 80088d2:	9305      	str	r3, [sp, #20]
 80088d4:	bfb2      	itee	lt
 80088d6:	2400      	movlt	r4, #0
 80088d8:	2318      	movge	r3, #24
 80088da:	fb94 f4f3 	sdivge	r4, r4, r3
 80088de:	f06f 0317 	mvn.w	r3, #23
 80088e2:	fb04 3303 	mla	r3, r4, r3, r3
 80088e6:	eb03 0b02 	add.w	fp, r3, r2
 80088ea:	9b00      	ldr	r3, [sp, #0]
 80088ec:	9a05      	ldr	r2, [sp, #20]
 80088ee:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8008bb8 <__kernel_rem_pio2+0x310>
 80088f2:	eb03 0802 	add.w	r8, r3, r2
 80088f6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80088f8:	1aa7      	subs	r7, r4, r2
 80088fa:	ae20      	add	r6, sp, #128	@ 0x80
 80088fc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008900:	2500      	movs	r5, #0
 8008902:	4545      	cmp	r5, r8
 8008904:	dd12      	ble.n	800892c <__kernel_rem_pio2+0x84>
 8008906:	9b06      	ldr	r3, [sp, #24]
 8008908:	aa20      	add	r2, sp, #128	@ 0x80
 800890a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800890e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8008912:	2700      	movs	r7, #0
 8008914:	9b00      	ldr	r3, [sp, #0]
 8008916:	429f      	cmp	r7, r3
 8008918:	dc2e      	bgt.n	8008978 <__kernel_rem_pio2+0xd0>
 800891a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8008bb8 <__kernel_rem_pio2+0x310>
 800891e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008922:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008926:	46a8      	mov	r8, r5
 8008928:	2600      	movs	r6, #0
 800892a:	e01b      	b.n	8008964 <__kernel_rem_pio2+0xbc>
 800892c:	42ef      	cmn	r7, r5
 800892e:	d407      	bmi.n	8008940 <__kernel_rem_pio2+0x98>
 8008930:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008934:	f7f7 fdae 	bl	8000494 <__aeabi_i2d>
 8008938:	e8e6 0102 	strd	r0, r1, [r6], #8
 800893c:	3501      	adds	r5, #1
 800893e:	e7e0      	b.n	8008902 <__kernel_rem_pio2+0x5a>
 8008940:	ec51 0b18 	vmov	r0, r1, d8
 8008944:	e7f8      	b.n	8008938 <__kernel_rem_pio2+0x90>
 8008946:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800894a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800894e:	f7f7 fe0b 	bl	8000568 <__aeabi_dmul>
 8008952:	4602      	mov	r2, r0
 8008954:	460b      	mov	r3, r1
 8008956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800895a:	f7f7 fc4f 	bl	80001fc <__adddf3>
 800895e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008962:	3601      	adds	r6, #1
 8008964:	9b05      	ldr	r3, [sp, #20]
 8008966:	429e      	cmp	r6, r3
 8008968:	dded      	ble.n	8008946 <__kernel_rem_pio2+0x9e>
 800896a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800896e:	3701      	adds	r7, #1
 8008970:	ecaa 7b02 	vstmia	sl!, {d7}
 8008974:	3508      	adds	r5, #8
 8008976:	e7cd      	b.n	8008914 <__kernel_rem_pio2+0x6c>
 8008978:	9b00      	ldr	r3, [sp, #0]
 800897a:	f8dd 8000 	ldr.w	r8, [sp]
 800897e:	aa0c      	add	r2, sp, #48	@ 0x30
 8008980:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008984:	930a      	str	r3, [sp, #40]	@ 0x28
 8008986:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8008988:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800898c:	9309      	str	r3, [sp, #36]	@ 0x24
 800898e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8008992:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008994:	ab98      	add	r3, sp, #608	@ 0x260
 8008996:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800899a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800899e:	ed8d 7b02 	vstr	d7, [sp, #8]
 80089a2:	ac0c      	add	r4, sp, #48	@ 0x30
 80089a4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80089a6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80089aa:	46a1      	mov	r9, r4
 80089ac:	46c2      	mov	sl, r8
 80089ae:	f1ba 0f00 	cmp.w	sl, #0
 80089b2:	dc77      	bgt.n	8008aa4 <__kernel_rem_pio2+0x1fc>
 80089b4:	4658      	mov	r0, fp
 80089b6:	ed9d 0b02 	vldr	d0, [sp, #8]
 80089ba:	f000 fac5 	bl	8008f48 <scalbn>
 80089be:	ec57 6b10 	vmov	r6, r7, d0
 80089c2:	2200      	movs	r2, #0
 80089c4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80089c8:	4630      	mov	r0, r6
 80089ca:	4639      	mov	r1, r7
 80089cc:	f7f7 fdcc 	bl	8000568 <__aeabi_dmul>
 80089d0:	ec41 0b10 	vmov	d0, r0, r1
 80089d4:	f000 fb34 	bl	8009040 <floor>
 80089d8:	4b7c      	ldr	r3, [pc, #496]	@ (8008bcc <__kernel_rem_pio2+0x324>)
 80089da:	ec51 0b10 	vmov	r0, r1, d0
 80089de:	2200      	movs	r2, #0
 80089e0:	f7f7 fdc2 	bl	8000568 <__aeabi_dmul>
 80089e4:	4602      	mov	r2, r0
 80089e6:	460b      	mov	r3, r1
 80089e8:	4630      	mov	r0, r6
 80089ea:	4639      	mov	r1, r7
 80089ec:	f7f7 fc04 	bl	80001f8 <__aeabi_dsub>
 80089f0:	460f      	mov	r7, r1
 80089f2:	4606      	mov	r6, r0
 80089f4:	f7f8 f852 	bl	8000a9c <__aeabi_d2iz>
 80089f8:	9002      	str	r0, [sp, #8]
 80089fa:	f7f7 fd4b 	bl	8000494 <__aeabi_i2d>
 80089fe:	4602      	mov	r2, r0
 8008a00:	460b      	mov	r3, r1
 8008a02:	4630      	mov	r0, r6
 8008a04:	4639      	mov	r1, r7
 8008a06:	f7f7 fbf7 	bl	80001f8 <__aeabi_dsub>
 8008a0a:	f1bb 0f00 	cmp.w	fp, #0
 8008a0e:	4606      	mov	r6, r0
 8008a10:	460f      	mov	r7, r1
 8008a12:	dd6c      	ble.n	8008aee <__kernel_rem_pio2+0x246>
 8008a14:	f108 31ff 	add.w	r1, r8, #4294967295
 8008a18:	ab0c      	add	r3, sp, #48	@ 0x30
 8008a1a:	9d02      	ldr	r5, [sp, #8]
 8008a1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008a20:	f1cb 0018 	rsb	r0, fp, #24
 8008a24:	fa43 f200 	asr.w	r2, r3, r0
 8008a28:	4415      	add	r5, r2
 8008a2a:	4082      	lsls	r2, r0
 8008a2c:	1a9b      	subs	r3, r3, r2
 8008a2e:	aa0c      	add	r2, sp, #48	@ 0x30
 8008a30:	9502      	str	r5, [sp, #8]
 8008a32:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8008a36:	f1cb 0217 	rsb	r2, fp, #23
 8008a3a:	fa43 f902 	asr.w	r9, r3, r2
 8008a3e:	f1b9 0f00 	cmp.w	r9, #0
 8008a42:	dd64      	ble.n	8008b0e <__kernel_rem_pio2+0x266>
 8008a44:	9b02      	ldr	r3, [sp, #8]
 8008a46:	2200      	movs	r2, #0
 8008a48:	3301      	adds	r3, #1
 8008a4a:	9302      	str	r3, [sp, #8]
 8008a4c:	4615      	mov	r5, r2
 8008a4e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8008a52:	4590      	cmp	r8, r2
 8008a54:	f300 80a1 	bgt.w	8008b9a <__kernel_rem_pio2+0x2f2>
 8008a58:	f1bb 0f00 	cmp.w	fp, #0
 8008a5c:	dd07      	ble.n	8008a6e <__kernel_rem_pio2+0x1c6>
 8008a5e:	f1bb 0f01 	cmp.w	fp, #1
 8008a62:	f000 80c1 	beq.w	8008be8 <__kernel_rem_pio2+0x340>
 8008a66:	f1bb 0f02 	cmp.w	fp, #2
 8008a6a:	f000 80c8 	beq.w	8008bfe <__kernel_rem_pio2+0x356>
 8008a6e:	f1b9 0f02 	cmp.w	r9, #2
 8008a72:	d14c      	bne.n	8008b0e <__kernel_rem_pio2+0x266>
 8008a74:	4632      	mov	r2, r6
 8008a76:	463b      	mov	r3, r7
 8008a78:	4955      	ldr	r1, [pc, #340]	@ (8008bd0 <__kernel_rem_pio2+0x328>)
 8008a7a:	2000      	movs	r0, #0
 8008a7c:	f7f7 fbbc 	bl	80001f8 <__aeabi_dsub>
 8008a80:	4606      	mov	r6, r0
 8008a82:	460f      	mov	r7, r1
 8008a84:	2d00      	cmp	r5, #0
 8008a86:	d042      	beq.n	8008b0e <__kernel_rem_pio2+0x266>
 8008a88:	4658      	mov	r0, fp
 8008a8a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8008bc0 <__kernel_rem_pio2+0x318>
 8008a8e:	f000 fa5b 	bl	8008f48 <scalbn>
 8008a92:	4630      	mov	r0, r6
 8008a94:	4639      	mov	r1, r7
 8008a96:	ec53 2b10 	vmov	r2, r3, d0
 8008a9a:	f7f7 fbad 	bl	80001f8 <__aeabi_dsub>
 8008a9e:	4606      	mov	r6, r0
 8008aa0:	460f      	mov	r7, r1
 8008aa2:	e034      	b.n	8008b0e <__kernel_rem_pio2+0x266>
 8008aa4:	4b4b      	ldr	r3, [pc, #300]	@ (8008bd4 <__kernel_rem_pio2+0x32c>)
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008aac:	f7f7 fd5c 	bl	8000568 <__aeabi_dmul>
 8008ab0:	f7f7 fff4 	bl	8000a9c <__aeabi_d2iz>
 8008ab4:	f7f7 fcee 	bl	8000494 <__aeabi_i2d>
 8008ab8:	4b47      	ldr	r3, [pc, #284]	@ (8008bd8 <__kernel_rem_pio2+0x330>)
 8008aba:	2200      	movs	r2, #0
 8008abc:	4606      	mov	r6, r0
 8008abe:	460f      	mov	r7, r1
 8008ac0:	f7f7 fd52 	bl	8000568 <__aeabi_dmul>
 8008ac4:	4602      	mov	r2, r0
 8008ac6:	460b      	mov	r3, r1
 8008ac8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008acc:	f7f7 fb94 	bl	80001f8 <__aeabi_dsub>
 8008ad0:	f7f7 ffe4 	bl	8000a9c <__aeabi_d2iz>
 8008ad4:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8008ad8:	f849 0b04 	str.w	r0, [r9], #4
 8008adc:	4639      	mov	r1, r7
 8008ade:	4630      	mov	r0, r6
 8008ae0:	f7f7 fb8c 	bl	80001fc <__adddf3>
 8008ae4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ae8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008aec:	e75f      	b.n	80089ae <__kernel_rem_pio2+0x106>
 8008aee:	d107      	bne.n	8008b00 <__kernel_rem_pio2+0x258>
 8008af0:	f108 33ff 	add.w	r3, r8, #4294967295
 8008af4:	aa0c      	add	r2, sp, #48	@ 0x30
 8008af6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008afa:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8008afe:	e79e      	b.n	8008a3e <__kernel_rem_pio2+0x196>
 8008b00:	4b36      	ldr	r3, [pc, #216]	@ (8008bdc <__kernel_rem_pio2+0x334>)
 8008b02:	2200      	movs	r2, #0
 8008b04:	f7f7 ffb6 	bl	8000a74 <__aeabi_dcmpge>
 8008b08:	2800      	cmp	r0, #0
 8008b0a:	d143      	bne.n	8008b94 <__kernel_rem_pio2+0x2ec>
 8008b0c:	4681      	mov	r9, r0
 8008b0e:	2200      	movs	r2, #0
 8008b10:	2300      	movs	r3, #0
 8008b12:	4630      	mov	r0, r6
 8008b14:	4639      	mov	r1, r7
 8008b16:	f7f7 ff8f 	bl	8000a38 <__aeabi_dcmpeq>
 8008b1a:	2800      	cmp	r0, #0
 8008b1c:	f000 80c1 	beq.w	8008ca2 <__kernel_rem_pio2+0x3fa>
 8008b20:	f108 33ff 	add.w	r3, r8, #4294967295
 8008b24:	2200      	movs	r2, #0
 8008b26:	9900      	ldr	r1, [sp, #0]
 8008b28:	428b      	cmp	r3, r1
 8008b2a:	da70      	bge.n	8008c0e <__kernel_rem_pio2+0x366>
 8008b2c:	2a00      	cmp	r2, #0
 8008b2e:	f000 808b 	beq.w	8008c48 <__kernel_rem_pio2+0x3a0>
 8008b32:	f108 38ff 	add.w	r8, r8, #4294967295
 8008b36:	ab0c      	add	r3, sp, #48	@ 0x30
 8008b38:	f1ab 0b18 	sub.w	fp, fp, #24
 8008b3c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d0f6      	beq.n	8008b32 <__kernel_rem_pio2+0x28a>
 8008b44:	4658      	mov	r0, fp
 8008b46:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8008bc0 <__kernel_rem_pio2+0x318>
 8008b4a:	f000 f9fd 	bl	8008f48 <scalbn>
 8008b4e:	f108 0301 	add.w	r3, r8, #1
 8008b52:	00da      	lsls	r2, r3, #3
 8008b54:	9205      	str	r2, [sp, #20]
 8008b56:	ec55 4b10 	vmov	r4, r5, d0
 8008b5a:	aa70      	add	r2, sp, #448	@ 0x1c0
 8008b5c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8008bd4 <__kernel_rem_pio2+0x32c>
 8008b60:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8008b64:	4646      	mov	r6, r8
 8008b66:	f04f 0a00 	mov.w	sl, #0
 8008b6a:	2e00      	cmp	r6, #0
 8008b6c:	f280 80d1 	bge.w	8008d12 <__kernel_rem_pio2+0x46a>
 8008b70:	4644      	mov	r4, r8
 8008b72:	2c00      	cmp	r4, #0
 8008b74:	f2c0 80ff 	blt.w	8008d76 <__kernel_rem_pio2+0x4ce>
 8008b78:	4b19      	ldr	r3, [pc, #100]	@ (8008be0 <__kernel_rem_pio2+0x338>)
 8008b7a:	461f      	mov	r7, r3
 8008b7c:	ab70      	add	r3, sp, #448	@ 0x1c0
 8008b7e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008b82:	9306      	str	r3, [sp, #24]
 8008b84:	f04f 0a00 	mov.w	sl, #0
 8008b88:	f04f 0b00 	mov.w	fp, #0
 8008b8c:	2600      	movs	r6, #0
 8008b8e:	eba8 0504 	sub.w	r5, r8, r4
 8008b92:	e0e4      	b.n	8008d5e <__kernel_rem_pio2+0x4b6>
 8008b94:	f04f 0902 	mov.w	r9, #2
 8008b98:	e754      	b.n	8008a44 <__kernel_rem_pio2+0x19c>
 8008b9a:	f854 3b04 	ldr.w	r3, [r4], #4
 8008b9e:	bb0d      	cbnz	r5, 8008be4 <__kernel_rem_pio2+0x33c>
 8008ba0:	b123      	cbz	r3, 8008bac <__kernel_rem_pio2+0x304>
 8008ba2:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8008ba6:	f844 3c04 	str.w	r3, [r4, #-4]
 8008baa:	2301      	movs	r3, #1
 8008bac:	3201      	adds	r2, #1
 8008bae:	461d      	mov	r5, r3
 8008bb0:	e74f      	b.n	8008a52 <__kernel_rem_pio2+0x1aa>
 8008bb2:	bf00      	nop
 8008bb4:	f3af 8000 	nop.w
	...
 8008bc4:	3ff00000 	.word	0x3ff00000
 8008bc8:	08009668 	.word	0x08009668
 8008bcc:	40200000 	.word	0x40200000
 8008bd0:	3ff00000 	.word	0x3ff00000
 8008bd4:	3e700000 	.word	0x3e700000
 8008bd8:	41700000 	.word	0x41700000
 8008bdc:	3fe00000 	.word	0x3fe00000
 8008be0:	08009628 	.word	0x08009628
 8008be4:	1acb      	subs	r3, r1, r3
 8008be6:	e7de      	b.n	8008ba6 <__kernel_rem_pio2+0x2fe>
 8008be8:	f108 32ff 	add.w	r2, r8, #4294967295
 8008bec:	ab0c      	add	r3, sp, #48	@ 0x30
 8008bee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bf2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008bf6:	a90c      	add	r1, sp, #48	@ 0x30
 8008bf8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8008bfc:	e737      	b.n	8008a6e <__kernel_rem_pio2+0x1c6>
 8008bfe:	f108 32ff 	add.w	r2, r8, #4294967295
 8008c02:	ab0c      	add	r3, sp, #48	@ 0x30
 8008c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c08:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008c0c:	e7f3      	b.n	8008bf6 <__kernel_rem_pio2+0x34e>
 8008c0e:	a90c      	add	r1, sp, #48	@ 0x30
 8008c10:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008c14:	3b01      	subs	r3, #1
 8008c16:	430a      	orrs	r2, r1
 8008c18:	e785      	b.n	8008b26 <__kernel_rem_pio2+0x27e>
 8008c1a:	3401      	adds	r4, #1
 8008c1c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008c20:	2a00      	cmp	r2, #0
 8008c22:	d0fa      	beq.n	8008c1a <__kernel_rem_pio2+0x372>
 8008c24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c26:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008c2a:	eb0d 0503 	add.w	r5, sp, r3
 8008c2e:	9b06      	ldr	r3, [sp, #24]
 8008c30:	aa20      	add	r2, sp, #128	@ 0x80
 8008c32:	4443      	add	r3, r8
 8008c34:	f108 0701 	add.w	r7, r8, #1
 8008c38:	3d98      	subs	r5, #152	@ 0x98
 8008c3a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8008c3e:	4444      	add	r4, r8
 8008c40:	42bc      	cmp	r4, r7
 8008c42:	da04      	bge.n	8008c4e <__kernel_rem_pio2+0x3a6>
 8008c44:	46a0      	mov	r8, r4
 8008c46:	e6a2      	b.n	800898e <__kernel_rem_pio2+0xe6>
 8008c48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c4a:	2401      	movs	r4, #1
 8008c4c:	e7e6      	b.n	8008c1c <__kernel_rem_pio2+0x374>
 8008c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c50:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8008c54:	f7f7 fc1e 	bl	8000494 <__aeabi_i2d>
 8008c58:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8008f18 <__kernel_rem_pio2+0x670>
 8008c5c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008c60:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008c64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008c68:	46b2      	mov	sl, r6
 8008c6a:	f04f 0800 	mov.w	r8, #0
 8008c6e:	9b05      	ldr	r3, [sp, #20]
 8008c70:	4598      	cmp	r8, r3
 8008c72:	dd05      	ble.n	8008c80 <__kernel_rem_pio2+0x3d8>
 8008c74:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008c78:	3701      	adds	r7, #1
 8008c7a:	eca5 7b02 	vstmia	r5!, {d7}
 8008c7e:	e7df      	b.n	8008c40 <__kernel_rem_pio2+0x398>
 8008c80:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8008c84:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008c88:	f7f7 fc6e 	bl	8000568 <__aeabi_dmul>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	460b      	mov	r3, r1
 8008c90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c94:	f7f7 fab2 	bl	80001fc <__adddf3>
 8008c98:	f108 0801 	add.w	r8, r8, #1
 8008c9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ca0:	e7e5      	b.n	8008c6e <__kernel_rem_pio2+0x3c6>
 8008ca2:	f1cb 0000 	rsb	r0, fp, #0
 8008ca6:	ec47 6b10 	vmov	d0, r6, r7
 8008caa:	f000 f94d 	bl	8008f48 <scalbn>
 8008cae:	ec55 4b10 	vmov	r4, r5, d0
 8008cb2:	4b9b      	ldr	r3, [pc, #620]	@ (8008f20 <__kernel_rem_pio2+0x678>)
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	4620      	mov	r0, r4
 8008cb8:	4629      	mov	r1, r5
 8008cba:	f7f7 fedb 	bl	8000a74 <__aeabi_dcmpge>
 8008cbe:	b300      	cbz	r0, 8008d02 <__kernel_rem_pio2+0x45a>
 8008cc0:	4b98      	ldr	r3, [pc, #608]	@ (8008f24 <__kernel_rem_pio2+0x67c>)
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	4620      	mov	r0, r4
 8008cc6:	4629      	mov	r1, r5
 8008cc8:	f7f7 fc4e 	bl	8000568 <__aeabi_dmul>
 8008ccc:	f7f7 fee6 	bl	8000a9c <__aeabi_d2iz>
 8008cd0:	4606      	mov	r6, r0
 8008cd2:	f7f7 fbdf 	bl	8000494 <__aeabi_i2d>
 8008cd6:	4b92      	ldr	r3, [pc, #584]	@ (8008f20 <__kernel_rem_pio2+0x678>)
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f7f7 fc45 	bl	8000568 <__aeabi_dmul>
 8008cde:	460b      	mov	r3, r1
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	4629      	mov	r1, r5
 8008ce4:	4620      	mov	r0, r4
 8008ce6:	f7f7 fa87 	bl	80001f8 <__aeabi_dsub>
 8008cea:	f7f7 fed7 	bl	8000a9c <__aeabi_d2iz>
 8008cee:	ab0c      	add	r3, sp, #48	@ 0x30
 8008cf0:	f10b 0b18 	add.w	fp, fp, #24
 8008cf4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8008cf8:	f108 0801 	add.w	r8, r8, #1
 8008cfc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8008d00:	e720      	b.n	8008b44 <__kernel_rem_pio2+0x29c>
 8008d02:	4620      	mov	r0, r4
 8008d04:	4629      	mov	r1, r5
 8008d06:	f7f7 fec9 	bl	8000a9c <__aeabi_d2iz>
 8008d0a:	ab0c      	add	r3, sp, #48	@ 0x30
 8008d0c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8008d10:	e718      	b.n	8008b44 <__kernel_rem_pio2+0x29c>
 8008d12:	ab0c      	add	r3, sp, #48	@ 0x30
 8008d14:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008d18:	f7f7 fbbc 	bl	8000494 <__aeabi_i2d>
 8008d1c:	4622      	mov	r2, r4
 8008d1e:	462b      	mov	r3, r5
 8008d20:	f7f7 fc22 	bl	8000568 <__aeabi_dmul>
 8008d24:	4652      	mov	r2, sl
 8008d26:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8008d2a:	465b      	mov	r3, fp
 8008d2c:	4620      	mov	r0, r4
 8008d2e:	4629      	mov	r1, r5
 8008d30:	f7f7 fc1a 	bl	8000568 <__aeabi_dmul>
 8008d34:	3e01      	subs	r6, #1
 8008d36:	4604      	mov	r4, r0
 8008d38:	460d      	mov	r5, r1
 8008d3a:	e716      	b.n	8008b6a <__kernel_rem_pio2+0x2c2>
 8008d3c:	9906      	ldr	r1, [sp, #24]
 8008d3e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008d42:	9106      	str	r1, [sp, #24]
 8008d44:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8008d48:	f7f7 fc0e 	bl	8000568 <__aeabi_dmul>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	460b      	mov	r3, r1
 8008d50:	4650      	mov	r0, sl
 8008d52:	4659      	mov	r1, fp
 8008d54:	f7f7 fa52 	bl	80001fc <__adddf3>
 8008d58:	3601      	adds	r6, #1
 8008d5a:	4682      	mov	sl, r0
 8008d5c:	468b      	mov	fp, r1
 8008d5e:	9b00      	ldr	r3, [sp, #0]
 8008d60:	429e      	cmp	r6, r3
 8008d62:	dc01      	bgt.n	8008d68 <__kernel_rem_pio2+0x4c0>
 8008d64:	42ae      	cmp	r6, r5
 8008d66:	dde9      	ble.n	8008d3c <__kernel_rem_pio2+0x494>
 8008d68:	ab48      	add	r3, sp, #288	@ 0x120
 8008d6a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008d6e:	e9c5 ab00 	strd	sl, fp, [r5]
 8008d72:	3c01      	subs	r4, #1
 8008d74:	e6fd      	b.n	8008b72 <__kernel_rem_pio2+0x2ca>
 8008d76:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008d78:	2b02      	cmp	r3, #2
 8008d7a:	dc0b      	bgt.n	8008d94 <__kernel_rem_pio2+0x4ec>
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	dc35      	bgt.n	8008dec <__kernel_rem_pio2+0x544>
 8008d80:	d059      	beq.n	8008e36 <__kernel_rem_pio2+0x58e>
 8008d82:	9b02      	ldr	r3, [sp, #8]
 8008d84:	f003 0007 	and.w	r0, r3, #7
 8008d88:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8008d8c:	ecbd 8b02 	vpop	{d8}
 8008d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d94:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008d96:	2b03      	cmp	r3, #3
 8008d98:	d1f3      	bne.n	8008d82 <__kernel_rem_pio2+0x4da>
 8008d9a:	9b05      	ldr	r3, [sp, #20]
 8008d9c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008da0:	eb0d 0403 	add.w	r4, sp, r3
 8008da4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8008da8:	4625      	mov	r5, r4
 8008daa:	46c2      	mov	sl, r8
 8008dac:	f1ba 0f00 	cmp.w	sl, #0
 8008db0:	dc69      	bgt.n	8008e86 <__kernel_rem_pio2+0x5de>
 8008db2:	4645      	mov	r5, r8
 8008db4:	2d01      	cmp	r5, #1
 8008db6:	f300 8087 	bgt.w	8008ec8 <__kernel_rem_pio2+0x620>
 8008dba:	9c05      	ldr	r4, [sp, #20]
 8008dbc:	ab48      	add	r3, sp, #288	@ 0x120
 8008dbe:	441c      	add	r4, r3
 8008dc0:	2000      	movs	r0, #0
 8008dc2:	2100      	movs	r1, #0
 8008dc4:	f1b8 0f01 	cmp.w	r8, #1
 8008dc8:	f300 809c 	bgt.w	8008f04 <__kernel_rem_pio2+0x65c>
 8008dcc:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8008dd0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8008dd4:	f1b9 0f00 	cmp.w	r9, #0
 8008dd8:	f040 80a6 	bne.w	8008f28 <__kernel_rem_pio2+0x680>
 8008ddc:	9b04      	ldr	r3, [sp, #16]
 8008dde:	e9c3 5600 	strd	r5, r6, [r3]
 8008de2:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8008de6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8008dea:	e7ca      	b.n	8008d82 <__kernel_rem_pio2+0x4da>
 8008dec:	9d05      	ldr	r5, [sp, #20]
 8008dee:	ab48      	add	r3, sp, #288	@ 0x120
 8008df0:	441d      	add	r5, r3
 8008df2:	4644      	mov	r4, r8
 8008df4:	2000      	movs	r0, #0
 8008df6:	2100      	movs	r1, #0
 8008df8:	2c00      	cmp	r4, #0
 8008dfa:	da35      	bge.n	8008e68 <__kernel_rem_pio2+0x5c0>
 8008dfc:	f1b9 0f00 	cmp.w	r9, #0
 8008e00:	d038      	beq.n	8008e74 <__kernel_rem_pio2+0x5cc>
 8008e02:	4602      	mov	r2, r0
 8008e04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008e08:	9c04      	ldr	r4, [sp, #16]
 8008e0a:	e9c4 2300 	strd	r2, r3, [r4]
 8008e0e:	4602      	mov	r2, r0
 8008e10:	460b      	mov	r3, r1
 8008e12:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8008e16:	f7f7 f9ef 	bl	80001f8 <__aeabi_dsub>
 8008e1a:	ad4a      	add	r5, sp, #296	@ 0x128
 8008e1c:	2401      	movs	r4, #1
 8008e1e:	45a0      	cmp	r8, r4
 8008e20:	da2b      	bge.n	8008e7a <__kernel_rem_pio2+0x5d2>
 8008e22:	f1b9 0f00 	cmp.w	r9, #0
 8008e26:	d002      	beq.n	8008e2e <__kernel_rem_pio2+0x586>
 8008e28:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008e2c:	4619      	mov	r1, r3
 8008e2e:	9b04      	ldr	r3, [sp, #16]
 8008e30:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008e34:	e7a5      	b.n	8008d82 <__kernel_rem_pio2+0x4da>
 8008e36:	9c05      	ldr	r4, [sp, #20]
 8008e38:	ab48      	add	r3, sp, #288	@ 0x120
 8008e3a:	441c      	add	r4, r3
 8008e3c:	2000      	movs	r0, #0
 8008e3e:	2100      	movs	r1, #0
 8008e40:	f1b8 0f00 	cmp.w	r8, #0
 8008e44:	da09      	bge.n	8008e5a <__kernel_rem_pio2+0x5b2>
 8008e46:	f1b9 0f00 	cmp.w	r9, #0
 8008e4a:	d002      	beq.n	8008e52 <__kernel_rem_pio2+0x5aa>
 8008e4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008e50:	4619      	mov	r1, r3
 8008e52:	9b04      	ldr	r3, [sp, #16]
 8008e54:	e9c3 0100 	strd	r0, r1, [r3]
 8008e58:	e793      	b.n	8008d82 <__kernel_rem_pio2+0x4da>
 8008e5a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008e5e:	f7f7 f9cd 	bl	80001fc <__adddf3>
 8008e62:	f108 38ff 	add.w	r8, r8, #4294967295
 8008e66:	e7eb      	b.n	8008e40 <__kernel_rem_pio2+0x598>
 8008e68:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8008e6c:	f7f7 f9c6 	bl	80001fc <__adddf3>
 8008e70:	3c01      	subs	r4, #1
 8008e72:	e7c1      	b.n	8008df8 <__kernel_rem_pio2+0x550>
 8008e74:	4602      	mov	r2, r0
 8008e76:	460b      	mov	r3, r1
 8008e78:	e7c6      	b.n	8008e08 <__kernel_rem_pio2+0x560>
 8008e7a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8008e7e:	f7f7 f9bd 	bl	80001fc <__adddf3>
 8008e82:	3401      	adds	r4, #1
 8008e84:	e7cb      	b.n	8008e1e <__kernel_rem_pio2+0x576>
 8008e86:	ed35 7b02 	vldmdb	r5!, {d7}
 8008e8a:	ed8d 7b00 	vstr	d7, [sp]
 8008e8e:	ed95 7b02 	vldr	d7, [r5, #8]
 8008e92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008e96:	ec53 2b17 	vmov	r2, r3, d7
 8008e9a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008e9e:	f7f7 f9ad 	bl	80001fc <__adddf3>
 8008ea2:	4602      	mov	r2, r0
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	4606      	mov	r6, r0
 8008ea8:	460f      	mov	r7, r1
 8008eaa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008eae:	f7f7 f9a3 	bl	80001f8 <__aeabi_dsub>
 8008eb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008eb6:	f7f7 f9a1 	bl	80001fc <__adddf3>
 8008eba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ebe:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8008ec2:	e9c5 6700 	strd	r6, r7, [r5]
 8008ec6:	e771      	b.n	8008dac <__kernel_rem_pio2+0x504>
 8008ec8:	ed34 7b02 	vldmdb	r4!, {d7}
 8008ecc:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8008ed0:	ec51 0b17 	vmov	r0, r1, d7
 8008ed4:	4652      	mov	r2, sl
 8008ed6:	465b      	mov	r3, fp
 8008ed8:	ed8d 7b00 	vstr	d7, [sp]
 8008edc:	f7f7 f98e 	bl	80001fc <__adddf3>
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	460b      	mov	r3, r1
 8008ee4:	4606      	mov	r6, r0
 8008ee6:	460f      	mov	r7, r1
 8008ee8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008eec:	f7f7 f984 	bl	80001f8 <__aeabi_dsub>
 8008ef0:	4652      	mov	r2, sl
 8008ef2:	465b      	mov	r3, fp
 8008ef4:	f7f7 f982 	bl	80001fc <__adddf3>
 8008ef8:	3d01      	subs	r5, #1
 8008efa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008efe:	e9c4 6700 	strd	r6, r7, [r4]
 8008f02:	e757      	b.n	8008db4 <__kernel_rem_pio2+0x50c>
 8008f04:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008f08:	f7f7 f978 	bl	80001fc <__adddf3>
 8008f0c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008f10:	e758      	b.n	8008dc4 <__kernel_rem_pio2+0x51c>
 8008f12:	bf00      	nop
 8008f14:	f3af 8000 	nop.w
	...
 8008f20:	41700000 	.word	0x41700000
 8008f24:	3e700000 	.word	0x3e700000
 8008f28:	9b04      	ldr	r3, [sp, #16]
 8008f2a:	9a04      	ldr	r2, [sp, #16]
 8008f2c:	601d      	str	r5, [r3, #0]
 8008f2e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8008f32:	605c      	str	r4, [r3, #4]
 8008f34:	609f      	str	r7, [r3, #8]
 8008f36:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8008f3a:	60d3      	str	r3, [r2, #12]
 8008f3c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008f40:	6110      	str	r0, [r2, #16]
 8008f42:	6153      	str	r3, [r2, #20]
 8008f44:	e71d      	b.n	8008d82 <__kernel_rem_pio2+0x4da>
 8008f46:	bf00      	nop

08008f48 <scalbn>:
 8008f48:	b570      	push	{r4, r5, r6, lr}
 8008f4a:	ec55 4b10 	vmov	r4, r5, d0
 8008f4e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8008f52:	4606      	mov	r6, r0
 8008f54:	462b      	mov	r3, r5
 8008f56:	b991      	cbnz	r1, 8008f7e <scalbn+0x36>
 8008f58:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8008f5c:	4323      	orrs	r3, r4
 8008f5e:	d03b      	beq.n	8008fd8 <scalbn+0x90>
 8008f60:	4b33      	ldr	r3, [pc, #204]	@ (8009030 <scalbn+0xe8>)
 8008f62:	4620      	mov	r0, r4
 8008f64:	4629      	mov	r1, r5
 8008f66:	2200      	movs	r2, #0
 8008f68:	f7f7 fafe 	bl	8000568 <__aeabi_dmul>
 8008f6c:	4b31      	ldr	r3, [pc, #196]	@ (8009034 <scalbn+0xec>)
 8008f6e:	429e      	cmp	r6, r3
 8008f70:	4604      	mov	r4, r0
 8008f72:	460d      	mov	r5, r1
 8008f74:	da0f      	bge.n	8008f96 <scalbn+0x4e>
 8008f76:	a326      	add	r3, pc, #152	@ (adr r3, 8009010 <scalbn+0xc8>)
 8008f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f7c:	e01e      	b.n	8008fbc <scalbn+0x74>
 8008f7e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8008f82:	4291      	cmp	r1, r2
 8008f84:	d10b      	bne.n	8008f9e <scalbn+0x56>
 8008f86:	4622      	mov	r2, r4
 8008f88:	4620      	mov	r0, r4
 8008f8a:	4629      	mov	r1, r5
 8008f8c:	f7f7 f936 	bl	80001fc <__adddf3>
 8008f90:	4604      	mov	r4, r0
 8008f92:	460d      	mov	r5, r1
 8008f94:	e020      	b.n	8008fd8 <scalbn+0x90>
 8008f96:	460b      	mov	r3, r1
 8008f98:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008f9c:	3936      	subs	r1, #54	@ 0x36
 8008f9e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8008fa2:	4296      	cmp	r6, r2
 8008fa4:	dd0d      	ble.n	8008fc2 <scalbn+0x7a>
 8008fa6:	2d00      	cmp	r5, #0
 8008fa8:	a11b      	add	r1, pc, #108	@ (adr r1, 8009018 <scalbn+0xd0>)
 8008faa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008fae:	da02      	bge.n	8008fb6 <scalbn+0x6e>
 8008fb0:	a11b      	add	r1, pc, #108	@ (adr r1, 8009020 <scalbn+0xd8>)
 8008fb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008fb6:	a318      	add	r3, pc, #96	@ (adr r3, 8009018 <scalbn+0xd0>)
 8008fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fbc:	f7f7 fad4 	bl	8000568 <__aeabi_dmul>
 8008fc0:	e7e6      	b.n	8008f90 <scalbn+0x48>
 8008fc2:	1872      	adds	r2, r6, r1
 8008fc4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8008fc8:	428a      	cmp	r2, r1
 8008fca:	dcec      	bgt.n	8008fa6 <scalbn+0x5e>
 8008fcc:	2a00      	cmp	r2, #0
 8008fce:	dd06      	ble.n	8008fde <scalbn+0x96>
 8008fd0:	f36f 531e 	bfc	r3, #20, #11
 8008fd4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008fd8:	ec45 4b10 	vmov	d0, r4, r5
 8008fdc:	bd70      	pop	{r4, r5, r6, pc}
 8008fde:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8008fe2:	da08      	bge.n	8008ff6 <scalbn+0xae>
 8008fe4:	2d00      	cmp	r5, #0
 8008fe6:	a10a      	add	r1, pc, #40	@ (adr r1, 8009010 <scalbn+0xc8>)
 8008fe8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008fec:	dac3      	bge.n	8008f76 <scalbn+0x2e>
 8008fee:	a10e      	add	r1, pc, #56	@ (adr r1, 8009028 <scalbn+0xe0>)
 8008ff0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ff4:	e7bf      	b.n	8008f76 <scalbn+0x2e>
 8008ff6:	3236      	adds	r2, #54	@ 0x36
 8008ff8:	f36f 531e 	bfc	r3, #20, #11
 8008ffc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009000:	4620      	mov	r0, r4
 8009002:	4b0d      	ldr	r3, [pc, #52]	@ (8009038 <scalbn+0xf0>)
 8009004:	4629      	mov	r1, r5
 8009006:	2200      	movs	r2, #0
 8009008:	e7d8      	b.n	8008fbc <scalbn+0x74>
 800900a:	bf00      	nop
 800900c:	f3af 8000 	nop.w
 8009010:	c2f8f359 	.word	0xc2f8f359
 8009014:	01a56e1f 	.word	0x01a56e1f
 8009018:	8800759c 	.word	0x8800759c
 800901c:	7e37e43c 	.word	0x7e37e43c
 8009020:	8800759c 	.word	0x8800759c
 8009024:	fe37e43c 	.word	0xfe37e43c
 8009028:	c2f8f359 	.word	0xc2f8f359
 800902c:	81a56e1f 	.word	0x81a56e1f
 8009030:	43500000 	.word	0x43500000
 8009034:	ffff3cb0 	.word	0xffff3cb0
 8009038:	3c900000 	.word	0x3c900000
 800903c:	00000000 	.word	0x00000000

08009040 <floor>:
 8009040:	ec51 0b10 	vmov	r0, r1, d0
 8009044:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800904c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8009050:	2e13      	cmp	r6, #19
 8009052:	460c      	mov	r4, r1
 8009054:	4605      	mov	r5, r0
 8009056:	4680      	mov	r8, r0
 8009058:	dc34      	bgt.n	80090c4 <floor+0x84>
 800905a:	2e00      	cmp	r6, #0
 800905c:	da17      	bge.n	800908e <floor+0x4e>
 800905e:	a332      	add	r3, pc, #200	@ (adr r3, 8009128 <floor+0xe8>)
 8009060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009064:	f7f7 f8ca 	bl	80001fc <__adddf3>
 8009068:	2200      	movs	r2, #0
 800906a:	2300      	movs	r3, #0
 800906c:	f7f7 fd0c 	bl	8000a88 <__aeabi_dcmpgt>
 8009070:	b150      	cbz	r0, 8009088 <floor+0x48>
 8009072:	2c00      	cmp	r4, #0
 8009074:	da55      	bge.n	8009122 <floor+0xe2>
 8009076:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800907a:	432c      	orrs	r4, r5
 800907c:	2500      	movs	r5, #0
 800907e:	42ac      	cmp	r4, r5
 8009080:	4c2b      	ldr	r4, [pc, #172]	@ (8009130 <floor+0xf0>)
 8009082:	bf08      	it	eq
 8009084:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8009088:	4621      	mov	r1, r4
 800908a:	4628      	mov	r0, r5
 800908c:	e023      	b.n	80090d6 <floor+0x96>
 800908e:	4f29      	ldr	r7, [pc, #164]	@ (8009134 <floor+0xf4>)
 8009090:	4137      	asrs	r7, r6
 8009092:	ea01 0307 	and.w	r3, r1, r7
 8009096:	4303      	orrs	r3, r0
 8009098:	d01d      	beq.n	80090d6 <floor+0x96>
 800909a:	a323      	add	r3, pc, #140	@ (adr r3, 8009128 <floor+0xe8>)
 800909c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a0:	f7f7 f8ac 	bl	80001fc <__adddf3>
 80090a4:	2200      	movs	r2, #0
 80090a6:	2300      	movs	r3, #0
 80090a8:	f7f7 fcee 	bl	8000a88 <__aeabi_dcmpgt>
 80090ac:	2800      	cmp	r0, #0
 80090ae:	d0eb      	beq.n	8009088 <floor+0x48>
 80090b0:	2c00      	cmp	r4, #0
 80090b2:	bfbe      	ittt	lt
 80090b4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80090b8:	4133      	asrlt	r3, r6
 80090ba:	18e4      	addlt	r4, r4, r3
 80090bc:	ea24 0407 	bic.w	r4, r4, r7
 80090c0:	2500      	movs	r5, #0
 80090c2:	e7e1      	b.n	8009088 <floor+0x48>
 80090c4:	2e33      	cmp	r6, #51	@ 0x33
 80090c6:	dd0a      	ble.n	80090de <floor+0x9e>
 80090c8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80090cc:	d103      	bne.n	80090d6 <floor+0x96>
 80090ce:	4602      	mov	r2, r0
 80090d0:	460b      	mov	r3, r1
 80090d2:	f7f7 f893 	bl	80001fc <__adddf3>
 80090d6:	ec41 0b10 	vmov	d0, r0, r1
 80090da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090de:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80090e2:	f04f 37ff 	mov.w	r7, #4294967295
 80090e6:	40df      	lsrs	r7, r3
 80090e8:	4207      	tst	r7, r0
 80090ea:	d0f4      	beq.n	80090d6 <floor+0x96>
 80090ec:	a30e      	add	r3, pc, #56	@ (adr r3, 8009128 <floor+0xe8>)
 80090ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f2:	f7f7 f883 	bl	80001fc <__adddf3>
 80090f6:	2200      	movs	r2, #0
 80090f8:	2300      	movs	r3, #0
 80090fa:	f7f7 fcc5 	bl	8000a88 <__aeabi_dcmpgt>
 80090fe:	2800      	cmp	r0, #0
 8009100:	d0c2      	beq.n	8009088 <floor+0x48>
 8009102:	2c00      	cmp	r4, #0
 8009104:	da0a      	bge.n	800911c <floor+0xdc>
 8009106:	2e14      	cmp	r6, #20
 8009108:	d101      	bne.n	800910e <floor+0xce>
 800910a:	3401      	adds	r4, #1
 800910c:	e006      	b.n	800911c <floor+0xdc>
 800910e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8009112:	2301      	movs	r3, #1
 8009114:	40b3      	lsls	r3, r6
 8009116:	441d      	add	r5, r3
 8009118:	4545      	cmp	r5, r8
 800911a:	d3f6      	bcc.n	800910a <floor+0xca>
 800911c:	ea25 0507 	bic.w	r5, r5, r7
 8009120:	e7b2      	b.n	8009088 <floor+0x48>
 8009122:	2500      	movs	r5, #0
 8009124:	462c      	mov	r4, r5
 8009126:	e7af      	b.n	8009088 <floor+0x48>
 8009128:	8800759c 	.word	0x8800759c
 800912c:	7e37e43c 	.word	0x7e37e43c
 8009130:	bff00000 	.word	0xbff00000
 8009134:	000fffff 	.word	0x000fffff

08009138 <_init>:
 8009138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800913a:	bf00      	nop
 800913c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800913e:	bc08      	pop	{r3}
 8009140:	469e      	mov	lr, r3
 8009142:	4770      	bx	lr

08009144 <_fini>:
 8009144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009146:	bf00      	nop
 8009148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800914a:	bc08      	pop	{r3}
 800914c:	469e      	mov	lr, r3
 800914e:	4770      	bx	lr
