\hypertarget{union__hw__ftm__deadtime}{}\section{\+\_\+hw\+\_\+ftm\+\_\+deadtime Union Reference}
\label{union__hw__ftm__deadtime}\index{\+\_\+hw\+\_\+ftm\+\_\+deadtime@{\+\_\+hw\+\_\+ftm\+\_\+deadtime}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+D\+E\+A\+D\+T\+I\+ME -\/ Deadtime Insertion Control (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__deadtime_1_1__hw__ftm__deadtime__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+deadtime\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__deadtime_abdb409daac3d0f008835c6bc19567c4a}{}\label{union__hw__ftm__deadtime_abdb409daac3d0f008835c6bc19567c4a}

\item 
struct \hyperlink{struct__hw__ftm__deadtime_1_1__hw__ftm__deadtime__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+deadtime\+::\+\_\+hw\+\_\+ftm\+\_\+deadtime\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__deadtime_a99915c0ecd2454479d0f764dce76c49b}{}\label{union__hw__ftm__deadtime_a99915c0ecd2454479d0f764dce76c49b}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+D\+E\+A\+D\+T\+I\+ME -\/ Deadtime Insertion Control (RW) 

Reset value\+: 0x00000000U

This register selects the deadtime prescaler factor and deadtime value. All F\+TM channels use this clock prescaler and this deadtime value for the deadtime insertion. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
