{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496967435346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496967435353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 17:17:15 2017 " "Processing started: Thu Jun 08 17:17:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496967435353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496967435353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496967435353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1496967436085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "video_driver.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/rlc_game_system.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/rlc_game_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system " "Found entity 1: RLC_game_system" {  } { { "Qsys/synthesis/RLC_game_system.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_irq_mapper " "Found entity 1: RLC_game_system_irq_mapper" {  } { { "Qsys/synthesis/submodules/RLC_game_system_irq_mapper.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0 " "Found entity 1: RLC_game_system_mm_interconnect_0" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436192 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: RLC_game_system_mm_interconnect_0_rsp_mux_001" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_rsp_mux " "Found entity 1: RLC_game_system_mm_interconnect_0_rsp_mux" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_rsp_demux " "Found entity 1: RLC_game_system_mm_interconnect_0_rsp_demux" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: RLC_game_system_mm_interconnect_0_cmd_mux_001" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_cmd_mux " "Found entity 1: RLC_game_system_mm_interconnect_0_cmd_mux" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: RLC_game_system_mm_interconnect_0_cmd_demux_001" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_cmd_demux " "Found entity 1: RLC_game_system_mm_interconnect_0_cmd_demux" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RLC_game_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496967436214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RLC_game_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496967436215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: RLC_game_system_mm_interconnect_0_router_003_default_decode" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436215 ""} { "Info" "ISGN_ENTITY_NAME" "2 RLC_game_system_mm_interconnect_0_router_003 " "Found entity 2: RLC_game_system_mm_interconnect_0_router_003" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RLC_game_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496967436218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RLC_game_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496967436218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: RLC_game_system_mm_interconnect_0_router_002_default_decode" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436219 ""} { "Info" "ISGN_ENTITY_NAME" "2 RLC_game_system_mm_interconnect_0_router_002 " "Found entity 2: RLC_game_system_mm_interconnect_0_router_002" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RLC_game_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496967436222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RLC_game_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496967436223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: RLC_game_system_mm_interconnect_0_router_001_default_decode" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436223 ""} { "Info" "ISGN_ENTITY_NAME" "2 RLC_game_system_mm_interconnect_0_router_001 " "Found entity 2: RLC_game_system_mm_interconnect_0_router_001" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RLC_game_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496967436228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RLC_game_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496967436228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_router_default_decode " "Found entity 1: RLC_game_system_mm_interconnect_0_router_default_decode" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436228 ""} { "Info" "ISGN_ENTITY_NAME" "2 RLC_game_system_mm_interconnect_0_router " "Found entity 2: RLC_game_system_mm_interconnect_0_router" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_vga_y_cord.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_vga_y_cord.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_VGA_Y_cord " "Found entity 1: RLC_game_system_VGA_Y_cord" {  } { { "Qsys/synthesis/submodules/RLC_game_system_VGA_Y_cord.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_VGA_Y_cord.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_vga_x_cord.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_vga_x_cord.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_VGA_X_cord " "Found entity 1: RLC_game_system_VGA_X_cord" {  } { { "Qsys/synthesis/submodules/RLC_game_system_VGA_X_cord.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_VGA_X_cord.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_vgaout.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_vgaout.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_VGAout " "Found entity 1: RLC_game_system_VGAout" {  } { { "Qsys/synthesis/submodules/RLC_game_system_VGAout.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_VGAout.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_outputclockenable_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_outputclockenable_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_OutputClockEnable_pio " "Found entity 1: RLC_game_system_OutputClockEnable_pio" {  } { { "Qsys/synthesis/submodules/RLC_game_system_OutputClockEnable_pio.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_OutputClockEnable_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_seven_seg_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_seven_seg_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_seven_seg_pio " "Found entity 1: RLC_game_system_seven_seg_pio" {  } { { "Qsys/synthesis/submodules/RLC_game_system_seven_seg_pio.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_seven_seg_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_keyin_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_keyin_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_KEYin_pio " "Found entity 1: RLC_game_system_KEYin_pio" {  } { { "Qsys/synthesis/submodules/RLC_game_system_KEYin_pio.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_KEYin_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_switches_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_switches_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_switches_pio " "Found entity 1: RLC_game_system_switches_pio" {  } { { "Qsys/synthesis/submodules/RLC_game_system_switches_pio.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_switches_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_onchip_mem " "Found entity 1: RLC_game_system_onchip_mem" {  } { { "Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_led_pio " "Found entity 1: RLC_game_system_led_pio" {  } { { "Qsys/synthesis/submodules/RLC_game_system_led_pio.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/rlc_game_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_jtag_uart_sim_scfifo_w " "Found entity 1: RLC_game_system_jtag_uart_sim_scfifo_w" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436275 ""} { "Info" "ISGN_ENTITY_NAME" "2 RLC_game_system_jtag_uart_scfifo_w " "Found entity 2: RLC_game_system_jtag_uart_scfifo_w" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436275 ""} { "Info" "ISGN_ENTITY_NAME" "3 RLC_game_system_jtag_uart_sim_scfifo_r " "Found entity 3: RLC_game_system_jtag_uart_sim_scfifo_r" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436275 ""} { "Info" "ISGN_ENTITY_NAME" "4 RLC_game_system_jtag_uart_scfifo_r " "Found entity 4: RLC_game_system_jtag_uart_scfifo_r" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436275 ""} { "Info" "ISGN_ENTITY_NAME" "5 RLC_game_system_jtag_uart " "Found entity 5: RLC_game_system_jtag_uart" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/synthesis/submodules/rlc_game_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_cpu_register_bank_a_module " "Found entity 1: RLC_game_system_cpu_register_bank_a_module" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "2 RLC_game_system_cpu_register_bank_b_module " "Found entity 2: RLC_game_system_cpu_register_bank_b_module" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "3 RLC_game_system_cpu_nios2_oci_debug " "Found entity 3: RLC_game_system_cpu_nios2_oci_debug" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "4 RLC_game_system_cpu_ociram_sp_ram_module " "Found entity 4: RLC_game_system_cpu_ociram_sp_ram_module" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "5 RLC_game_system_cpu_nios2_ocimem " "Found entity 5: RLC_game_system_cpu_nios2_ocimem" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "6 RLC_game_system_cpu_nios2_avalon_reg " "Found entity 6: RLC_game_system_cpu_nios2_avalon_reg" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "7 RLC_game_system_cpu_nios2_oci_break " "Found entity 7: RLC_game_system_cpu_nios2_oci_break" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "8 RLC_game_system_cpu_nios2_oci_xbrk " "Found entity 8: RLC_game_system_cpu_nios2_oci_xbrk" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "9 RLC_game_system_cpu_nios2_oci_dbrk " "Found entity 9: RLC_game_system_cpu_nios2_oci_dbrk" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "10 RLC_game_system_cpu_nios2_oci_itrace " "Found entity 10: RLC_game_system_cpu_nios2_oci_itrace" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "11 RLC_game_system_cpu_nios2_oci_td_mode " "Found entity 11: RLC_game_system_cpu_nios2_oci_td_mode" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "12 RLC_game_system_cpu_nios2_oci_dtrace " "Found entity 12: RLC_game_system_cpu_nios2_oci_dtrace" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "13 RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "14 RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "15 RLC_game_system_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: RLC_game_system_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "16 RLC_game_system_cpu_nios2_oci_fifo " "Found entity 16: RLC_game_system_cpu_nios2_oci_fifo" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "17 RLC_game_system_cpu_nios2_oci_pib " "Found entity 17: RLC_game_system_cpu_nios2_oci_pib" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "18 RLC_game_system_cpu_nios2_oci_im " "Found entity 18: RLC_game_system_cpu_nios2_oci_im" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "19 RLC_game_system_cpu_nios2_performance_monitors " "Found entity 19: RLC_game_system_cpu_nios2_performance_monitors" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "20 RLC_game_system_cpu_nios2_oci " "Found entity 20: RLC_game_system_cpu_nios2_oci" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""} { "Info" "ISGN_ENTITY_NAME" "21 RLC_game_system_cpu " "Found entity 21: RLC_game_system_cpu" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_cpu_jtag_debug_module_sysclk " "Found entity 1: RLC_game_system_cpu_jtag_debug_module_sysclk" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_cpu_jtag_debug_module_tck " "Found entity 1: RLC_game_system_cpu_jtag_debug_module_tck" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_cpu_jtag_debug_module_wrapper " "Found entity 1: RLC_game_system_cpu_jtag_debug_module_wrapper" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_cpu_oci_test_bench " "Found entity 1: RLC_game_system_cpu_oci_test_bench" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_oci_test_bench.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_cpu_test_bench " "Found entity 1: RLC_game_system_cpu_test_bench" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_test_bench.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5bit_e1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux5bit_e1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5bit_e1 " "Found entity 1: mux5bit_e1" {  } { { "mux5bit_e1.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/mux5bit_e1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436313 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux5bit_e2 " "Found entity 2: mux5bit_e2" {  } { { "mux5bit_e1.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/mux5bit_e1.sv" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967436313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967436313 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RLC_game_system_cpu.v(1605) " "Verilog HDL or VHDL warning at RLC_game_system_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496967436326 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RLC_game_system_cpu.v(1607) " "Verilog HDL or VHDL warning at RLC_game_system_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496967436326 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RLC_game_system_cpu.v(1763) " "Verilog HDL or VHDL warning at RLC_game_system_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496967436326 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RLC_game_system_cpu.v(2587) " "Verilog HDL or VHDL warning at RLC_game_system_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496967436330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496967436621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataInCounter DE1_SoC.sv(93) " "Verilog HDL or VHDL warning at DE1_SoC.sv(93): object \"dataInCounter\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496967436624 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beginTransferByteCheck DE1_SoC.sv(136) " "Verilog HDL or VHDL warning at DE1_SoC.sv(136): object \"beginTransferByteCheck\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496967436625 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(222) " "Verilog HDL assignment warning at DE1_SoC.sv(222): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436629 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(250) " "Verilog HDL assignment warning at DE1_SoC.sv(250): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436630 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(251) " "Verilog HDL assignment warning at DE1_SoC.sv(251): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436630 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(252) " "Verilog HDL assignment warning at DE1_SoC.sv(252): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436630 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(291) " "Verilog HDL assignment warning at DE1_SoC.sv(291): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436633 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(295) " "Verilog HDL assignment warning at DE1_SoC.sv(295): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436633 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(302) " "Verilog HDL assignment warning at DE1_SoC.sv(302): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436635 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(306) " "Verilog HDL assignment warning at DE1_SoC.sv(306): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436635 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(315) " "Verilog HDL assignment warning at DE1_SoC.sv(315): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436636 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(319) " "Verilog HDL assignment warning at DE1_SoC.sv(319): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436636 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(326) " "Verilog HDL assignment warning at DE1_SoC.sv(326): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436636 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(330) " "Verilog HDL assignment warning at DE1_SoC.sv(330): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436637 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(340) " "Verilog HDL assignment warning at DE1_SoC.sv(340): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436637 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(344) " "Verilog HDL assignment warning at DE1_SoC.sv(344): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436638 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(351) " "Verilog HDL assignment warning at DE1_SoC.sv(351): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436638 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(355) " "Verilog HDL assignment warning at DE1_SoC.sv(355): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436638 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(361) " "Verilog HDL assignment warning at DE1_SoC.sv(361): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436639 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(367) " "Verilog HDL assignment warning at DE1_SoC.sv(367): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436639 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(368) " "Verilog HDL assignment warning at DE1_SoC.sv(368): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436639 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(369) " "Verilog HDL assignment warning at DE1_SoC.sv(369): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436640 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(373) " "Verilog HDL assignment warning at DE1_SoC.sv(373): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436640 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(374) " "Verilog HDL assignment warning at DE1_SoC.sv(374): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436640 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(375) " "Verilog HDL assignment warning at DE1_SoC.sv(375): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436640 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(382) " "Verilog HDL assignment warning at DE1_SoC.sv(382): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436641 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(383) " "Verilog HDL assignment warning at DE1_SoC.sv(383): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436641 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(384) " "Verilog HDL assignment warning at DE1_SoC.sv(384): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436641 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(388) " "Verilog HDL assignment warning at DE1_SoC.sv(388): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436641 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(389) " "Verilog HDL assignment warning at DE1_SoC.sv(389): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436642 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(390) " "Verilog HDL assignment warning at DE1_SoC.sv(390): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436642 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(396) " "Verilog HDL assignment warning at DE1_SoC.sv(396): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436642 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(397) " "Verilog HDL assignment warning at DE1_SoC.sv(397): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436642 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(398) " "Verilog HDL assignment warning at DE1_SoC.sv(398): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436642 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(399) " "Verilog HDL assignment warning at DE1_SoC.sv(399): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436643 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(401) " "Verilog HDL assignment warning at DE1_SoC.sv(401): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436643 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(405) " "Verilog HDL assignment warning at DE1_SoC.sv(405): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436643 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(406) " "Verilog HDL assignment warning at DE1_SoC.sv(406): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436643 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(407) " "Verilog HDL assignment warning at DE1_SoC.sv(407): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436644 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(411) " "Verilog HDL assignment warning at DE1_SoC.sv(411): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436644 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(412) " "Verilog HDL assignment warning at DE1_SoC.sv(412): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436644 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(413) " "Verilog HDL assignment warning at DE1_SoC.sv(413): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436644 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(417) " "Verilog HDL assignment warning at DE1_SoC.sv(417): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436644 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(418) " "Verilog HDL assignment warning at DE1_SoC.sv(418): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436645 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(419) " "Verilog HDL assignment warning at DE1_SoC.sv(419): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436645 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(423) " "Verilog HDL assignment warning at DE1_SoC.sv(423): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436645 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(424) " "Verilog HDL assignment warning at DE1_SoC.sv(424): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436645 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(425) " "Verilog HDL assignment warning at DE1_SoC.sv(425): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436645 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(429) " "Verilog HDL assignment warning at DE1_SoC.sv(429): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436646 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(430) " "Verilog HDL assignment warning at DE1_SoC.sv(430): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436646 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(431) " "Verilog HDL assignment warning at DE1_SoC.sv(431): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436646 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(435) " "Verilog HDL assignment warning at DE1_SoC.sv(435): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436646 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(436) " "Verilog HDL assignment warning at DE1_SoC.sv(436): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436647 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(437) " "Verilog HDL assignment warning at DE1_SoC.sv(437): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436647 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(441) " "Verilog HDL assignment warning at DE1_SoC.sv(441): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436647 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(442) " "Verilog HDL assignment warning at DE1_SoC.sv(442): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436647 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(443) " "Verilog HDL assignment warning at DE1_SoC.sv(443): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436647 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(447) " "Verilog HDL assignment warning at DE1_SoC.sv(447): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436648 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(448) " "Verilog HDL assignment warning at DE1_SoC.sv(448): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436648 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(449) " "Verilog HDL assignment warning at DE1_SoC.sv(449): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436648 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(453) " "Verilog HDL assignment warning at DE1_SoC.sv(453): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436648 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(454) " "Verilog HDL assignment warning at DE1_SoC.sv(454): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436648 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(455) " "Verilog HDL assignment warning at DE1_SoC.sv(455): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436649 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(459) " "Verilog HDL assignment warning at DE1_SoC.sv(459): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436649 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(460) " "Verilog HDL assignment warning at DE1_SoC.sv(460): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436649 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(461) " "Verilog HDL assignment warning at DE1_SoC.sv(461): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436649 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(465) " "Verilog HDL assignment warning at DE1_SoC.sv(465): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436649 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(466) " "Verilog HDL assignment warning at DE1_SoC.sv(466): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436650 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(467) " "Verilog HDL assignment warning at DE1_SoC.sv(467): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436650 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(471) " "Verilog HDL assignment warning at DE1_SoC.sv(471): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436650 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(472) " "Verilog HDL assignment warning at DE1_SoC.sv(472): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436650 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(473) " "Verilog HDL assignment warning at DE1_SoC.sv(473): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436650 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(480) " "Verilog HDL assignment warning at DE1_SoC.sv(480): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436651 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(487) " "Verilog HDL assignment warning at DE1_SoC.sv(487): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436651 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(488) " "Verilog HDL assignment warning at DE1_SoC.sv(488): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436651 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(490) " "Verilog HDL assignment warning at DE1_SoC.sv(490): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436652 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(494) " "Verilog HDL assignment warning at DE1_SoC.sv(494): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436652 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(495) " "Verilog HDL assignment warning at DE1_SoC.sv(495): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436652 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(497) " "Verilog HDL assignment warning at DE1_SoC.sv(497): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436652 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(501) " "Verilog HDL assignment warning at DE1_SoC.sv(501): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436653 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(502) " "Verilog HDL assignment warning at DE1_SoC.sv(502): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436653 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(506) " "Verilog HDL assignment warning at DE1_SoC.sv(506): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436654 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(507) " "Verilog HDL assignment warning at DE1_SoC.sv(507): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436654 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(509) " "Verilog HDL assignment warning at DE1_SoC.sv(509): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436654 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(513) " "Verilog HDL assignment warning at DE1_SoC.sv(513): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436654 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(514) " "Verilog HDL assignment warning at DE1_SoC.sv(514): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436654 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(516) " "Verilog HDL assignment warning at DE1_SoC.sv(516): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436655 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(523) " "Verilog HDL assignment warning at DE1_SoC.sv(523): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436655 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(524) " "Verilog HDL assignment warning at DE1_SoC.sv(524): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436655 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(526) " "Verilog HDL assignment warning at DE1_SoC.sv(526): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436656 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(530) " "Verilog HDL assignment warning at DE1_SoC.sv(530): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436656 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(531) " "Verilog HDL assignment warning at DE1_SoC.sv(531): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436656 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(533) " "Verilog HDL assignment warning at DE1_SoC.sv(533): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436657 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(537) " "Verilog HDL assignment warning at DE1_SoC.sv(537): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436657 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(538) " "Verilog HDL assignment warning at DE1_SoC.sv(538): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436657 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(542) " "Verilog HDL assignment warning at DE1_SoC.sv(542): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436658 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(543) " "Verilog HDL assignment warning at DE1_SoC.sv(543): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436658 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(545) " "Verilog HDL assignment warning at DE1_SoC.sv(545): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436658 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(549) " "Verilog HDL assignment warning at DE1_SoC.sv(549): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436659 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(550) " "Verilog HDL assignment warning at DE1_SoC.sv(550): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436659 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(552) " "Verilog HDL assignment warning at DE1_SoC.sv(552): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436659 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(559) " "Verilog HDL assignment warning at DE1_SoC.sv(559): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436660 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(560) " "Verilog HDL assignment warning at DE1_SoC.sv(560): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436660 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(562) " "Verilog HDL assignment warning at DE1_SoC.sv(562): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436660 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(566) " "Verilog HDL assignment warning at DE1_SoC.sv(566): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436661 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(567) " "Verilog HDL assignment warning at DE1_SoC.sv(567): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436661 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(569) " "Verilog HDL assignment warning at DE1_SoC.sv(569): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436661 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(573) " "Verilog HDL assignment warning at DE1_SoC.sv(573): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436662 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(574) " "Verilog HDL assignment warning at DE1_SoC.sv(574): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436662 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(578) " "Verilog HDL assignment warning at DE1_SoC.sv(578): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436662 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(579) " "Verilog HDL assignment warning at DE1_SoC.sv(579): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436662 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(581) " "Verilog HDL assignment warning at DE1_SoC.sv(581): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436663 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(585) " "Verilog HDL assignment warning at DE1_SoC.sv(585): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436663 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(586) " "Verilog HDL assignment warning at DE1_SoC.sv(586): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436663 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(588) " "Verilog HDL assignment warning at DE1_SoC.sv(588): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436664 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(595) " "Verilog HDL assignment warning at DE1_SoC.sv(595): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436664 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(604) " "Verilog HDL assignment warning at DE1_SoC.sv(604): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436665 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(611) " "Verilog HDL assignment warning at DE1_SoC.sv(611): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436665 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(612) " "Verilog HDL assignment warning at DE1_SoC.sv(612): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436665 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(614) " "Verilog HDL assignment warning at DE1_SoC.sv(614): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436666 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(618) " "Verilog HDL assignment warning at DE1_SoC.sv(618): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436666 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(619) " "Verilog HDL assignment warning at DE1_SoC.sv(619): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436666 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(621) " "Verilog HDL assignment warning at DE1_SoC.sv(621): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436667 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(625) " "Verilog HDL assignment warning at DE1_SoC.sv(625): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436667 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(626) " "Verilog HDL assignment warning at DE1_SoC.sv(626): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436667 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(630) " "Verilog HDL assignment warning at DE1_SoC.sv(630): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436668 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(631) " "Verilog HDL assignment warning at DE1_SoC.sv(631): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436668 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(633) " "Verilog HDL assignment warning at DE1_SoC.sv(633): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436668 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(637) " "Verilog HDL assignment warning at DE1_SoC.sv(637): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436668 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(638) " "Verilog HDL assignment warning at DE1_SoC.sv(638): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436669 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(640) " "Verilog HDL assignment warning at DE1_SoC.sv(640): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436669 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(647) " "Verilog HDL assignment warning at DE1_SoC.sv(647): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436669 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(648) " "Verilog HDL assignment warning at DE1_SoC.sv(648): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436670 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(650) " "Verilog HDL assignment warning at DE1_SoC.sv(650): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436670 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(654) " "Verilog HDL assignment warning at DE1_SoC.sv(654): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436670 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(655) " "Verilog HDL assignment warning at DE1_SoC.sv(655): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436670 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(657) " "Verilog HDL assignment warning at DE1_SoC.sv(657): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436671 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(661) " "Verilog HDL assignment warning at DE1_SoC.sv(661): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436671 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(662) " "Verilog HDL assignment warning at DE1_SoC.sv(662): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436671 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(666) " "Verilog HDL assignment warning at DE1_SoC.sv(666): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436672 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(667) " "Verilog HDL assignment warning at DE1_SoC.sv(667): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436672 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(669) " "Verilog HDL assignment warning at DE1_SoC.sv(669): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436672 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(673) " "Verilog HDL assignment warning at DE1_SoC.sv(673): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436673 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(674) " "Verilog HDL assignment warning at DE1_SoC.sv(674): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436673 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(676) " "Verilog HDL assignment warning at DE1_SoC.sv(676): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436673 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(683) " "Verilog HDL assignment warning at DE1_SoC.sv(683): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436674 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(684) " "Verilog HDL assignment warning at DE1_SoC.sv(684): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436674 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(686) " "Verilog HDL assignment warning at DE1_SoC.sv(686): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436674 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(690) " "Verilog HDL assignment warning at DE1_SoC.sv(690): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436675 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(691) " "Verilog HDL assignment warning at DE1_SoC.sv(691): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436675 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(693) " "Verilog HDL assignment warning at DE1_SoC.sv(693): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436675 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(697) " "Verilog HDL assignment warning at DE1_SoC.sv(697): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436676 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(698) " "Verilog HDL assignment warning at DE1_SoC.sv(698): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436676 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(702) " "Verilog HDL assignment warning at DE1_SoC.sv(702): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436676 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(703) " "Verilog HDL assignment warning at DE1_SoC.sv(703): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436676 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(705) " "Verilog HDL assignment warning at DE1_SoC.sv(705): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436677 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(709) " "Verilog HDL assignment warning at DE1_SoC.sv(709): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436677 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(710) " "Verilog HDL assignment warning at DE1_SoC.sv(710): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436677 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(712) " "Verilog HDL assignment warning at DE1_SoC.sv(712): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436677 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(719) " "Verilog HDL assignment warning at DE1_SoC.sv(719): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436678 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(728) " "Verilog HDL assignment warning at DE1_SoC.sv(728): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436678 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(735) " "Verilog HDL assignment warning at DE1_SoC.sv(735): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436679 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(736) " "Verilog HDL assignment warning at DE1_SoC.sv(736): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436679 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(738) " "Verilog HDL assignment warning at DE1_SoC.sv(738): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436679 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(742) " "Verilog HDL assignment warning at DE1_SoC.sv(742): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436679 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(743) " "Verilog HDL assignment warning at DE1_SoC.sv(743): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436679 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(745) " "Verilog HDL assignment warning at DE1_SoC.sv(745): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436680 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(749) " "Verilog HDL assignment warning at DE1_SoC.sv(749): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436680 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(750) " "Verilog HDL assignment warning at DE1_SoC.sv(750): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436680 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(754) " "Verilog HDL assignment warning at DE1_SoC.sv(754): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436681 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(755) " "Verilog HDL assignment warning at DE1_SoC.sv(755): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436681 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(757) " "Verilog HDL assignment warning at DE1_SoC.sv(757): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436681 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(761) " "Verilog HDL assignment warning at DE1_SoC.sv(761): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436681 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(762) " "Verilog HDL assignment warning at DE1_SoC.sv(762): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436681 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(764) " "Verilog HDL assignment warning at DE1_SoC.sv(764): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436682 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(771) " "Verilog HDL assignment warning at DE1_SoC.sv(771): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436683 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(772) " "Verilog HDL assignment warning at DE1_SoC.sv(772): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436683 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(774) " "Verilog HDL assignment warning at DE1_SoC.sv(774): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436683 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(778) " "Verilog HDL assignment warning at DE1_SoC.sv(778): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436684 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(779) " "Verilog HDL assignment warning at DE1_SoC.sv(779): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436684 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(781) " "Verilog HDL assignment warning at DE1_SoC.sv(781): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436684 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(785) " "Verilog HDL assignment warning at DE1_SoC.sv(785): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436684 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(786) " "Verilog HDL assignment warning at DE1_SoC.sv(786): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436684 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(790) " "Verilog HDL assignment warning at DE1_SoC.sv(790): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436685 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(791) " "Verilog HDL assignment warning at DE1_SoC.sv(791): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436685 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(793) " "Verilog HDL assignment warning at DE1_SoC.sv(793): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436685 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(797) " "Verilog HDL assignment warning at DE1_SoC.sv(797): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436685 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(798) " "Verilog HDL assignment warning at DE1_SoC.sv(798): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436686 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(800) " "Verilog HDL assignment warning at DE1_SoC.sv(800): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436686 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(807) " "Verilog HDL assignment warning at DE1_SoC.sv(807): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436686 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(808) " "Verilog HDL assignment warning at DE1_SoC.sv(808): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436687 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(810) " "Verilog HDL assignment warning at DE1_SoC.sv(810): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436687 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(814) " "Verilog HDL assignment warning at DE1_SoC.sv(814): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436687 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(815) " "Verilog HDL assignment warning at DE1_SoC.sv(815): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436687 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(817) " "Verilog HDL assignment warning at DE1_SoC.sv(817): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436688 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(821) " "Verilog HDL assignment warning at DE1_SoC.sv(821): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436688 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(822) " "Verilog HDL assignment warning at DE1_SoC.sv(822): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436688 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(826) " "Verilog HDL assignment warning at DE1_SoC.sv(826): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436688 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(827) " "Verilog HDL assignment warning at DE1_SoC.sv(827): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436689 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(829) " "Verilog HDL assignment warning at DE1_SoC.sv(829): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436689 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(833) " "Verilog HDL assignment warning at DE1_SoC.sv(833): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436689 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(834) " "Verilog HDL assignment warning at DE1_SoC.sv(834): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436689 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(836) " "Verilog HDL assignment warning at DE1_SoC.sv(836): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436690 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(843) " "Verilog HDL assignment warning at DE1_SoC.sv(843): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436690 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(852) " "Verilog HDL assignment warning at DE1_SoC.sv(852): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436691 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(857) " "Verilog HDL assignment warning at DE1_SoC.sv(857): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436691 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(867) " "Verilog HDL assignment warning at DE1_SoC.sv(867): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436692 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(877) " "Verilog HDL assignment warning at DE1_SoC.sv(877): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436693 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(887) " "Verilog HDL assignment warning at DE1_SoC.sv(887): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436694 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(897) " "Verilog HDL assignment warning at DE1_SoC.sv(897): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436695 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(906) " "Verilog HDL assignment warning at DE1_SoC.sv(906): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436696 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(915) " "Verilog HDL assignment warning at DE1_SoC.sv(915): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436697 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(919) " "Verilog HDL assignment warning at DE1_SoC.sv(919): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436697 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(920) " "Verilog HDL assignment warning at DE1_SoC.sv(920): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436697 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(929) " "Verilog HDL assignment warning at DE1_SoC.sv(929): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436698 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(930) " "Verilog HDL assignment warning at DE1_SoC.sv(930): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436698 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(939) " "Verilog HDL assignment warning at DE1_SoC.sv(939): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436699 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(940) " "Verilog HDL assignment warning at DE1_SoC.sv(940): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436699 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(949) " "Verilog HDL assignment warning at DE1_SoC.sv(949): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436700 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(950) " "Verilog HDL assignment warning at DE1_SoC.sv(950): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436700 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(959) " "Verilog HDL assignment warning at DE1_SoC.sv(959): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436701 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(960) " "Verilog HDL assignment warning at DE1_SoC.sv(960): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436701 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(969) " "Verilog HDL assignment warning at DE1_SoC.sv(969): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436702 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(978) " "Verilog HDL assignment warning at DE1_SoC.sv(978): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436702 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(985) " "Verilog HDL assignment warning at DE1_SoC.sv(985): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436703 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(992) " "Verilog HDL assignment warning at DE1_SoC.sv(992): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436703 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(999) " "Verilog HDL assignment warning at DE1_SoC.sv(999): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436704 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1008) " "Verilog HDL assignment warning at DE1_SoC.sv(1008): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436704 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1015) " "Verilog HDL assignment warning at DE1_SoC.sv(1015): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436705 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1022) " "Verilog HDL assignment warning at DE1_SoC.sv(1022): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436705 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1029) " "Verilog HDL assignment warning at DE1_SoC.sv(1029): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436706 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1038) " "Verilog HDL assignment warning at DE1_SoC.sv(1038): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436706 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1045) " "Verilog HDL assignment warning at DE1_SoC.sv(1045): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436707 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1052) " "Verilog HDL assignment warning at DE1_SoC.sv(1052): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436707 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1059) " "Verilog HDL assignment warning at DE1_SoC.sv(1059): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436708 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1068) " "Verilog HDL assignment warning at DE1_SoC.sv(1068): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436708 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1075) " "Verilog HDL assignment warning at DE1_SoC.sv(1075): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436709 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1082) " "Verilog HDL assignment warning at DE1_SoC.sv(1082): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436709 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1089) " "Verilog HDL assignment warning at DE1_SoC.sv(1089): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436710 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1098) " "Verilog HDL assignment warning at DE1_SoC.sv(1098): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436710 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1105) " "Verilog HDL assignment warning at DE1_SoC.sv(1105): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436711 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1112) " "Verilog HDL assignment warning at DE1_SoC.sv(1112): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436711 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1119) " "Verilog HDL assignment warning at DE1_SoC.sv(1119): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436712 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1128) " "Verilog HDL assignment warning at DE1_SoC.sv(1128): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436712 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1135) " "Verilog HDL assignment warning at DE1_SoC.sv(1135): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436713 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1142) " "Verilog HDL assignment warning at DE1_SoC.sv(1142): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436714 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1149) " "Verilog HDL assignment warning at DE1_SoC.sv(1149): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436714 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1158) " "Verilog HDL assignment warning at DE1_SoC.sv(1158): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436715 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1165) " "Verilog HDL assignment warning at DE1_SoC.sv(1165): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436715 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1172) " "Verilog HDL assignment warning at DE1_SoC.sv(1172): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436716 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1179) " "Verilog HDL assignment warning at DE1_SoC.sv(1179): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436717 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1204) " "Verilog HDL assignment warning at DE1_SoC.sv(1204): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436718 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1208) " "Verilog HDL assignment warning at DE1_SoC.sv(1208): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436719 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1212) " "Verilog HDL assignment warning at DE1_SoC.sv(1212): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436722 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1216) " "Verilog HDL assignment warning at DE1_SoC.sv(1216): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436723 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1220) " "Verilog HDL assignment warning at DE1_SoC.sv(1220): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436724 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1224) " "Verilog HDL assignment warning at DE1_SoC.sv(1224): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436725 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1229) " "Verilog HDL assignment warning at DE1_SoC.sv(1229): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436727 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1233) " "Verilog HDL assignment warning at DE1_SoC.sv(1233): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436728 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1237) " "Verilog HDL assignment warning at DE1_SoC.sv(1237): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436729 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1241) " "Verilog HDL assignment warning at DE1_SoC.sv(1241): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436730 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1245) " "Verilog HDL assignment warning at DE1_SoC.sv(1245): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436731 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1249) " "Verilog HDL assignment warning at DE1_SoC.sv(1249): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436732 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1256) " "Verilog HDL assignment warning at DE1_SoC.sv(1256): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436733 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1257) " "Verilog HDL assignment warning at DE1_SoC.sv(1257): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436733 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1258) " "Verilog HDL assignment warning at DE1_SoC.sv(1258): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436733 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1275) " "Verilog HDL assignment warning at DE1_SoC.sv(1275): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436735 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1276) " "Verilog HDL assignment warning at DE1_SoC.sv(1276): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436736 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1277) " "Verilog HDL assignment warning at DE1_SoC.sv(1277): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436736 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(1294) " "Verilog HDL assignment warning at DE1_SoC.sv(1294): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436736 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(1295) " "Verilog HDL assignment warning at DE1_SoC.sv(1295): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436737 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(1296) " "Verilog HDL assignment warning at DE1_SoC.sv(1296): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436737 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1300) " "Verilog HDL assignment warning at DE1_SoC.sv(1300): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436737 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1301) " "Verilog HDL assignment warning at DE1_SoC.sv(1301): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436737 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1302) " "Verilog HDL assignment warning at DE1_SoC.sv(1302): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436737 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(1306) " "Verilog HDL assignment warning at DE1_SoC.sv(1306): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436738 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(1307) " "Verilog HDL assignment warning at DE1_SoC.sv(1307): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436738 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(1308) " "Verilog HDL assignment warning at DE1_SoC.sv(1308): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436738 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1315) " "Verilog HDL assignment warning at DE1_SoC.sv(1315): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436739 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1316) " "Verilog HDL assignment warning at DE1_SoC.sv(1316): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436739 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1317) " "Verilog HDL assignment warning at DE1_SoC.sv(1317): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436739 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1321) " "Verilog HDL assignment warning at DE1_SoC.sv(1321): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436739 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1322) " "Verilog HDL assignment warning at DE1_SoC.sv(1322): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436739 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1323) " "Verilog HDL assignment warning at DE1_SoC.sv(1323): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436739 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1327) " "Verilog HDL assignment warning at DE1_SoC.sv(1327): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436740 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1328) " "Verilog HDL assignment warning at DE1_SoC.sv(1328): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436740 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1329) " "Verilog HDL assignment warning at DE1_SoC.sv(1329): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436740 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1340) " "Verilog HDL assignment warning at DE1_SoC.sv(1340): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436740 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1341) " "Verilog HDL assignment warning at DE1_SoC.sv(1341): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436740 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1342) " "Verilog HDL assignment warning at DE1_SoC.sv(1342): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436740 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1347) " "Verilog HDL assignment warning at DE1_SoC.sv(1347): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436741 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1348) " "Verilog HDL assignment warning at DE1_SoC.sv(1348): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436741 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1349) " "Verilog HDL assignment warning at DE1_SoC.sv(1349): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436741 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1359) " "Verilog HDL assignment warning at DE1_SoC.sv(1359): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436742 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1360) " "Verilog HDL assignment warning at DE1_SoC.sv(1360): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436742 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1361) " "Verilog HDL assignment warning at DE1_SoC.sv(1361): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436742 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1371) " "Verilog HDL assignment warning at DE1_SoC.sv(1371): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436743 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1372) " "Verilog HDL assignment warning at DE1_SoC.sv(1372): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436743 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1373) " "Verilog HDL assignment warning at DE1_SoC.sv(1373): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436743 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1383) " "Verilog HDL assignment warning at DE1_SoC.sv(1383): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436744 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1384) " "Verilog HDL assignment warning at DE1_SoC.sv(1384): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436744 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1385) " "Verilog HDL assignment warning at DE1_SoC.sv(1385): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436744 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1395) " "Verilog HDL assignment warning at DE1_SoC.sv(1395): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436745 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1396) " "Verilog HDL assignment warning at DE1_SoC.sv(1396): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436745 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1397) " "Verilog HDL assignment warning at DE1_SoC.sv(1397): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436745 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1406) " "Verilog HDL assignment warning at DE1_SoC.sv(1406): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436746 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1407) " "Verilog HDL assignment warning at DE1_SoC.sv(1407): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436746 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1408) " "Verilog HDL assignment warning at DE1_SoC.sv(1408): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436746 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1416) " "Verilog HDL assignment warning at DE1_SoC.sv(1416): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436746 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1417) " "Verilog HDL assignment warning at DE1_SoC.sv(1417): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436747 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1418) " "Verilog HDL assignment warning at DE1_SoC.sv(1418): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436747 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1425) " "Verilog HDL assignment warning at DE1_SoC.sv(1425): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436747 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1426) " "Verilog HDL assignment warning at DE1_SoC.sv(1426): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436747 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1427) " "Verilog HDL assignment warning at DE1_SoC.sv(1427): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436747 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1434) " "Verilog HDL assignment warning at DE1_SoC.sv(1434): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436748 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1435) " "Verilog HDL assignment warning at DE1_SoC.sv(1435): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436748 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1436) " "Verilog HDL assignment warning at DE1_SoC.sv(1436): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436748 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1443) " "Verilog HDL assignment warning at DE1_SoC.sv(1443): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436748 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1444) " "Verilog HDL assignment warning at DE1_SoC.sv(1444): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436748 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1445) " "Verilog HDL assignment warning at DE1_SoC.sv(1445): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436749 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1453) " "Verilog HDL assignment warning at DE1_SoC.sv(1453): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436749 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1454) " "Verilog HDL assignment warning at DE1_SoC.sv(1454): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436749 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1455) " "Verilog HDL assignment warning at DE1_SoC.sv(1455): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436749 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1462) " "Verilog HDL assignment warning at DE1_SoC.sv(1462): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436750 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1463) " "Verilog HDL assignment warning at DE1_SoC.sv(1463): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436750 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1464) " "Verilog HDL assignment warning at DE1_SoC.sv(1464): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436750 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1465) " "Verilog HDL assignment warning at DE1_SoC.sv(1465): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436750 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1467) " "Verilog HDL assignment warning at DE1_SoC.sv(1467): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436751 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1471) " "Verilog HDL assignment warning at DE1_SoC.sv(1471): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436752 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1472) " "Verilog HDL assignment warning at DE1_SoC.sv(1472): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436752 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1473) " "Verilog HDL assignment warning at DE1_SoC.sv(1473): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436752 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1474) " "Verilog HDL assignment warning at DE1_SoC.sv(1474): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436752 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1476) " "Verilog HDL assignment warning at DE1_SoC.sv(1476): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436752 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1480) " "Verilog HDL assignment warning at DE1_SoC.sv(1480): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436753 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1481) " "Verilog HDL assignment warning at DE1_SoC.sv(1481): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436753 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1482) " "Verilog HDL assignment warning at DE1_SoC.sv(1482): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436753 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1483) " "Verilog HDL assignment warning at DE1_SoC.sv(1483): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436753 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1487) " "Verilog HDL assignment warning at DE1_SoC.sv(1487): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436754 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1488) " "Verilog HDL assignment warning at DE1_SoC.sv(1488): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436754 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1489) " "Verilog HDL assignment warning at DE1_SoC.sv(1489): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436754 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1490) " "Verilog HDL assignment warning at DE1_SoC.sv(1490): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436754 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1492) " "Verilog HDL assignment warning at DE1_SoC.sv(1492): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436754 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1496) " "Verilog HDL assignment warning at DE1_SoC.sv(1496): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436755 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1497) " "Verilog HDL assignment warning at DE1_SoC.sv(1497): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436755 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1498) " "Verilog HDL assignment warning at DE1_SoC.sv(1498): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436755 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1499) " "Verilog HDL assignment warning at DE1_SoC.sv(1499): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436755 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1501) " "Verilog HDL assignment warning at DE1_SoC.sv(1501): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436755 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1508) " "Verilog HDL assignment warning at DE1_SoC.sv(1508): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436756 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1509) " "Verilog HDL assignment warning at DE1_SoC.sv(1509): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436756 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1510) " "Verilog HDL assignment warning at DE1_SoC.sv(1510): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436756 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1511) " "Verilog HDL assignment warning at DE1_SoC.sv(1511): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436756 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1513) " "Verilog HDL assignment warning at DE1_SoC.sv(1513): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436756 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1517) " "Verilog HDL assignment warning at DE1_SoC.sv(1517): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436757 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1518) " "Verilog HDL assignment warning at DE1_SoC.sv(1518): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436757 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1519) " "Verilog HDL assignment warning at DE1_SoC.sv(1519): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436757 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1520) " "Verilog HDL assignment warning at DE1_SoC.sv(1520): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436757 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1522) " "Verilog HDL assignment warning at DE1_SoC.sv(1522): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436757 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1526) " "Verilog HDL assignment warning at DE1_SoC.sv(1526): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436758 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1527) " "Verilog HDL assignment warning at DE1_SoC.sv(1527): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436758 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1528) " "Verilog HDL assignment warning at DE1_SoC.sv(1528): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436758 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1529) " "Verilog HDL assignment warning at DE1_SoC.sv(1529): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436758 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1533) " "Verilog HDL assignment warning at DE1_SoC.sv(1533): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436758 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1534) " "Verilog HDL assignment warning at DE1_SoC.sv(1534): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436759 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1535) " "Verilog HDL assignment warning at DE1_SoC.sv(1535): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436759 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1536) " "Verilog HDL assignment warning at DE1_SoC.sv(1536): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436759 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1538) " "Verilog HDL assignment warning at DE1_SoC.sv(1538): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436759 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1542) " "Verilog HDL assignment warning at DE1_SoC.sv(1542): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436759 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1543) " "Verilog HDL assignment warning at DE1_SoC.sv(1543): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436759 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1544) " "Verilog HDL assignment warning at DE1_SoC.sv(1544): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436760 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1545) " "Verilog HDL assignment warning at DE1_SoC.sv(1545): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436760 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1547) " "Verilog HDL assignment warning at DE1_SoC.sv(1547): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436760 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1554) " "Verilog HDL assignment warning at DE1_SoC.sv(1554): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436760 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1555) " "Verilog HDL assignment warning at DE1_SoC.sv(1555): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436760 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1556) " "Verilog HDL assignment warning at DE1_SoC.sv(1556): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436761 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1557) " "Verilog HDL assignment warning at DE1_SoC.sv(1557): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436761 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1559) " "Verilog HDL assignment warning at DE1_SoC.sv(1559): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436761 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1563) " "Verilog HDL assignment warning at DE1_SoC.sv(1563): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436761 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1564) " "Verilog HDL assignment warning at DE1_SoC.sv(1564): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436761 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1565) " "Verilog HDL assignment warning at DE1_SoC.sv(1565): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436761 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1566) " "Verilog HDL assignment warning at DE1_SoC.sv(1566): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436762 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1568) " "Verilog HDL assignment warning at DE1_SoC.sv(1568): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436762 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1572) " "Verilog HDL assignment warning at DE1_SoC.sv(1572): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436762 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1573) " "Verilog HDL assignment warning at DE1_SoC.sv(1573): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436762 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1574) " "Verilog HDL assignment warning at DE1_SoC.sv(1574): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436762 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1575) " "Verilog HDL assignment warning at DE1_SoC.sv(1575): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436762 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1579) " "Verilog HDL assignment warning at DE1_SoC.sv(1579): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436763 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1580) " "Verilog HDL assignment warning at DE1_SoC.sv(1580): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436763 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1581) " "Verilog HDL assignment warning at DE1_SoC.sv(1581): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436763 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1582) " "Verilog HDL assignment warning at DE1_SoC.sv(1582): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436763 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1584) " "Verilog HDL assignment warning at DE1_SoC.sv(1584): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436763 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1588) " "Verilog HDL assignment warning at DE1_SoC.sv(1588): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436763 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1589) " "Verilog HDL assignment warning at DE1_SoC.sv(1589): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436764 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1590) " "Verilog HDL assignment warning at DE1_SoC.sv(1590): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436764 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1591) " "Verilog HDL assignment warning at DE1_SoC.sv(1591): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436764 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1593) " "Verilog HDL assignment warning at DE1_SoC.sv(1593): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436764 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1600) " "Verilog HDL assignment warning at DE1_SoC.sv(1600): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436765 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1601) " "Verilog HDL assignment warning at DE1_SoC.sv(1601): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436765 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1602) " "Verilog HDL assignment warning at DE1_SoC.sv(1602): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436765 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1612) " "Verilog HDL assignment warning at DE1_SoC.sv(1612): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436766 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1613) " "Verilog HDL assignment warning at DE1_SoC.sv(1613): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436766 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1614) " "Verilog HDL assignment warning at DE1_SoC.sv(1614): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436766 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1618) " "Verilog HDL assignment warning at DE1_SoC.sv(1618): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436766 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1619) " "Verilog HDL assignment warning at DE1_SoC.sv(1619): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436766 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1620) " "Verilog HDL assignment warning at DE1_SoC.sv(1620): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436767 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1624) " "Verilog HDL assignment warning at DE1_SoC.sv(1624): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436767 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1625) " "Verilog HDL assignment warning at DE1_SoC.sv(1625): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436767 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1626) " "Verilog HDL assignment warning at DE1_SoC.sv(1626): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436768 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1630) " "Verilog HDL assignment warning at DE1_SoC.sv(1630): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436768 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1631) " "Verilog HDL assignment warning at DE1_SoC.sv(1631): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436768 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1632) " "Verilog HDL assignment warning at DE1_SoC.sv(1632): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436768 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1636) " "Verilog HDL assignment warning at DE1_SoC.sv(1636): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436768 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1637) " "Verilog HDL assignment warning at DE1_SoC.sv(1637): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436769 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1638) " "Verilog HDL assignment warning at DE1_SoC.sv(1638): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436769 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1642) " "Verilog HDL assignment warning at DE1_SoC.sv(1642): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436769 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1643) " "Verilog HDL assignment warning at DE1_SoC.sv(1643): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436769 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1644) " "Verilog HDL assignment warning at DE1_SoC.sv(1644): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436769 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1650) " "Verilog HDL assignment warning at DE1_SoC.sv(1650): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436770 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1651) " "Verilog HDL assignment warning at DE1_SoC.sv(1651): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436770 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1652) " "Verilog HDL assignment warning at DE1_SoC.sv(1652): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436770 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1656) " "Verilog HDL assignment warning at DE1_SoC.sv(1656): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436770 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1657) " "Verilog HDL assignment warning at DE1_SoC.sv(1657): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436770 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1658) " "Verilog HDL assignment warning at DE1_SoC.sv(1658): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436770 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1662) " "Verilog HDL assignment warning at DE1_SoC.sv(1662): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436771 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1663) " "Verilog HDL assignment warning at DE1_SoC.sv(1663): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436772 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1664) " "Verilog HDL assignment warning at DE1_SoC.sv(1664): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436772 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1671) " "Verilog HDL assignment warning at DE1_SoC.sv(1671): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436772 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1672) " "Verilog HDL assignment warning at DE1_SoC.sv(1672): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436772 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1673) " "Verilog HDL assignment warning at DE1_SoC.sv(1673): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436772 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1677) " "Verilog HDL assignment warning at DE1_SoC.sv(1677): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436773 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1678) " "Verilog HDL assignment warning at DE1_SoC.sv(1678): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436773 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1679) " "Verilog HDL assignment warning at DE1_SoC.sv(1679): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436773 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1683) " "Verilog HDL assignment warning at DE1_SoC.sv(1683): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436773 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1684) " "Verilog HDL assignment warning at DE1_SoC.sv(1684): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436773 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1685) " "Verilog HDL assignment warning at DE1_SoC.sv(1685): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436773 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1689) " "Verilog HDL assignment warning at DE1_SoC.sv(1689): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436774 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1690) " "Verilog HDL assignment warning at DE1_SoC.sv(1690): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436774 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1691) " "Verilog HDL assignment warning at DE1_SoC.sv(1691): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436774 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1695) " "Verilog HDL assignment warning at DE1_SoC.sv(1695): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436774 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1696) " "Verilog HDL assignment warning at DE1_SoC.sv(1696): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436775 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1697) " "Verilog HDL assignment warning at DE1_SoC.sv(1697): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436775 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1698) " "Verilog HDL assignment warning at DE1_SoC.sv(1698): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436775 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1702) " "Verilog HDL assignment warning at DE1_SoC.sv(1702): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436775 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1703) " "Verilog HDL assignment warning at DE1_SoC.sv(1703): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436775 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1704) " "Verilog HDL assignment warning at DE1_SoC.sv(1704): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436775 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1713) " "Verilog HDL assignment warning at DE1_SoC.sv(1713): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436776 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1714) " "Verilog HDL assignment warning at DE1_SoC.sv(1714): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436776 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1715) " "Verilog HDL assignment warning at DE1_SoC.sv(1715): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436776 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1719) " "Verilog HDL assignment warning at DE1_SoC.sv(1719): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436776 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1720) " "Verilog HDL assignment warning at DE1_SoC.sv(1720): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436776 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1721) " "Verilog HDL assignment warning at DE1_SoC.sv(1721): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436777 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1725) " "Verilog HDL assignment warning at DE1_SoC.sv(1725): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436777 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1726) " "Verilog HDL assignment warning at DE1_SoC.sv(1726): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436777 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1727) " "Verilog HDL assignment warning at DE1_SoC.sv(1727): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436777 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1731) " "Verilog HDL assignment warning at DE1_SoC.sv(1731): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436777 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1732) " "Verilog HDL assignment warning at DE1_SoC.sv(1732): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436778 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1733) " "Verilog HDL assignment warning at DE1_SoC.sv(1733): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436778 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1737) " "Verilog HDL assignment warning at DE1_SoC.sv(1737): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436778 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1738) " "Verilog HDL assignment warning at DE1_SoC.sv(1738): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436778 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1739) " "Verilog HDL assignment warning at DE1_SoC.sv(1739): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436778 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1743) " "Verilog HDL assignment warning at DE1_SoC.sv(1743): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436779 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1744) " "Verilog HDL assignment warning at DE1_SoC.sv(1744): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436779 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1745) " "Verilog HDL assignment warning at DE1_SoC.sv(1745): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436779 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1751) " "Verilog HDL assignment warning at DE1_SoC.sv(1751): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436779 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1752) " "Verilog HDL assignment warning at DE1_SoC.sv(1752): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436779 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1753) " "Verilog HDL assignment warning at DE1_SoC.sv(1753): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436780 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1757) " "Verilog HDL assignment warning at DE1_SoC.sv(1757): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436780 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1758) " "Verilog HDL assignment warning at DE1_SoC.sv(1758): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436780 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1759) " "Verilog HDL assignment warning at DE1_SoC.sv(1759): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436780 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1763) " "Verilog HDL assignment warning at DE1_SoC.sv(1763): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436780 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1764) " "Verilog HDL assignment warning at DE1_SoC.sv(1764): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436780 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1765) " "Verilog HDL assignment warning at DE1_SoC.sv(1765): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436781 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1769) " "Verilog HDL assignment warning at DE1_SoC.sv(1769): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436781 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1770) " "Verilog HDL assignment warning at DE1_SoC.sv(1770): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436781 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1771) " "Verilog HDL assignment warning at DE1_SoC.sv(1771): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436781 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1808) " "Verilog HDL assignment warning at DE1_SoC.sv(1808): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436791 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1816) " "Verilog HDL assignment warning at DE1_SoC.sv(1816): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436791 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1898) " "Verilog HDL assignment warning at DE1_SoC.sv(1898): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967436793 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(6) " "Output port \"LEDR\" at DE1_SoC.sv(6) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1496967436843 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv1\"" {  } { { "DE1_SoC.sv" "cdiv1" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system RLC_game_system:cpuModule " "Elaborating entity \"RLC_game_system\" for hierarchy \"RLC_game_system:cpuModule\"" {  } { { "DE1_SoC.sv" "cpuModule" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu " "Elaborating entity \"RLC_game_system_cpu\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "cpu" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_test_bench RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_test_bench:the_RLC_game_system_cpu_test_bench " "Elaborating entity \"RLC_game_system_cpu_test_bench\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_test_bench:the_RLC_game_system_cpu_test_bench\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_test_bench" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_register_bank_a_module RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a " "Elaborating entity \"RLC_game_system_cpu_register_bank_a_module\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "RLC_game_system_cpu_register_bank_a" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_altsyncram" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RLC_game_system_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"RLC_game_system_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437677 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967437677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f6n1 " "Found entity 1: altsyncram_f6n1" {  } { { "db/altsyncram_f6n1.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_f6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967437745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967437745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f6n1 RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_f6n1:auto_generated " "Elaborating entity \"altsyncram_f6n1\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_f6n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_register_bank_b_module RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b " "Elaborating entity \"RLC_game_system_cpu_register_bank_b_module\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "RLC_game_system_cpu_register_bank_b" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_altsyncram" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RLC_game_system_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"RLC_game_system_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437802 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967437802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6n1 " "Found entity 1: altsyncram_g6n1" {  } { { "db/altsyncram_g6n1.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_g6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967437863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967437863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g6n1 RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_g6n1:auto_generated " "Elaborating entity \"altsyncram_g6n1\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_g6n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci " "Elaborating entity \"RLC_game_system_cpu_nios2_oci\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_debug RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_debug\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_debug" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967437918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437919 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967437919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_ocimem RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem " "Elaborating entity \"RLC_game_system_cpu_nios2_ocimem\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_ocimem" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_ociram_sp_ram_module RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram " "Elaborating entity \"RLC_game_system_cpu_ociram_sp_ram_module\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "RLC_game_system_cpu_ociram_sp_ram" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_altsyncram" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967437932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RLC_game_system_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"RLC_game_system_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437932 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967437932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2df1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2df1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2df1 " "Found entity 1: altsyncram_2df1" {  } { { "db/altsyncram_2df1.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_2df1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967437989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967437989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2df1 RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2df1:auto_generated " "Elaborating entity \"altsyncram_2df1\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2df1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967437989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_avalon_reg RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_avalon_reg:the_RLC_game_system_cpu_nios2_avalon_reg " "Elaborating entity \"RLC_game_system_cpu_nios2_avalon_reg\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_avalon_reg:the_RLC_game_system_cpu_nios2_avalon_reg\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_avalon_reg" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_break RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_break\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_break" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_xbrk RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_xbrk:the_RLC_game_system_cpu_nios2_oci_xbrk " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_xbrk\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_xbrk:the_RLC_game_system_cpu_nios2_oci_xbrk\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_xbrk" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_dbrk RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_dbrk:the_RLC_game_system_cpu_nios2_oci_dbrk " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_dbrk\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_dbrk:the_RLC_game_system_cpu_nios2_oci_dbrk\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_dbrk" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_itrace RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_itrace:the_RLC_game_system_cpu_nios2_oci_itrace " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_itrace\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_itrace:the_RLC_game_system_cpu_nios2_oci_itrace\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_itrace" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_dtrace RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_dtrace:the_RLC_game_system_cpu_nios2_oci_dtrace " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_dtrace\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_dtrace:the_RLC_game_system_cpu_nios2_oci_dtrace\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_dtrace" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_td_mode RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_dtrace:the_RLC_game_system_cpu_nios2_oci_dtrace\|RLC_game_system_cpu_nios2_oci_td_mode:RLC_game_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_td_mode\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_dtrace:the_RLC_game_system_cpu_nios2_oci_dtrace\|RLC_game_system_cpu_nios2_oci_td_mode:RLC_game_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "RLC_game_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_fifo RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_fifo\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_fifo" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt:the_RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt:the_RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc:the_RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc:the_RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_fifo_cnt_inc RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_nios2_oci_fifo_cnt_inc:the_RLC_game_system_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_nios2_oci_fifo_cnt_inc:the_RLC_game_system_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_oci_test_bench RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_oci_test_bench:the_RLC_game_system_cpu_oci_test_bench " "Elaborating entity \"RLC_game_system_cpu_oci_test_bench\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_oci_test_bench:the_RLC_game_system_cpu_oci_test_bench\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_oci_test_bench" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_pib RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_pib:the_RLC_game_system_cpu_nios2_oci_pib " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_pib\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_pib:the_RLC_game_system_cpu_nios2_oci_pib\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_pib" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_im RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_im:the_RLC_game_system_cpu_nios2_oci_im " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_im\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_im:the_RLC_game_system_cpu_nios2_oci_im\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_im" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_jtag_debug_module_wrapper RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"RLC_game_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_jtag_debug_module_wrapper" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_jtag_debug_module_tck RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck " "Elaborating entity \"RLC_game_system_cpu_jtag_debug_module_tck\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "the_RLC_game_system_cpu_jtag_debug_module_tck" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_jtag_debug_module_sysclk RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"RLC_game_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "the_RLC_game_system_cpu_jtag_debug_module_sysclk" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "RLC_game_system_cpu_jtag_debug_module_phy" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967438084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438084 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967438084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438086 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_jtag_uart RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart " "Elaborating entity \"RLC_game_system_jtag_uart\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "jtag_uart" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_jtag_uart_scfifo_w RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w " "Elaborating entity \"RLC_game_system_jtag_uart_scfifo_w\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "the_RLC_game_system_jtag_uart_scfifo_w" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "wfifo" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967438142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438142 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967438142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967438190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967438190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967438201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967438201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967438211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967438211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967438263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967438263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967438313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967438313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967438368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967438368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967438418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967438418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_jtag_uart_scfifo_r RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_r:the_RLC_game_system_jtag_uart_scfifo_r " "Elaborating entity \"RLC_game_system_jtag_uart_scfifo_r\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_r:the_RLC_game_system_jtag_uart_scfifo_r\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "the_RLC_game_system_jtag_uart_scfifo_r" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:RLC_game_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:RLC_game_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "RLC_game_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:RLC_game_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:RLC_game_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967438533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:RLC_game_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:RLC_game_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438533 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967438533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_led_pio RLC_game_system:cpuModule\|RLC_game_system_led_pio:led_pio " "Elaborating entity \"RLC_game_system_led_pio\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_led_pio:led_pio\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "led_pio" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_onchip_mem RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem " "Elaborating entity \"RLC_game_system_onchip_mem\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "onchip_mem" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" "the_altsyncram" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967438549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RLC_game_system_onchip_mem.hex " "Parameter \"init_file\" = \"RLC_game_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 50000 " "Parameter \"maximum_depth\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 50000 " "Parameter \"numwords_a\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438549 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967438549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_llj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_llj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_llj1 " "Found entity 1: altsyncram_llj1" {  } { { "db/altsyncram_llj1.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_llj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967438645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967438645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_llj1 RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_llj1:auto_generated " "Elaborating entity \"altsyncram_llj1\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_llj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/decode_cla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967438708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967438708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_llj1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_llj1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_llj1.tdf" "decode3" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_llj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967438776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967438776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_llj1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_llj1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_llj1.tdf" "mux2" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_llj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_switches_pio RLC_game_system:cpuModule\|RLC_game_system_switches_pio:switches_pio " "Elaborating entity \"RLC_game_system_switches_pio\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_switches_pio:switches_pio\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "switches_pio" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_KEYin_pio RLC_game_system:cpuModule\|RLC_game_system_KEYin_pio:keyin_pio " "Elaborating entity \"RLC_game_system_KEYin_pio\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_KEYin_pio:keyin_pio\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "keyin_pio" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_seven_seg_pio RLC_game_system:cpuModule\|RLC_game_system_seven_seg_pio:seven_seg_pio " "Elaborating entity \"RLC_game_system_seven_seg_pio\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_seven_seg_pio:seven_seg_pio\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "seven_seg_pio" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_OutputClockEnable_pio RLC_game_system:cpuModule\|RLC_game_system_OutputClockEnable_pio:outputclockenable_pio " "Elaborating entity \"RLC_game_system_OutputClockEnable_pio\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_OutputClockEnable_pio:outputclockenable_pio\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "outputclockenable_pio" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_VGAout RLC_game_system:cpuModule\|RLC_game_system_VGAout:vgaout " "Elaborating entity \"RLC_game_system_VGAout\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_VGAout:vgaout\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "vgaout" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_VGA_X_cord RLC_game_system:cpuModule\|RLC_game_system_VGA_X_cord:vga_x_cord " "Elaborating entity \"RLC_game_system_VGA_X_cord\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_VGA_X_cord:vga_x_cord\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "vga_x_cord" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_VGA_Y_cord RLC_game_system:cpuModule\|RLC_game_system_VGA_Y_cord:vga_y_cord " "Elaborating entity \"RLC_game_system_VGA_Y_cord\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_VGA_Y_cord:vga_y_cord\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "vga_y_cord" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967438999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"RLC_game_system_mm_interconnect_0\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "mm_interconnect_0" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router:router " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router:router\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "router" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_default_decode RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router:router\|RLC_game_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_default_decode\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router:router\|RLC_game_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_001 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_001\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_001:router_001\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_001_default_decode RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_001:router_001\|RLC_game_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_001:router_001\|RLC_game_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_002 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_002\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_002:router_002\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_002_default_decode RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_002:router_002\|RLC_game_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_002:router_002\|RLC_game_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_003 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_003\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_003:router_003\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_003_default_decode RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_003:router_003\|RLC_game_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_003:router_003\|RLC_game_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_cmd_demux RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"RLC_game_system_mm_interconnect_0_cmd_demux\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_cmd_demux_001 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"RLC_game_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_cmd_mux RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"RLC_game_system_mm_interconnect_0_cmd_mux\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_cmd_mux_001 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"RLC_game_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_mux_001.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_rsp_demux RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"RLC_game_system_mm_interconnect_0_rsp_demux\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_rsp_mux RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"RLC_game_system_mm_interconnect_0_rsp_mux\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 5137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_rsp_mux_001 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"RLC_game_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 5160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_irq_mapper RLC_game_system:cpuModule\|RLC_game_system_irq_mapper:irq_mapper " "Elaborating entity \"RLC_game_system_irq_mapper\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_irq_mapper:irq_mapper\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "irq_mapper" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller RLC_game_system:cpuModule\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"RLC_game_system:cpuModule\|altera_reset_controller:rst_controller\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "rst_controller" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RLC_game_system:cpuModule\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RLC_game_system:cpuModule\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RLC_game_system:cpuModule\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RLC_game_system:cpuModule\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller RLC_game_system:cpuModule\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"RLC_game_system:cpuModule\|altera_reset_controller:rst_controller_001\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "rst_controller_001" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver video_driver:VGA " "Elaborating entity \"video_driver\" for hierarchy \"video_driver:VGA\"" {  } { { "DE1_SoC.sv" "VGA" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing video_driver:VGA\|altera_up_avalon_video_vga_timing:video " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"video_driver:VGA\|altera_up_avalon_video_vga_timing:video\"" {  } { { "video_driver.sv" "video" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/video_driver.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967439282 "|DE1_SoC|video_driver:VGA|altera_up_avalon_video_vga_timing:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496967439282 "|DE1_SoC|video_driver:VGA|altera_up_avalon_video_vga_timing:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5bit_e1 mux5bit_e1:e1_pos " "Elaborating entity \"mux5bit_e1\" for hierarchy \"mux5bit_e1:e1_pos\"" {  } { { "DE1_SoC.sv" "e1_pos" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5bit_e2 mux5bit_e2:e2_pos " "Elaborating entity \"mux5bit_e2\" for hierarchy \"mux5bit_e2:e2_pos\"" {  } { { "DE1_SoC.sv" "e2_pos" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967439288 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "DE1_SoC.sv" "Mod2" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 311 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "DE1_SoC.sv" "Mod4" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 349 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "DE1_SoC.sv" "Mod3" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 324 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DE1_SoC.sv" "Mod0" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 287 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "DE1_SoC.sv" "Mod1" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 287 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "DE1_SoC.sv" "Div2" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 306 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "DE1_SoC.sv" "Div8" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 390 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "DE1_SoC.sv" "Div5" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 375 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "DE1_SoC.sv" "Div7" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 389 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE1_SoC.sv" "Div1" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 295 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "DE1_SoC.sv" "Div4" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 374 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE1_SoC.sv" "Div0" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 295 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "DE1_SoC.sv" "Div6" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 388 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "DE1_SoC.sv" "Div3" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "DE1_SoC.sv" "Div9" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1202 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "DE1_SoC.sv" "Div10" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1202 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div11\"" {  } { { "DE1_SoC.sv" "Div11" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div12\"" {  } { { "DE1_SoC.sv" "Div12" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456523 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1496967456523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 311 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456566 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 311 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967456566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eho " "Found entity 1: lpm_divide_eho" {  } { { "db/lpm_divide_eho.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_divide_eho.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967456617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967456617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967456628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967456628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967456667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967456667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967456687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967456687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967456699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967456699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 287 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456733 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 287 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967456733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hho " "Found entity 1: lpm_divide_hho" {  } { { "db/lpm_divide_hho.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_divide_hho.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967456784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967456784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967456795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967456795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967456841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967456841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967456863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967456863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 287 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967456872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967456873 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 287 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967456873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qio " "Found entity 1: lpm_divide_qio" {  } { { "db/lpm_divide_qio.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_divide_qio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967456922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967456922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_0dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_0dg " "Found entity 1: abs_divider_0dg" {  } { { "db/abs_divider_0dg.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/abs_divider_0dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967456936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967456936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_h2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_h2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_h2f " "Found entity 1: alt_u_div_h2f" {  } { { "db/alt_u_div_h2f.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/alt_u_div_h2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967456985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967456985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0p9 " "Found entity 1: lpm_abs_0p9" {  } { { "db/lpm_abs_0p9.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_abs_0p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967457010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967457010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 306 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967457020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967457020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967457020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967457020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967457020 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 306 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967457020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_divide_4dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967457071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967457071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967457082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967457082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/alt_u_div_q2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967457208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967457208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div8 " "Elaborated megafunction instantiation \"lpm_divide:Div8\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 390 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967457251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div8 " "Instantiated megafunction \"lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967457251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967457251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967457251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967457251 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 390 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967457251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sbm " "Found entity 1: lpm_divide_sbm" {  } { { "db/lpm_divide_sbm.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_divide_sbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967457303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967457303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1mh " "Found entity 1: sign_div_unsign_1mh" {  } { { "db/sign_div_unsign_1mh.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/sign_div_unsign_1mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967457319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967457319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_80f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_80f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_80f " "Found entity 1: alt_u_div_80f" {  } { { "db/alt_u_div_80f.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/alt_u_div_80f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967457444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967457444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div9 " "Elaborated megafunction instantiation \"lpm_divide:Div9\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1202 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967457609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div9 " "Instantiated megafunction \"lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967457609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967457609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967457609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967457609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496967457609 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1202 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496967457609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496967457658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496967457658 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1496967459659 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 2 1496967463098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 2 1496967463098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 2 1496967463098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 2 1496967463098 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 2 1496967463098 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 2 1496967463277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 2 1496967463277 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 2 1496967463277 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496967463448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496967463448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496967463448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496967463448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496967463448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496967463448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496967463448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496967463448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496967463448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496967463448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496967463448 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496967463448 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 3 1496967463448 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967479432 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967479432 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1496967479432 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496967479434 "|DE1_SoC|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1496967479434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967480305 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "192 " "192 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1496967494703 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Grant/Documents/UW/EE371/lab5/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Grant/Documents/UW/EE371/lab5/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1496967495412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496967498233 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967498233 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967499581 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967499581 "|DE1_SoC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967499581 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496967499581 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1496967499581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21905 " "Implemented 21905 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496967499664 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496967499664 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1496967499664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21415 " "Implemented 21415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496967499664 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1496967499664 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "35 " "Implemented 35 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1496967499664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496967499664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 492 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 492 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496967499845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 17:18:19 2017 " "Processing ended: Thu Jun 08 17:18:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496967499845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496967499845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496967499845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496967499845 ""}
