<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — cmos stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="circuit.html">circuit</a></span> (67)
<br/><span class="tag"><a href="design.html">design</a></span> (34)
<br/><span class="tag"><a href="power.html">power</a></span> (31)
<br/><span class="tag"><a href="logic.html">logic</a></span> (24)
<br/><span class="tag"><a href="test.html">test</a></span> (23)
</div>
<h2><span class="ttl">Stem</span> cmos$ (<a href="../words.html">all stems</a>)</h2>
<h3>213 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-AhmadyanGNCV.html">DATE-2015-AhmadyanGNCV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast eye diagram analysis for high-speed CMOS circuits (<abbr title="Seyed Nematollah Ahmadyan">SNA</abbr>, <abbr title="Chenjie Gu">CG</abbr>, <abbr title="Suriyaprakash Natarajan">SN</abbr>, <abbr title="Eli Chiprout">EC</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 1377–1382.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CilingirogluZUK.html">DATE-2015-CilingirogluZUK</a> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Dictionary-based sparse representation for resolution improvement in laser voltage imaging of CMOS integrated circuits (<abbr title="T. Berkin Cilingiroglu">TBC</abbr>, <abbr title="Mahmoud Zangeneh">MZ</abbr>, <abbr title="Aydan Uyar">AU</abbr>, <abbr title="W. Clem Karl">WCK</abbr>, <abbr title="Janusz Konrad">JK</abbr>, <abbr title="Ajay Joshi">AJ</abbr>, <abbr title="Bennett B. Goldberg">BBG</abbr>, <abbr title="M. Selim Ünlü">MSÜ</abbr>), pp. 597–600.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-DghaisR.html">DATE-2015-DghaisR</a> <span class="tag"><a href="../tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Empirical modelling of FDSOI CMOS inverter for signal/power integrity simulation (<abbr title="Wael Dghais">WD</abbr>, <abbr title="Jonathan Rodriguez">JR</abbr>), pp. 1555–1558.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GarciaMSN.html">DATE-2015-GarciaMSN</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>High performance single supply CMOS inverter level up shifter for multi: supply voltages domains (<abbr title="José C. García">JCG</abbr>, <abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="Javier Sosa">JS</abbr>, <abbr title="Saeid Nooshabadi">SN</abbr>), pp. 1273–1276.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LuLJLHCL.html">DATE-2015-LuLJLHCL</a> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Simultaneous transistor pairing and placement for CMOS standard cells (<abbr title="Ang Lu">AL</abbr>, <abbr title="Hsueh-Ju Lu">HJL</abbr>, <abbr title="En-Jang Jang">EJJ</abbr>, <abbr title="Yu-Po Lin">YPL</abbr>, <abbr title="Chun-Hsiang Hung">CHH</abbr>, <abbr title="Chun-Chih Chuang">CCC</abbr>, <abbr title="Rung-Bin Lin">RBL</abbr>), pp. 1647–1652.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SchaffnerGSB.html">DATE-2015-SchaffnerGSB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>DRAM or no-DRAM?: exploring linear solver architectures for image domain warping in 28 nm CMOS (<abbr title="Michael Schaffner">MS</abbr>, <abbr title="Frank K. Gürkaynak">FKG</abbr>, <abbr title="Aljoscha Smolic">AS</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 707–712.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SporrerBVMRMBBP.html">DATE-2015-SporrerBVMRMBBP</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/smarttech.html" title="smarttech">#smarttech</a></span></dt><dd>Integrated CMOS receiver for wearable coil arrays in MRI applications (<abbr title="Benjamin Sporrer">BS</abbr>, <abbr title="Luca Bettini">LB</abbr>, <abbr title="Christian Vogt">CV</abbr>, <abbr title="Andreas Mehmann">AM</abbr>, <abbr title="Jonas Reber">JR</abbr>, <abbr title="Josip Marjanovic">JM</abbr>, <abbr title="David O. Brunner">DOB</abbr>, <abbr title="Thomas Burger">TB</abbr>, <abbr title="Klaas P. Pruessmann">KPP</abbr>, <abbr title="Gerhard Tröster">GT</abbr>, <abbr title="Qiuting Huang">QH</abbr>), pp. 1689–1694.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-KabirS.html">DAC-2014-KabirS</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Computing with Hybrid CMOS/STO Circuits (<abbr title="Mehdi Kabir">MK</abbr>, <abbr title="Mircea R. Stan">MRS</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-BhargavaM.html">DATE-2014-BhargavaM</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient reliable PUF-based cryptographic key generator in 65nm CMOS (<abbr title="Mudit Bhargava">MB</abbr>, <abbr title="Ken Mai">KM</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Huang.html">DATE-2014-Huang</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A high performance SEU-tolerant latch for nanoscale CMOS technology (<abbr title="Zhengfeng Huang">ZH</abbr>), pp. 1–5.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Kreupl.html">DATE-2014-Kreupl</a></dt><dd>Advancing CMOS with carbon electronics (<abbr title="Franz Kreupl">FK</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-NarayananDCCLW.html">DATE-2014-NarayananDCCLW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>Video analytics using beyond CMOS devices (<abbr title="Vijaykrishnan Narayanan">VN</abbr>, <abbr title="Suman Datta">SD</abbr>, <abbr title="Gert Cauwenberghs">GC</abbr>, <abbr title="Donald M. Chiarulli">DMC</abbr>, <abbr title="Steven P. Levitan">SPL</abbr>, <abbr title="Philip Wong">PW</abbr>), pp. 1–5.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-FariborziCNCHLLS.html">DAC-2013-FariborziCNCHLLS</a></dt><dd>Relays do not leak: CMOS does (<abbr title="Hossein Fariborzi">HF</abbr>, <abbr title="Fred Chen">FC</abbr>, <abbr title="Rhesa Nathanael">RN</abbr>, <abbr title="I.-Ru Chen">IRC</abbr>, <abbr title="Louis Hutin">LH</abbr>, <abbr title="Rinus Lee">RL</abbr>, <abbr title="Tsu-Jae King Liu">TJKL</abbr>, <abbr title="Vladimir Stojanovic">VS</abbr>), p. 4.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChangWB.html">DATE-2013-ChangWB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Process-variation-aware Iddq diagnosis for nano-scale CMOS designs — the first step (<abbr title="Chia-Ling Chang">CLC</abbr>, <abbr title="Charles H.-P. Wen">CHPW</abbr>, <abbr title="Jayanta Bhadra">JB</abbr>), pp. 454–457.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-De.html">DATE-2013-De</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Near-threshold voltage design in nanoscale CMOS (<abbr title="Vivek De">VD</abbr>), p. 612.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-GielenM.html">DATE-2013-GielenM</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Stochastic degradation modeling and simulation for analog integrated circuits in nanometer CMOS (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Elie Maricau">EM</abbr>), pp. 326–331.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MishraBTRF.html">DATE-2013-MishraBTRF</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A sub-μa power management circuit in 0.18μm CMOS for energy harvesters (<abbr title="Biswajit Mishra">BM</abbr>, <abbr title="Cyril Botteron">CB</abbr>, <abbr title="Gabriele Tasselli">GT</abbr>, <abbr title="Christian Robert">CR</abbr>, <abbr title="Pierre-André Farine">PAF</abbr>), pp. 1197–1202.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ParkQPC.html">DATE-2013-ParkQPC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS (<abbr title="Sunghyun Park">SP</abbr>, <abbr title="Masood Qazi">MQ</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>, <abbr title="Anantha P. Chandrakasan">APC</abbr>), pp. 1637–1642.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-RethyDSDG.html">DATE-2013-RethyDSDG</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A low-power and low-voltage BBPLL-based sensor interface in 130nm CMOS for wireless sensor networks (<abbr title="Jelle Van Rethy">JVR</abbr>, <abbr title="Hans Danneels">HD</abbr>, <abbr title="Valentijn De Smedt">VDS</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 1431–1435.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-RoaCJ.html">DAC-2012-RoaCJ</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Material implication in CMOS: a new kind of logic (<abbr title="Elkim Roa">ER</abbr>, <abbr title="Wu-Hsin Chen">WHC</abbr>, <abbr title="Byunghoo Jung">BJ</abbr>), pp. 1258–1259.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-BiZLCP.html">DATE-2012-BiZLCP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Spintronic memristor based temperature sensor design with CMOS current reference (<abbr title="Xiuyuan Bi">XB</abbr>, <abbr title="Chao Zhang">CZ</abbr>, <abbr title="Hai Li">HL</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Robinson E. Pino">REP</abbr>), pp. 1301–1306.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-NicolaidisAZZKBTLTRKKDA.html">DATE-2012-NicolaidisAZZKBTLTRKKDA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design for test and reliability in ultimate CMOS (<abbr title="Michael Nicolaidis">MN</abbr>, <abbr title="Lorena Anghel">LA</abbr>, <abbr title="Nacer-Eddine Zergainoh">NEZ</abbr>, <abbr title="Yervant Zorian">YZ</abbr>, <abbr title="Tanay Karnik">TK</abbr>, <abbr title="Keith A. Bowman">KAB</abbr>, <abbr title="James Tschanz">JT</abbr>, <abbr title="Shih-Lien Lu">SLL</abbr>, <abbr title="Carlos Tokunaga">CT</abbr>, <abbr title="Arijit Raychowdhury">AR</abbr>, <abbr title="Muhammad M. Khellah">MMK</abbr>, <abbr title="Jaydeep Kulkarni">JK</abbr>, <abbr title="Vivek De">VD</abbr>, <abbr title="Dimiter Avresky">DA</abbr>), pp. 677–682.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-PanagopoulosAR.html">DATE-2012-PanagopoulosAR</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A framework for simulating hybrid MTJ/CMOS circuits: Atoms to system approach (<abbr title="Georgios Panagopoulos">GP</abbr>, <abbr title="Charles Augustine">CA</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1443–1446.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-TorresAGPR.html">DATE-2012-TorresAGPR</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Beyond CMOS — benchmarking for future technologies (<abbr title="Clivia M. Sotomayor Torres">CMST</abbr>, <abbr title="Jouni Ahopelto">JA</abbr>, <abbr title="Mart W. M. Graef">MWMG</abbr>, <abbr title="R. M. Popp">RMP</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 129–134.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ChangC.html">DAC-2011-ChangC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Image quality aware metrics for performance specification of ADC array in 3D CMOS imagers (<abbr title="Hsiu-Ming Chang">HMC</abbr>, <abbr title="Kwang-Ting (Tim) Cheng">KT(C</abbr>), pp. 759–764.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-FuketaIYTNSS.html">DAC-2011-FuketaIYTNSS</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates (<abbr title="Hiroshi Fuketa">HF</abbr>, <abbr title="Satoshi Iida">SI</abbr>, <abbr title="Tadashi Yasufuku">TY</abbr>, <abbr title="Makoto Takamiya">MT</abbr>, <abbr title="Masahiro Nomura">MN</abbr>, <abbr title="Hirofumi Shinohara">HS</abbr>, <abbr title="Takayasu Sakurai">TS</abbr>), pp. 984–989.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-KrishnamurthyMS.html">DAC-2011-KrishnamurthyMS</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>High-performance energy-efficient encryption in the sub-45nm CMOS Era (<abbr title="Ram Krishnamurthy">RK</abbr>, <abbr title="Sanu Mathew">SM</abbr>, <abbr title="Farhana Sheikh">FS</abbr>), p. 332.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-SaripalliMDN.html">DAC-2011-SaripalliMDN</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores (<abbr title="Vinay Saripalli">VS</abbr>, <abbr title="Asit K. Mishra">AKM</abbr>, <abbr title="Suman Datta">SD</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>), pp. 729–734.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-SternRVRCPFR.html">DAC-2011-SternRVRCPFR</a></dt><dd>CMOS compatible nanowires for biosensing (<abbr title="Eric Stern">ES</abbr>, <abbr title="David A. Routenberg">DAR</abbr>, <abbr title="Aleksandar Vacic">AV</abbr>, <abbr title="Nitin K. Rajan">NKR</abbr>, <abbr title="Jason M. Criscione">JMC</abbr>, <abbr title="Jason Park">JP</abbr>, <abbr title="Tarek M. Fahmy">TMF</abbr>, <abbr title="Mark Reed">MR</abbr>), pp. 718–722.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-GielenMW.html">DATE-2011-GielenMW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analog circuit reliability in sub-32 nanometer CMOS: Analysis and mitigation (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Elie Maricau">EM</abbr>, <abbr title="Peter H. N. De Wit">PHNDW</abbr>), pp. 1474–1479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-LopezMBPGE.html">DATE-2011-LopezMBPGE</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Systematic design of a programmable low-noise CMOS neural interface for cell activity recording (<abbr title="Carolina Mora Lopez">CML</abbr>, <abbr title="Silke Musa">SM</abbr>, <abbr title="Carmen Bartic">CB</abbr>, <abbr title="Robert Puers">RP</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Wolfgang Eberle">WE</abbr>), pp. 818–823.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-ChangHKCW.html">DAC-2010-ChangHKCW</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>An error tolerance scheme for 3D CMOS imagers (<abbr title="Hsiu-Ming Chang">HMC</abbr>, <abbr title="Jiun-Lang Huang">JLH</abbr>, <abbr title="Ding-Ming Kwai">DMK</abbr>, <abbr title="Kwang-Ting (Tim) Cheng">KT(C</abbr>, <abbr title="Cheng-Wen Wu">CWW</abbr>), pp. 917–922.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-AlordaTBS.html">DATE-2010-AlordaTBS</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Static and dynamic stability improvement strategies for 6T CMOS low-power SRAMs (<abbr title="Bartomeu Alorda">BA</abbr>, <abbr title="Gabriel Torrens">GT</abbr>, <abbr title="Sebastiàn A. Bota">SAB</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 429–434.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ChironiDBCI.html">DATE-2010-ChironiDBCI</a></dt><dd>A compact digital amplitude modulator in 90nm CMOS (<abbr title="Vincenzo Chironi">VC</abbr>, <abbr title="Björn Debaillie">BD</abbr>, <abbr title="Andrea Baschirotto">AB</abbr>, <abbr title="Jan Craninckx">JC</abbr>, <abbr title="Mark Ingels">MI</abbr>), pp. 702–705.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-FanucciPDSTCLT.html">DATE-2010-FanucciPDSTCLT</a> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>An high voltage CMOS voltage regulator for automotive alternators with programmable functionalities and full reverse polarity capability (<abbr title="Luca Fanucci">LF</abbr>, <abbr title="Giuseppe Pasetti">GP</abbr>, <abbr title="Paolo D'Abramo">PD</abbr>, <abbr title="Riccardo Serventi">RS</abbr>, <abbr title="Francesco Tinfena">FT</abbr>, <abbr title="Pierre Chassard">PC</abbr>, <abbr title="L. Labiste">LL</abbr>, <abbr title="Pierre Tisserand">PT</abbr>), pp. 526–531.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-GaoH.html">DATE-2010-GaoH</a> <span class="tag"><a href="../tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A power optimization method for CMOS Op-Amps using sub-space based geometric programming (<abbr title="Wei Gao">WG</abbr>, <abbr title="Richard Hornsey">RH</abbr>), pp. 508–513.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-GeisNRRVC.html">DATE-2010-GeisNRRVC</a></dt><dd>An 11.6-19.3mW 0.375-13.6GHz CMOS frequency synthesizer with rail-to-rail operation (<abbr title="Arnd Geis">AG</abbr>, <abbr title="Pierluigi Nuzzo">PN</abbr>, <abbr title="Julien Ryckaert">JR</abbr>, <abbr title="Yves Rolain">YR</abbr>, <abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Jan Craninckx">JC</abbr>), pp. 697–701.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HenryN.html">DATE-2010-HenryN</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>From transistors to MEMS: Throughput-aware power gating in CMOS circuits (<abbr title="Michael B. Henry">MBH</abbr>, <abbr title="Leyla Nazhandali">LN</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-HuangFLYSSC.html">DATE-2010-HuangFLYSSC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Pseudo-CMOS: A novel design style for flexible electronics (<abbr title="Tsung-Ching Huang">TCH</abbr>, <abbr title="Kenjiro Fukuda">KF</abbr>, <abbr title="Chun-Ming Lo">CML</abbr>, <abbr title="Yung-Hui Yeh">YHY</abbr>, <abbr title="Tsuyoshi Sekitani">TS</abbr>, <abbr title="Takao Someya">TS</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 154–159.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-KeersmaekerRAMBBS.html">DATE-2010-KeersmaekerRAMBBS</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/research.html" title="research">#research</a></span></dt><dd>Panel session — great challenges in nanoelectronics and impact on academic research: More than Moore or Beyond CMOS? (<abbr title="R. De Keersmaeker">RDK</abbr>, <abbr title="M. Roukes">MR</abbr>, <abbr title="D. Antoinadis">DA</abbr>, <abbr title="Hugo De Man">HDM</abbr>, <abbr title="George Bourianoff">GB</abbr>, <abbr title="Michel Brillouët">MB</abbr>, <abbr title="L. Samuelson">LS</abbr>), p. 1677.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-Borkar.html">DAC-2009-Borkar</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design perspectives on 22nm CMOS and beyond (<abbr title="Shekhar Borkar">SB</abbr>), pp. 93–94.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-Kuhn.html">DAC-2009-Kuhn</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>CMOS scaling beyond 32nm: challenges and opportunities (<abbr title="Kelin J. Kuhn">KJK</abbr>), pp. 310–313.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SathanurPBMM.html">DATE-2009-SathanurPBMM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Physically clustered forward body biasing for variability compensation in nanometer CMOS design (<abbr title="Ashoka Visweswara Sathanur">AVS</abbr>, <abbr title="Antonio Pullini">AP</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 154–159.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ChengLLCC.html">DAC-2008-ChengLLCC</a> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor (<abbr title="Chih-Chi Cheng">CCC</abbr>, <abbr title="Chia-Hua Lin">CHL</abbr>, <abbr title="Chung-Te Li">CTL</abbr>, <abbr title="Samuel C. Chang">SCC</abbr>, <abbr title="Liang-Gee Chen">LGC</abbr>), pp. 90–95.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-ReddyPL.html">DAC-2008-ReddyPL</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On tests to detect via opens in digital CMOS circuits (<abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Chen Liu">CL</abbr>), pp. 840–845.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-AmelifardHFP.html">DATE-2008-AmelifardHFP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/stack.html" title="stack">#stack</a></span></dt><dd>A Current Source Model for CMOS Logic Cells Considering Multiple Input Switching and Stack Effect (<abbr title="Behnam Amelifard">BA</abbr>, <abbr title="Safar Hatami">SH</abbr>, <abbr title="Hanif Fatemi">HF</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 568–573.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-BadarogluDLC.html">DATE-2008-BadarogluDLC</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Calibration of Integrated CMOS Hall Sensors Using Coil-on-Chip in ATE Environment (<abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Guy Decabooter">GD</abbr>, <abbr title="Francois Laulanet">FL</abbr>, <abbr title="Olivier Charlier">OC</abbr>), pp. 873–878.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-GielenWMLMKGRN.html">DATE-2008-GielenWMLMKGRN</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Peter H. N. De Wit">PHNDW</abbr>, <abbr title="Elie Maricau">EM</abbr>, <abbr title="J. Loeckx">JL</abbr>, <abbr title="Javier Martín-Martínez">JMM</abbr>, <abbr title="Ben Kaczer">BK</abbr>, <abbr title="Guido Groeseneken">GG</abbr>, <abbr title="Rosana Rodríguez">RR</abbr>, <abbr title="Montserrat Nafría">MN</abbr>), pp. 1322–1327.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-Mitra.html">DATE-2008-Mitra</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Globally Optimized Robust Systems to Overcome Scaled CMOS Reliability Challenges (<abbr title="Subhasish Mitra">SM</abbr>), pp. 941–946.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-Schat.html">DATE-2008-Schat</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Fault Clustering in deep-submicron CMOS Processes (<abbr title="Jan Schat">JS</abbr>), pp. 511–514.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-SreedharSK.html">DATE-2008-SreedharSK</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On Modeling and Testing of Lithography Related Open Faults in Nano-CMOS Circuits (<abbr title="Aswin Sreedhar">AS</abbr>, <abbr title="Alodeep Sanyal">AS</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 616–621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-AgarwalN.html">DAC-2007-AgarwalN</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Characterizing Process Variation in Nanometer CMOS (<abbr title="Kanak Agarwal">KA</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>), pp. 396–399.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-DadgourB.html">DAC-2007-DadgourB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications (<abbr title="Hamed F. Dadgour">HFD</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 306–311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-RastogiCK.html">DAC-2007-RastogiCK</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method (<abbr title="Ashesh Rastogi">AR</abbr>, <abbr title="Wei Chen">WC</abbr>, <abbr title="Sandip Kundu">SK</abbr>), pp. 712–715.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ZhangSJ.html">DAC-2007-ZhangSJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture (<abbr title="Wei Zhang">WZ</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-AminKMKC.html">DAC-2006-AminKMKC</a> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A multi-port current source model for multiple-input switching effects in CMOS library cells (<abbr title="Chirayu S. Amin">CSA</abbr>, <abbr title="Chandramouli V. Kashyap">CVK</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Kip Killpack">KK</abbr>, <abbr title="Eli Chiprout">EC</abbr>), pp. 247–252.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-AnanthanR.html">DAC-2006-AnanthanR</a> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS (<abbr title="Hari Ananthan">HA</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 413–418.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-Borkar.html">DAC-2006-Borkar</a></dt><dd>Electronics beyond nano-scale CMOS (<abbr title="Shekhar Borkar">SB</abbr>), pp. 807–808.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-NieuwoudtRM.html">DAC-2006-NieuwoudtRM</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers (<abbr title="Arthur Nieuwoudt">AN</abbr>, <abbr title="Tamer Ragheb">TR</abbr>, <abbr title="Yehia Massoud">YM</abbr>), pp. 879–884.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-NuzzoPBPGT.html">DAC-2006-NuzzoPBPGT</a></dt><dd>A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW (<abbr title="Pierluigi Nuzzo">PN</abbr>, <abbr title="Geert Van der Plas">GVdP</abbr>, <abbr title="Fernando De Bernardinis">FDB</abbr>, <abbr title="Liesbet Van der Perre">LVdP</abbr>, <abbr title="Bert Gyselinckx">BG</abbr>, <abbr title="Pierangelo Terreni">PT</abbr>), pp. 873–878.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-PanCHCLCLLHWLLTYMCCPHCH.html">DAC-2006-PanCHCLCLLHWLLTYMCCPHCH</a> <span class="tag"><a href="../tag/ram.html" title="ram">#ram</a></span></dt><dd>A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications (<abbr title="Jyh-Shin Pan">JSP</abbr>, <abbr title="Hao-Cheng Chen">HCC</abbr>, <abbr title="Bing-Yu Hsieh">BYH</abbr>, <abbr title="Hong-Ching Chen">HCC</abbr>, <abbr title="Roger Lee">RL</abbr>, <abbr title="Ching-Ho Chu">CHC</abbr>, <abbr title="Yuan-Chin Liu">YCL</abbr>, <abbr title="Chuan Liu">CL</abbr>, <abbr title="Lily Huang">LH</abbr>, <abbr title="Chang-Long Wu">CLW</abbr>, <abbr title="Meng-Hsueh Lin">MHL</abbr>, <abbr title="Chun-Yiu Lin">CYL</abbr>, <abbr title="Shang-Nien Tsai">SNT</abbr>, <abbr title="Jenn-Ning Yang">JNY</abbr>, <abbr title="Chang-Po Ma">CPM</abbr>, <abbr title="Yung Cheng">YC</abbr>, <abbr title="Shu-Hung Chou">SHC</abbr>, <abbr title="Hsiu-Chen Peng">HCP</abbr>, <abbr title="Peng-Chuan Huang">PCH</abbr>, <abbr title="Benjamin Chiu">BC</abbr>, <abbr title="Alex Ho">AH</abbr>), pp. 290–291.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-RadT.html">DAC-2006-RadT</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>A new hybrid FPGA with nanoscale clusters and CMOS routing (<abbr title="Reza M. Rad">RMR</abbr>, <abbr title="Mohammad Tehranipoor">MT</abbr>), pp. 727–730.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ZhangJS.html">DAC-2006-ZhangJS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture (<abbr title="Wei Zhang">WZ</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>, <abbr title="Li Shang">LS</abbr>), pp. 711–716.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-ChakrapaniACKPS.html">DATE-2006-ChakrapaniACKPS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Ultra-efficient (embedded) SOC architectures based on probabilistic CMOS (PCMOS) technology (<abbr title="Lakshmi N. Chakrapani">LNC</abbr>, <abbr title="Bilge E. S. Akgul">BESA</abbr>, <abbr title="Suresh Cheemalavagu">SC</abbr>, <abbr title="Pinar Korkmaz">PK</abbr>, <abbr title="Krishna V. Palem">KVP</abbr>, <abbr title="Balasubramanian Seshasayee">BS</abbr>), pp. 1110–1115.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-GarciaMN.html">DATE-2006-GarciaMN</a></dt><dd>Bootstrapped full--swing CMOS driver for low supply voltage operation (<abbr title="José C. García">JCG</abbr>, <abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="Saeid Nooshabadi">SN</abbr>), pp. 410–411.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-MoezE.html">DATE-2006-MoezE</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A 10-GHz 15-dB four-stage distributed amplifier in 0.18 µm CMOS process (<abbr title="Kambiz K. Moez">KKM</abbr>, <abbr title="Mohamed I. Elmasry">MIE</abbr>), pp. 405–409.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-NiclassSC.html">DATE-2006-NiclassSC</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>A single photon avalanche diode array fabricated in deep-submicron CMOS technology (<abbr title="Cristiano Niclass">CN</abbr>, <abbr title="Maximilian Sergio">MS</abbr>, <abbr title="Edoardo Charbon">EC</abbr>), pp. 81–86.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SridharanC.html">DATE-2006-SridharanC</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Modeling multiple input switching of CMOS gates in DSM technology using HDMR (<abbr title="Jayashree Sridharan">JS</abbr>, <abbr title="Tom Chen">TC</abbr>), pp. 626–631.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-YavariSR.html">DATE-2006-YavariSR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Systematic and optimal design of CMOS two-stage opamps with hybrid cascode compensation (<abbr title="Mohammad Yavari">MY</abbr>, <abbr title="Omid Shoaei">OS</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 144–149.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-BarontiDKMRSSSV.html">DATE-DF-2006-BarontiDKMRSSSV</a></dt><dd>FlexRay transceiver in a 0.35 µm CMOS high-voltage technology (<abbr title="Federico Baronti">FB</abbr>, <abbr title="Paolo D'Abramo">PD</abbr>, <abbr title="Martin Knaipp">MK</abbr>, <abbr title="Rainer Minixhofer">RM</abbr>, <abbr title="Roberto Roncella">RR</abbr>, <abbr title="Roberto Saletti">RS</abbr>, <abbr title="Martin Schrems">MS</abbr>, <abbr title="Riccardo Serventi">RS</abbr>, <abbr title="Verena Vescoli">VV</abbr>), pp. 201–205.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-GaoH.html">DAC-2005-GaoH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages (<abbr title="Feng Gao">FG</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-NatarajanKH.html">DAC-2005-NatarajanKH</a></dt><dd>A 24 GHz phased-array transmitter in 0.18µm CMOS (<abbr title="Arun Natarajan">AN</abbr>, <abbr title="Abbas Komijani">AK</abbr>, <abbr title="Ali Hajimiri">AH</abbr>), pp. 551–552.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-TiriHHLYSV.html">DAC-2005-TiriHHLYSV</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span></dt><dd>A side-channel leakage free coprocessor IC in 0.18µm CMOS for embedded AES-based cryptographic and biometric processing (<abbr title="Kris Tiri">KT</abbr>, <abbr title="David D. Hwang">DDH</abbr>, <abbr title="Alireza Hodjat">AH</abbr>, <abbr title="Bo-Cheng Lai">BCL</abbr>, <abbr title="Shenglin Yang">SY</abbr>, <abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 222–227.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-GielenDCDJMV.html">DATE-2005-GielenDCDJMV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Analog and Digital Circuit Design in 65 nm CMOS: End of the Road? (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Phillip Christie">PC</abbr>, <abbr title="Dieter Draxelmayr">DD</abbr>, <abbr title="Edmond Janssens">EJ</abbr>, <abbr title="Karen Maex">KM</abbr>, <abbr title="Ted Vucurevich">TV</abbr>), pp. 36–42.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KeezerGMT.html">DATE-2005-KeezerGMT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low-Cost Multi-Gigahertz Test Systems Using CMOS FPGAs and PECL (<abbr title="David C. Keezer">DCK</abbr>, <abbr title="Carl Gray">CG</abbr>, <abbr title="A. M. Majid">AMM</abbr>, <abbr title="N. Taher">NT</abbr>), pp. 152–157.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KirsteinLZVVSLH.html">DATE-2005-KirsteinLZVVSLH</a></dt><dd>Cantilever-Based Biosensors in CMOS Technology (<abbr title="Kay-Uwe Kirstein">KUK</abbr>, <abbr title="Yue Li">YL</abbr>, <abbr title="Martin Zimmermann">MZ</abbr>, <abbr title="Cyril Vancura">CV</abbr>, <abbr title="Tormod Volden">TV</abbr>, <abbr title="Wan Ho Song">WHS</abbr>, <abbr title="Jan Lichtenberg">JL</abbr>, <abbr title="Andreas Hierlemann">AH</abbr>), pp. 1340–1341.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KitaharaKMSF.html">DATE-2005-KitaharaKMSF</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Area-Efficient Selective Multi-Threshold CMOS Design Methodology for Standby Leakage Power Reduction (<abbr title="Takeshi Kitahara">TK</abbr>, <abbr title="Naoyuki Kawabe">NK</abbr>, <abbr title="Fumihiro Minami">FM</abbr>, <abbr title="Katsuhiro Seta">KS</abbr>, <abbr title="Toshiyuki Furusawa">TF</abbr>), pp. 646–647.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MukhopadhyayBR.html">DATE-2005-MukhopadhyayBR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits (<abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 224–229.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-ThewesPSHFBAJESAHBHH.html">DATE-2005-ThewesPSHFBAJESAHBHH</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>CMOS-Based Biosensor Arrays (<abbr title="Roland Thewes">RT</abbr>, <abbr title="Christian Paulus">CP</abbr>, <abbr title="Meinrad Schienle">MS</abbr>, <abbr title="Franz Hofmann">FH</abbr>, <abbr title="Alexander Frey">AF</abbr>, <abbr title="Ralf Brederlow">RB</abbr>, <abbr title="M. Augustyniak">MA</abbr>, <abbr title="Martin Jenkner">MJ</abbr>, <abbr title="Björn Eversmann">BE</abbr>, <abbr title="Petra Schindler-Bauer">PSB</abbr>, <abbr title="Melanie Atzesberger">MA</abbr>, <abbr title="Birgit Holzapfl">BH</abbr>, <abbr title="Gottfried Beer">GB</abbr>, <abbr title="Thomas Haneder">TH</abbr>, <abbr title="Hans-Christian Hanke">HCH</abbr>), pp. 1222–1223.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-VerleMAMA.html">DATE-2005-VerleMAMA</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Low Power Oriented CMOS Circuit Optimization Protocol (<abbr title="Alexandre Verle">AV</abbr>, <abbr title="Xavier Michel">XM</abbr>, <abbr title="Nadine Azémard">NA</abbr>, <abbr title="Philippe Maurine">PM</abbr>, <abbr title="Daniel Auvergne">DA</abbr>), pp. 640–645.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-ZuberWOSH.html">DATE-2005-ZuberWOSH</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Reduction of CMOS Power Consumption and Signal Integrity Issues by Routing Optimization (<abbr title="Paul Zuber">PZ</abbr>, <abbr title="Armin Windschiegl">AW</abbr>, <abbr title="Raúl Medina Beltán de Otálora">RMBdO</abbr>, <abbr title="Walter Stechele">WS</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>), pp. 986–987.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-DingM.html">DAC-2004-DingM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>A novel technique to improve noise immunity of CMOS dynamic logic circuits (<abbr title="Li Ding">LD</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 900–903.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-KanjLAR.html">DAC-2004-KanjLAR</a></dt><dd>Noise characterization of static CMOS gates (<abbr title="Rouwaida Kanj">RK</abbr>, <abbr title="Timothy Lehner">TL</abbr>, <abbr title="Bhavna Agrawal">BA</abbr>, <abbr title="Elyse Rosenbaum">ER</abbr>), pp. 888–893.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-ChenYSMGH.html">DATE-DF-2004-ChenYSMGH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Demonstration of a SiGe RF LNA Design Using IBM Design Kits in 0.18um SiGe BiCMOS Technology (<abbr title="Yiming Chen">YC</abbr>, <abbr title="Xiaojuen Yuan">XY</abbr>, <abbr title="David Scagnelli">DS</abbr>, <abbr title="James Mecke">JM</abbr>, <abbr title="Jeff Gross">JG</abbr>, <abbr title="David L. Harame">DLH</abbr>), pp. 22–27.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-Tissafi-DrissiOG.html">DATE-DF-2004-Tissafi-DrissiOG</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>RUNE: Platform for Automated Design of Integrated Multi-Domain Systems. Application to High-Speed CMOS Photoreceiver Front-Ends (<abbr title="Faress Tissafi-Drissi">FTD</abbr>, <abbr title="Ian O'Connor">IO</abbr>, <abbr title="Frédéric Gaffiot">FG</abbr>), pp. 16–21.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-GarciaMSN.html">DATE-v1-2004-GarciaMSN</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A Direct Bootstrapped CMOS Large Capacitive-Load Driver Circuit (<abbr title="José C. García">JCG</abbr>, <abbr title="Juan A. Montiel-Nelson">JAMN</abbr>, <abbr title="Javier Sosa">JS</abbr>, <abbr title="Héctor Navarro">HN</abbr>), pp. 680–681.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-RolindezMPB.html">DATE-v1-2004-RolindezMPB</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>A 0.18 µm CMOS Implementation of On-chip Analogue Test Signal Generation from Digital Test Patterns (<abbr title="Luís Rolíndez">LR</abbr>, <abbr title="Salvador Mir">SM</abbr>, <abbr title="Guillaume Prenat">GP</abbr>, <abbr title="Ahcène Bounceur">AB</abbr>), pp. 706–707.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-GuilleyHMPP.html">DATE-v2-2004-GuilleyHMPP</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>CMOS Structures Suitable for Secured Hardware (<abbr title="Sylvain Guilley">SG</abbr>, <abbr title="Philippe Hoogvorst">PH</abbr>, <abbr title="Yves Mathieu">YM</abbr>, <abbr title="Renaud Pacalet">RP</abbr>, <abbr title="Jean Provost">JP</abbr>), pp. 1414–1415.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-RosselloS.html">DATE-v2-2004-RosselloS</a></dt><dd>A Compact Propagation Delay Model for Deep-Submicron CMOS Gates including Crosstalk (<abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 954–961.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-AndersenBTBBHM04.html">DATE-2005-AndersenBTBBHM04</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A 97mW 110MS/s 12b Pipeline ADC Implemented in 0.18mum Digital CMOS (<abbr title="Terje N. Andersen">TNA</abbr>, <abbr title="Atle Briskemyr">AB</abbr>, <abbr title="Frode Telstø">FT</abbr>, <abbr title="Johnny Bjørnsen">JB</abbr>, <abbr title="Thomas E. Bonnerud">TEB</abbr>, <abbr title="Bjørnar Hernes">BH</abbr>, <abbr title="Øystein Moldsvor">ØM</abbr>), pp. 219–222.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KirsteinSSHVH04.html">DATE-2005-KirsteinSSHVH04</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>A CMOS-Based Tactile Sensor for Continuous Blood Pressure Monitoring (<abbr title="Kay-Uwe Kirstein">KUK</abbr>, <abbr title="Jan Sedivý">JS</abbr>, <abbr title="Tomi Salo">TS</abbr>, <abbr title="Christoph Hagleitner">CH</abbr>, <abbr title="Tobias Vancura">TV</abbr>, <abbr title="Andreas Hierlemann">AH</abbr>), pp. 210–214.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SandnerCSHK04.html">DATE-2005-SandnerCSHK04</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A 6bit, 1.2GSps Low-Power Flash-ADC in 0.13µm Digital CMOS (<abbr title="Christoph Sandner">CS</abbr>, <abbr title="Martin Clara">MC</abbr>, <abbr title="Andreas Santner">AS</abbr>, <abbr title="Thomas Hartig">TH</abbr>, <abbr title="Franz Kuttner">FK</abbr>), pp. 223–226.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-MukhopadhyayRR.html">DAC-2003-MukhopadhyayRR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling (<abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Arijit Raychowdhury">AR</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 169–174.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-SengerMMGKGB.html">DAC-2003-SengerMMGKGB</a></dt><dd>A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference (<abbr title="Robert M. Senger">RMS</abbr>, <abbr title="Eric D. Marsman">EDM</abbr>, <abbr title="Michael S. McCorquodale">MSM</abbr>, <abbr title="Fadi H. Gebara">FHG</abbr>, <abbr title="Keith L. Kraver">KLK</abbr>, <abbr title="Matthew R. Guthaus">MRG</abbr>, <abbr title="Richard B. Brown">RBB</abbr>), pp. 520–525.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-IskanderDAMHSM.html">DATE-2003-IskanderDAMHSM</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Synthesis of CMOS Analog Cells Using AMIGO (<abbr title="Ramy Iskander">RI</abbr>, <abbr title="Mohamed Dessouky">MD</abbr>, <abbr title="Maie Aly">MA</abbr>, <abbr title="Mahmoud Magdy">MM</abbr>, <abbr title="Noha Hassan">NH</abbr>, <abbr title="Noha Soliman">NS</abbr>, <abbr title="Sami Moussa">SM</abbr>), pp. 20297–20302.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SirisantanaR.html">DATE-2003-SirisantanaR</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Selectively Clocked CMOS Logic Style for Low-Power Noise-Immune Operations in Scaled Technologies (<abbr title="Naran Sirisantana">NS</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 11160–11161.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-BadarogluTDWMVG.html">DAC-2002-BadarogluTDWMVG</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients (<abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Kris Tiri">KT</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Hugo De Man">HDM</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 399–404.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-IonescuDMBG.html">DAC-2002-IonescuDMBG</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Few electron devices: towards hybrid CMOS-SET integrated circuits (<abbr title="Adrian M. Ionescu">AMI</abbr>, <abbr title="Michel J. Declercq">MJD</abbr>, <abbr title="Santanu Mahapatra">SM</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>, <abbr title="Jacques Gautier">JG</abbr>), pp. 88–93.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-SeryBD.html">DAC-2002-SeryBD</a> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/why.html" title="why">#why</a></span></dt><dd>Life is CMOS: why chase the life after? (<abbr title="George Sery">GS</abbr>, <abbr title="Shekhar Borkar">SB</abbr>, <abbr title="Vivek De">VD</abbr>), pp. 78–83.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-SteyaertV.html">DAC-2002-SteyaertV</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>CMOS: a paradigm for low power wireless? (<abbr title="Michiel Steyaert">MS</abbr>, <abbr title="Peter J. Vancorenland">PJV</abbr>), pp. 836–841.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-BeroulleBLN.html">DATE-2002-BeroulleBLN</a> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the Use of an Oscillation-Based Test Methodology for CMOS Micro-Electro-Mechanical Systems (<abbr title="Vincent Beroulle">VB</abbr>, <abbr title="Yves Bertrand">YB</abbr>, <abbr title="Laurent Latorre">LL</abbr>, <abbr title="Pascal Nouet">PN</abbr>), p. 1120.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-DingM.html">DATE-2002-DingM</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Optimal Transistor Tapering for High-Speed CMOS Circuits (<abbr title="Li Ding">LD</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-KumarMB.html">DATE-2002-KumarMB</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>IDDT Testing of Embedded CMOS SRAMs (<abbr title="Suriya Ashok Kumar">SAK</abbr>, <abbr title="Rafic Z. Makki">RZM</abbr>, <abbr title="David M. Binkley">DMB</abbr>), p. 1117.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-MartinezAQSK.html">DATE-2002-MartinezAQSK</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>An Encoding Technique for Low Power CMOS Implementations of Controllers (<abbr title="Manuel Martínez">MM</abbr>, <abbr title="Maria J. Avedillo">MJA</abbr>, <abbr title="José M. Quintana">JMQ</abbr>, <abbr title="H. Süß">HS</abbr>, <abbr title="Manfred Koegst">MK</abbr>), p. 1083.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-GorenSW.html">DAC-2001-GorenSW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>A Novel Method for Stochastic Nonlinearity Analysis of a CMOS Pipeline ADC (<abbr title="David Goren">DG</abbr>, <abbr title="Eliyahu Shamsaev">ES</abbr>, <abbr title="Israel A. Wagner">IAW</abbr>), pp. 127–132.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-RaahemifarA.html">DAC-2001-RaahemifarA</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Fault Characterizations and Design-for-Testability Technique for Detecting IDDQ Faults in CMOS/BiCMOS Circuits (<abbr title="Kaamran Raahemifar">KR</abbr>, <abbr title="Majid Ahmadi">MA</abbr>), pp. 313–316.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-CappuccinoC.html">DATE-2001-CappuccinoC</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>CMOS sizing rule for high performance long interconnects (<abbr title="Gregorio Cappuccino">GC</abbr>, <abbr title="Giuseppe Cocorullo">GC</abbr>), p. 817.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-HashizumeIYT.html">DATE-2001-HashizumeIYT</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>CMOS open defect detection by supply current test (<abbr title="Masaki Hashizume">MH</abbr>, <abbr title="Masahiro Ichimiya">MI</abbr>, <abbr title="Hiroyuki Yotsuyanagi">HY</abbr>, <abbr title="Takeomi Tamesada">TT</abbr>), p. 509.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-NaiduJ.html">DATE-2001-NaiduJ</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Minimizing stand-by leakage power in static CMOS circuits (<abbr title="Srinath R. Naidu">SRN</abbr>, <abbr title="E. T. A. F. Jacobs">ETAFJ</abbr>), pp. 370–376.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-RioRMPR.html">DATE-2001-RioRMPR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Top-down design of a xDSL 14-bit 4MS/s sigma-delta modulator in digital CMOS technology (<abbr title="Rocio del Río">RdR</abbr>, <abbr title="Josep Lluís de la Rosa">JLdlR</abbr>, <abbr title="F. Medeiro">FM</abbr>, <abbr title="Maria Belen Pérez-Verdú">MBPV</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 348–352.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-WernerGWR.html">DATE-2001-WernerGWR</a></dt><dd>Crosstalk noise in future digital CMOS circuits (<abbr title="Chr. Werner">CW</abbr>, <abbr title="R. Göttsche">RG</abbr>, <abbr title="A. Wörner">AW</abbr>, <abbr title="Ulrich Ramacher">UR</abbr>), pp. 331–335.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-PlasVDBGS.html">DAC-2000-PlasVDBGS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter (<abbr title="Geert Van der Plas">GVdP</abbr>, <abbr title="Jan Vandenbussche">JV</abbr>, <abbr title="Walter Daems">WD</abbr>, <abbr title="Antal van den Bosch">AvdB</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 452–457.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-RutenbarHHC.html">DAC-2000-RutenbarHHC</a> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Life at the end of CMOS scaling (and beyond) (panel session) (abstract only) (<abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Cheming Hu">CH</abbr>, <abbr title="Mark Horowitz">MH</abbr>, <abbr title="Stephen Y. Chow">SYC</abbr>), p. 85.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-YangC.html">DATE-2000-YangC</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis for Mixed CMOS/PTl Logic (<abbr title="Congguang Yang">CY</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>), p. 750.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-AllenBS.html">DAC-1999-AllenBS</a></dt><dd>Converting a 64b PowerPC Processor from CMOS Bulk to SOI Technology (<abbr title="D. Allen">DA</abbr>, <abbr title="D. Behrends">DB</abbr>, <abbr title="B. Stanisic">BS</abbr>), pp. 892–897.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-ChuangP.html">DAC-1999-ChuangP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>SOI Digital CMOS VLSI — a Design Perspective (<abbr title="Ching-Te Chuang">CTC</abbr>, <abbr title="Ruchir Puri">RP</abbr>), pp. 709–714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-Eaglesham.html">DAC-1999-Eaglesham</a></dt><dd>0.18m CMOS and Beyond (<abbr title="D. J. Eaglesham">DJE</abbr>), pp. 703–708.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-JohnsonSR.html">DAC-1999-JohnsonSR</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS (<abbr title="Mark C. Johnson">MCJ</abbr>, <abbr title="Dinesh Somasekhar">DS</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 442–445.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-LiTRK.html">DAC-1999-LiTRK</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation (<abbr title="Tong Li">TL</abbr>, <abbr title="Ching-Han Tsai">CHT</abbr>, <abbr title="Elyse Rosenbaum">ER</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 549–554.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-SundararajanP.html">DAC-1999-SundararajanP</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages (<abbr title="Vijay Sundararajan">VS</abbr>, <abbr title="Keshab K. Parhi">KKP</abbr>), pp. 72–75.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-WeiCRYD.html">DAC-1999-WeiCRYD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications (<abbr title="Liqiong Wei">LW</abbr>, <abbr title="Zhanping Chen">ZC</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Yibin Ye">YY</abbr>, <abbr title="Vivek De">VD</abbr>), pp. 430–435.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-LatorreBHPN.html">DATE-1999-LatorreBHPN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Design, Characterization &amp; Modelling of a CMOS Magnetic Field Sensor (<abbr title="Laurent Latorre">LL</abbr>, <abbr title="Yves Bertrand">YB</abbr>, <abbr title="P. Hazard">PH</abbr>, <abbr title="Francis Pressecq">FP</abbr>, <abbr title="Pascal Nouet">PN</abbr>), pp. 239–243.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-LauwersG.html">DATE-1999-LauwersG</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Power Estimation Model for High-Speed CMOS A/D Converters (<abbr title="Erik Lauwers">EL</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 401–405.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Nunez-AldanaV.html">DATE-1999-Nunez-AldanaV</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Analog Performance Estimator for Improving the Effectiveness of CMOS Analog Systems Circuit Synthesis (<abbr title="Adrián Núñez-Aldana">ANA</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-PedramW.html">DATE-1999-PedramW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Battery-Powered Digital CMOS Design (<abbr title="Massoud Pedram">MP</abbr>, <abbr title="Qing Wu">QW</abbr>), pp. 72–76.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-SchwenckerEGA.html">DATE-1999-SchwenckerEGA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Automating the Sizing of Analog CMOS Circuits by Consideration of Structural Constraints (<abbr title="Robert Schwencker">RS</abbr>, <abbr title="Josef Eckmueller">JE</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 323–327.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-StopjakovaMS.html">DATE-1999-StopjakovaMS</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On-Chip Transient Current Monitor for Testing of Low Voltage CMOS IC (<abbr title="Viera Stopjaková">VS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>, <abbr title="M. Sidiropulos">MS</abbr>), pp. 538–542.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-KwakP.html">DAC-1998-KwakP</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>An Optimization-Based Error Calculation for Statistical Power Estimation of CMOS Logic Circuits (<abbr title="Byunggyu Kwak">BK</abbr>, <abbr title="Eun Sei Park">ESP</abbr>), pp. 690–693.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-LiK.html">DAC-1998-LiK</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Layout Extraction and Verification Methodology CMOS I/O Circuits (<abbr title="Tong Li">TL</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 291–296.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-NassifDH.html">DAC-1998-NassifDH</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor (<abbr title="Nevine Nassif">NN</abbr>, <abbr title="Madhav P. Desai">MPD</abbr>, <abbr title="Dale H. Hall">DHH</abbr>), pp. 230–235.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-RaelRA.html">DAC-1998-RaelRA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver (<abbr title="Jacob Rael">JR</abbr>, <abbr title="Ahmadreza Rofougaran">AR</abbr>, <abbr title="Asad A. Abidi">AAA</abbr>), pp. 44–49.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-WeiCJRD.html">DAC-1998-WeiCJRD</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits (<abbr title="Liqiong Wei">LW</abbr>, <abbr title="Zhanping Chen">ZC</abbr>, <abbr title="Mark Johnson">MJ</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Vivek De">VD</abbr>), pp. 489–494.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-BisdounisKGN.html">DATE-1998-BisdounisKGN</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Switching Response Modeling of the CMOS Inverter for Sub-micron Devices (<abbr title="Labros Bisdounis">LB</abbr>, <abbr title="Odysseas G. Koufopavlou">OGK</abbr>, <abbr title="Constantinos E. Goutis">CEG</abbr>, <abbr title="Spiridon Nikolaidis">SN</abbr>), pp. 729–735.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-EckmuellerGG.html">DATE-1998-EckmuellerGG</a></dt><dd>Hierarchical Characterization of Analog Integrated CMOS Circuits (<abbr title="Josef Eckmueller">JE</abbr>, <abbr title="Martin Groepl">MG</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>), pp. 636–643.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-FassnachtS.html">DATE-1998-FassnachtS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Timing Analysis and Optimization of a High-Performance CMOS Processor Chipset (<abbr title="Uwe Fassnacht">UF</abbr>, <abbr title="Jürgen Schietke">JS</abbr>), pp. 325–331.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-JiangC.html">DATE-1998-JiangC</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Exact and Approximate Estimation for Maximum Instantaneous Current of CMOS Circuits (<abbr title="Yi-Min Jiang">YMJ</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 698–702.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-KoehlBLKP.html">DATE-1998-KoehlBLKP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>A Flat, Timing-Driven Design System for a High-Performance CMOS Processor Chipset (<abbr title="Jürgen Koehl">JK</abbr>, <abbr title="Ulrich Baur">UB</abbr>, <abbr title="Thomas Ludwig">TL</abbr>, <abbr title="Bernhard Kick">BK</abbr>, <abbr title="Thomas Pflueger">TP</abbr>), pp. 312–320.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-PullelaPDV.html">DATE-1998-PullelaPDV</a></dt><dd>CMOS Combinational Circuit Sizing by Stage-wise Tapering (<abbr title="Satyamurthy Pullela">SP</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Gopal Vija">GV</abbr>), pp. 985–986.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Rodriguez-MontanesF.html">DATE-1998-Rodriguez-MontanesF</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Estimation of the Defective IDDQ Caused by Shorts in Deep-Submicron CMOS ICs (<abbr title="Rosa Rodríguez-Montañés">RRM</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 490–494.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-GrundmannDAR.html">DAC-1997-GrundmannDAR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Designing High Performance CMOS Microprocessors Using Full Custom Techniques (<abbr title="William J. Grundmann">WJG</abbr>, <abbr title="Dan Dobberpuhl">DD</abbr>, <abbr title="Randy L. Allmon">RLA</abbr>, <abbr title="Nicholas L. Rethman">NLR</abbr>), pp. 722–727.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-GuptaH.html">DAC-1997-GuptaH</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells (<abbr title="Avaneendra Gupta">AG</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 452–455.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-KaoCA.html">DAC-1997-KaoCA</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Transistor Sizing Issues and Tool For Multi-Threshold CMOS Technology (<abbr title="James Kao">JK</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>, <abbr title="Dimitri Antoniadis">DA</abbr>), pp. 409–414.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-KimK.html">DAC-1997-KimK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design (<abbr title="Jaewon Kim">JK</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 456–459.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-KrsticC.html">DAC-1997-KrsticC</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Vector Generation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits (<abbr title="Angela Krstic">AK</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 383–388.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-PantDC.html">DAC-1997-PantDC</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Device-Circuit Optimization for Minimal Energy and Power Consumption in CMOS Random Logic Networks (<abbr title="Pankaj Pant">PP</abbr>, <abbr title="Vivek De">VD</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 403–408.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-WalterLDLMKW.html">DAC-1997-WalterLDLMKW</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors (<abbr title="Jörg A. Walter">JAW</abbr>, <abbr title="Jens Leenstra">JL</abbr>, <abbr title="Gerhard Döttling">GD</abbr>, <abbr title="Bernd Leppla">BL</abbr>, <abbr title="Hans-Jürgen Münster">HJM</abbr>, <abbr title="Kevin W. Kark">KWK</abbr>, <abbr title="Bruce Wile">BW</abbr>), pp. 89–94.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-GavrilovGRBJV.html">EDTC-1997-GavrilovGRBJV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast power loss calculation for digital static CMOS circuits (<abbr title="Sergey Gavrilov">SG</abbr>, <abbr title="Alexey Glebov">AG</abbr>, <abbr title="S. Rusakov">SR</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Larry G. Jones">LGJ</abbr>, <abbr title="Gopalakrishnan Vijayan">GV</abbr>), pp. 411–415.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-KunduG.html">EDTC-1997-KunduG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Inductance analysis of on-chip interconnects [deep submicron CMOS] (<abbr title="Sandip Kundu">SK</abbr>, <abbr title="Uttam Ghoshal">UG</abbr>), pp. 252–255.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-LuS.html">EDTC-1997-LuS</a></dt><dd>A CMOS low-voltage, high-gain op-amp (<abbr title="Guo-Neng Lu">GNL</abbr>, <abbr title="Gerard Sou">GS</abbr>), pp. 51–55.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-ManichF.html">EDTC-1997-ManichF</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Maximizing the weighted switching activity in combinational CMOS circuits under the variable delay model (<abbr title="Salvador Manich">SM</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 597–602.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-StopjakovaM.html">EDTC-1997-StopjakovaM</a> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>CCII+ current conveyor based BIC monitor for IDDQ testing of complex CMOS circuits (<abbr title="Viera Stopjaková">VS</abbr>, <abbr title="Hans A. R. Manhaeve">HARM</abbr>), pp. 266–270.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-TurgisDPA.html">EDTC-1997-TurgisDPA</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Internal power modelling and minimization in CMOS inverters (<abbr title="S. Turgis">ST</abbr>, <abbr title="Jean Michel Daga">JMD</abbr>, <abbr title="Josep M. Portal">JMP</abbr>, <abbr title="Daniel Auvergne">DA</abbr>), pp. 603–608.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-BoglioloBR.html">DAC-1996-BoglioloBR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Power Estimation of Cell-Based CMOS Circuits (<abbr title="Alessandro Bogliolo">AB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Bruno Riccò">BR</abbr>), pp. 433–438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ChengTDRK.html">DAC-1996-ChengTDRK</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips (<abbr title="Yi-Kan Cheng">YKC</abbr>, <abbr title="Chin-Chi Teng">CCT</abbr>, <abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Elyse Rosenbaum">ER</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 548–551.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-KudvaGJN.html">DAC-1996-KudvaGJN</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis for Hazard-free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes (<abbr title="Prabhakar Kudva">PK</abbr>, <abbr title="Ganesh Gopalakrishnan">GG</abbr>, <abbr title="Hans M. Jacobson">HMJ</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-LimSPS.html">DAC-1996-LimSPS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits (<abbr title="Yong Je Lim">YJL</abbr>, <abbr title="Kyung-Im Son">KIS</abbr>, <abbr title="Heung-Joon Park">HJP</abbr>, <abbr title="Mani Soma">MS</abbr>), pp. 445–450.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-KonukFL.html">DAC-1995-KonukFL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Accurate and Efficient Fault Simulation of Realistic CMOS Network Breaks (<abbr title="Haluk Konuk">HK</abbr>, <abbr title="F. Joel Ferguson">FJF</abbr>, <abbr title="Tracy Larrabee">TL</abbr>), pp. 345–351.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-KruiskampL.html">DAC-1995-KruiskampL</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>DARWIN: CMOS Opamp Synthesis by Means of a Genetic Algorithm (<abbr title="Wim Kruiskamp">WK</abbr>, <abbr title="Domine Leenaerts">DL</abbr>), pp. 433–438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-DartuMQP.html">DAC-1994-DartuMQP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Gate-Delay Model for high-Speed CMOS Circuits (<abbr title="Florentin Dartu">FD</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Jessica Qian">JQ</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>), pp. 576–580.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-MehrotraFL.html">DAC-1994-MehrotraFL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits (<abbr title="Sharad Mehrotra">SM</abbr>, <abbr title="Paul D. Franzon">PDF</abbr>, <abbr title="Wentai Liu">WL</abbr>), pp. 36–40.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-SchobingerN.html">DAC-1994-SchobingerN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low Power CMOS Design Strategies (<abbr title="Matthias Schöbinger">MS</abbr>, <abbr title="Tobias G. Noll">TGN</abbr>), pp. 594–595.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-AbderrahmanKS.html">EDAC-1994-AbderrahmanKS</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Estimation of Simultaneous Switching Power and Ground Noise of Static CMOS Combinational Circuits (<abbr title="Abdessatar Abderrahman">AA</abbr>, <abbr title="Bozena Kaminska">BK</abbr>, <abbr title="Yvon Savaria">YS</abbr>), p. 658.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-AkitaA.html">EDAC-1994-AkitaA</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>A Method for Reducing Power Consumption of CMOS Logic Based on Signal Transition Probability (<abbr title="J. Akita">JA</abbr>, <abbr title="K. Asada">KA</abbr>), pp. 420–424.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-ChessL.html">EDAC-1994-ChessL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Generating Test Patterns for Bridge Faults in CMOS ICs (<abbr title="Brian Chess">BC</abbr>, <abbr title="Tracy Larrabee">TL</abbr>), pp. 165–170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-FavalliDOR.html">EDAC-1994-FavalliDOR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling of Broken Connections Faults in CMOS ICs (<abbr title="Michele Favalli">MF</abbr>, <abbr title="Marcello Dalpasso">MD</abbr>, <abbr title="Piero Olivo">PO</abbr>, <abbr title="Bruno Riccò">BR</abbr>), pp. 159–164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-GevaertVNS.html">EDAC-1994-GevaertVNS</a></dt><dd>Switched Current Sigma-Delta A/D Converter for a CMOS Subscriber Line Analog Front End (<abbr title="Dorine Gevaert">DG</abbr>, <abbr title="Jozef Vanneuville">JV</abbr>, <abbr title="Jiri Nedved">JN</abbr>, <abbr title="Jan Sevenhans">JS</abbr>), pp. 75–79.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-Rodriguez-MontanesF.html">EDAC-1994-Rodriguez-MontanesF</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Analysis of Bridging Defects in Sequential CMOS Circuits and their Current Testability (<abbr title="Rosa Rodríguez-Montañés">RRM</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 356–360.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-Sachdev.html">EDAC-1994-Sachdev</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Transforming Sequential Logic in Digital CMOS ICs for Voltage and IDDQ Testing (<abbr title="Manoj Sachdev">MS</abbr>), pp. 361–365.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-XueDJ.html">EDAC-1994-XueDJ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Probability Analysis for CMOS Floating Gate Faults (<abbr title="Hua Xue">HX</abbr>, <abbr title="Chennian Di">CD</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 443–448.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-CarlsonC.html">DAC-1993-CarlsonC</a> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Enhancement of CMOS VLSI Circuits by Transistor Reordering (<abbr title="Bradley S. Carlson">BSC</abbr>, <abbr title="C. Y. Roger Chen">CYRC</abbr>), pp. 361–366.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-ChessL.html">DAC-1993-ChessL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Bridge Fault simulation strategies for CMOS integrated Circuits (<abbr title="Brian Chess">BC</abbr>, <abbr title="Tracy Larrabee">TL</abbr>), pp. 458–462.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-KriplaniNYH.html">DAC-1993-KriplaniNYH</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span></dt><dd>Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits (<abbr title="Harish Kriplani">HK</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Ping Yang">PY</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 384–388.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-KriplaniNH.html">DAC-1992-KriplaniNH</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Maximum Current Estimation in CMOS Circuits (<abbr title="Harish Kriplani">HK</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 2–7.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-LeeNB.html">DAC-1992-LeeNB</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits (<abbr title="Kuen-Jong Lee">KJL</abbr>, <abbr title="Charles Njinda">CN</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 26–29.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-HwangHLH.html">DAC-1991-HwangHLH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Layout Style for 2-Metal CMOS Leaf Cells And Their Automatic Generation (<abbr title="Chi-Yi Hwang">CYH</abbr>, <abbr title="Yung-Ching Hsieh">YCH</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>), pp. 481–486.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-MaziaszH.html">DAC-1991-MaziaszH</a></dt><dd>Exact Width and Height Minimization of CMOS Cells (<abbr title="Robert L. Maziasz">RLM</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 487–493.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-PanBGGY.html">DAC-1991-PanBGGY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Timing Verification on a 1.2M-Device Full-Custom CMOS Design (<abbr title="Jengwei Pan">JP</abbr>, <abbr title="Larry L. Biro">LLB</abbr>, <abbr title="Joel Grodstein">JG</abbr>, <abbr title="William J. Grundmann">WJG</abbr>, <abbr title="Yao-Tsung Yen">YTY</abbr>), pp. 551–554.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-Chakravarty.html">DAC-1990-Chakravarty</a> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Synthesizing and Identifying Stuck-Open Testable CMOS Combinational Circuits (extended abstract) (<abbr title="Sreejit Chakravarty">SC</abbr>), pp. 736–739.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-LeeH.html">DAC-1990-LeeH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits (<abbr title="Hyung Ki Lee">HKL</abbr>, <abbr title="Dong Sam Ha">DSH</abbr>), pp. 660–666.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-Al-KhaliliZA.html">DAC-1989-Al-KhaliliZA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>A Module Generator for Optimized CMOS Buffers (<abbr title="Asim J. Al-Khalili">AJAK</abbr>, <abbr title="Yong Zhu">YZ</abbr>, <abbr title="Dhamin Al-Khalili">DAK</abbr>), pp. 245–250.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-LeeHK.html">DAC-1989-LeeHK</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Test Generation of Stuck-open Faults Using Stuck-at Test Sets in CMOS Combinational Circuits (<abbr title="Hyung Ki Lee">HKL</abbr>, <abbr title="Dong Sam Ha">DSH</abbr>, <abbr title="K. Kim">KK</abbr>), pp. 345–350.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-LueM.html">DAC-1989-LueM</a></dt><dd>Extracting Schematic-like Information from CMOS Circuit Net-lists (<abbr title="W.-J. Lue">WJL</abbr>, <abbr title="Lawrence P. McNamee">LPM</abbr>), pp. 690–693.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-RajsumanJM.html">DAC-1989-RajsumanJM</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>CMOS Stuck-open Fault Detection Using Single Test Patterns (<abbr title="Rochit Rajsuman">RR</abbr>, <abbr title="Anura P. Jayasumana">APJ</abbr>, <abbr title="Yashwant K. Malaiya">YKM</abbr>), pp. 714–717.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-WangKL.html">DAC-1989-WangKL</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>A New Approach to Derive Robust Sets for Stuck-open Faults in CMOS Combinational Logic Circuits (<abbr title="J. F. Wang">JFW</abbr>, <abbr title="T. Y. Kuo">TYK</abbr>, <abbr title="J. Y. Lee">JYL</abbr>), pp. 726–729.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Boehner.html">DAC-1988-Boehner</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>LOGEX — an Automatic Logic Extractor Form Transistor to Gate Level for CMOS Technology (<abbr title="Michael Boehner">MB</abbr>), pp. 517–522.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-BurchNYH.html">DAC-1988-BurchNYH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span></dt><dd>Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits (<abbr title="Richard Burch">RB</abbr>, <abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Ping Yang">PY</abbr>, <abbr title="Dale E. Hocevar">DEH</abbr>), pp. 294–299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Cherry.html">DAC-1988-Cherry</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Pearl: A CMOS Timing Analyzer (<abbr title="James J. Cherry">JJC</abbr>), pp. 148–153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-ShiraishiSKTS.html">DAC-1988-ShiraishiSKTS</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A High Packing Density Module Generator for CMOS Logic Cells (<abbr title="Yoichi Shiraishi">YS</abbr>, <abbr title="Jun'ya Sakemi">JS</abbr>, <abbr title="Makoto Kutsuwada">MK</abbr>, <abbr title="Akira Tsukizoe">AT</abbr>, <abbr title="Takashi Satoh">TS</abbr>), pp. 439–444.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-StarkH.html">DAC-1988-StarkH</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Analyzing CMOS Power Supply Networks Using Ariel (<abbr title="Don Stark">DS</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 460–464.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Cirit.html">DAC-1987-Cirit</a></dt><dd>Transistor Sizing in CMOS Circuits (<abbr title="Mehmet A. Cirit">MAC</abbr>), pp. 121–124.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-HofmannK.html">DAC-1987-HofmannK</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Delay Optimization of Combinational Static CMOS Logic (<abbr title="M. Hofmann">MH</abbr>, <abbr title="J. K. Kim">JKK</abbr>), pp. 125–132.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Koeppe.html">DAC-1987-Koeppe</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Optimal Layout to Avoid CMOS Stuck-Open Faults (<abbr title="S. Koeppe">SK</abbr>), pp. 829–835.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-MaiaszH.html">DAC-1987-MaiaszH</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Layout Optimization of CMOS Functional Cells (<abbr title="R. L. Maiasz">RLM</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 544–551.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Serlet.html">DAC-1987-Serlet</a> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast, Small, and Static Combinatorial CMOS Circuits (<abbr title="Bertrand Serlet">BS</abbr>), pp. 451–458.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-WuWN.html">DAC-1987-WuWN</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="../tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Rule-Based Circuit Representation for Automated CMOS Design and Verification (<abbr title="Ching-Farn Eric Wu">CFEW</abbr>, <abbr title="Anthony S. Wojcik">ASW</abbr>, <abbr title="Lionel M. Ni">LMN</abbr>), pp. 786–792.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Gerveshi.html">DAC-1986-Gerveshi</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Comparison of CMOS PLA and polycell representations of control logic (<abbr title="Christine M. Gerveshi">CMG</abbr>), pp. 638–642.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-MarshburnLBCLC.html">DAC-1986-MarshburnLBCLC</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DATAPATH: a CMOS data path silicon assembler (<abbr title="Tom Marshburn">TM</abbr>, <abbr title="Ivy Lui">IL</abbr>, <abbr title="Rick Brown">RB</abbr>, <abbr title="Dan Cheung">DC</abbr>, <abbr title="Gary Lum">GL</abbr>, <abbr title="Peter Cheng">PC</abbr>), pp. 722–729.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-SaitoSYK.html">DAC-1986-SaitoSYK</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A rule-based logic circuit synthesis system for CMOS gate arrays (<abbr title="Takao Saito">TS</abbr>, <abbr title="Hiroyuki Sugimoto">HS</abbr>, <abbr title="Masami Yamazaki">MY</abbr>, <abbr title="Nobuaki Kawato">NK</abbr>), pp. 594–600.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-ShihA.html">DAC-1986-ShihA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Transistor-level test generation for physical failures in CMOS circuits (<abbr title="Hsi-Ching Shih">HCS</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 243–249.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-WeiweiX.html">DAC-1986-WeiweiX</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Robust test generation algorithm for stuck-open fault in CMOS circuits (<abbr title="Weiwei Mao">WM</abbr>, <abbr title="Xieting Ling">XL</abbr>), pp. 236–242.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-Bergmann.html">DAC-1985-Bergmann</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span></dt><dd>Generalised CMOS-a technology independent CMOS IC design style (<abbr title="Neil Bergmann">NB</abbr>), pp. 273–278.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-KaoFL.html">DAC-1985-KaoFL</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Algorithms for automatic transistor sizing in CMOS digital circuits (<abbr title="William H. Kao">WHK</abbr>, <abbr title="Nader Fathi">NF</abbr>, <abbr title="Chia-Hao Lee">CHL</abbr>), pp. 781–784.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-NodaYFKKF.html">DAC-1985-NodaYFKKF</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Automatic layout algorithms for function blocks of CMOS gate arrays (<abbr title="Shigeo Noda">SN</abbr>, <abbr title="Hitoshi Yoshizawa">HY</abbr>, <abbr title="Etsuko Fukuda">EF</abbr>, <abbr title="Haruo Kato">HK</abbr>, <abbr title="Hiroshi Kawanishi">HK</abbr>, <abbr title="Takashi Fujii">TF</abbr>), pp. 46–52.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-ReddyAJ.html">DAC-1984-ReddyAJ</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A gate level model for CMOS combinational logic circuits with application to fault detection (<abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Sunil K. Jain">SKJ</abbr>), pp. 504–509.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-TienTCCE.html">DAC-1984-TienTCCE</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>GALA — an automatic layout system for high density CMOS gate arrays (<abbr title="Bou Nin Tien">BNT</abbr>, <abbr title="B. S. Ting">BST</abbr>, <abbr title="J. Cheam">JC</abbr>, <abbr title="Kenneth S. K. Chow">KSKC</abbr>, <abbr title="Scott C. Evans">SCE</abbr>), pp. 657–662.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Acken.html">DAC-1983-Acken</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing for bridging faults (shorts) in CMOS circuits (<abbr title="John M. Acken">JMA</abbr>), pp. 717–718.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-ChiangV.html">DAC-1983-ChiangV</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On fault detection in CMOS logic networks (<abbr title="Kuang-Wei Chiang">KWC</abbr>, <abbr title="Zvonko G. Vranesic">ZGV</abbr>), pp. 50–56.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-GriersonCRHKKMMN.html">DAC-1983-GriersonCRHKKMMN</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span></dt><dd>The UK5000 — successful collaborative development of an integrated design system for a 5000 gate CMOS array with built-in test (<abbr title="J. R. Grierson">JRG</abbr>, <abbr title="B. Cosgrove">BC</abbr>, <abbr title="Daniel Richert">DR</abbr>, <abbr title="R. E. Halliwell">REH</abbr>, <abbr title="Harold Kirk">HK</abbr>, <abbr title="John C. Knight">JCK</abbr>, <abbr title="John A. McLean">JAM</abbr>, <abbr title="J. M. McGrail">JMM</abbr>, <abbr title="C. O. Newton">CON</abbr>), pp. 629–636.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-KangKL.html">DAC-1982-KangKL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Gate matrix layout of random control logic in a 32-bit CMOS CPU chip adaptable to evolving logic design (<abbr title="Sung-Mo Kang">SMK</abbr>, <abbr title="Robert H. Krambeck">RHK</abbr>, <abbr title="Hung-Fai Stephen Law">HFSL</abbr>), pp. 170–174.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-El-Ziq.html">DAC-1981-El-Ziq</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Automatic test generation for stuck-open faults in CMOS VLSI (<abbr title="Yacoub M. El-Ziq">YMEZ</abbr>), pp. 347–354.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-LeeCJ.html">DAC-1981-LeeCJ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Automatic generation and characterization of CMOS polycells (<abbr title="C. M. Lee">CML</abbr>, <abbr title="Basant R. Chawla">BRC</abbr>, <abbr title="S. Just">SJ</abbr>), pp. 220–224.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1979-UeharaC.html">DAC-1979-UeharaC</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Optimal layout of CMOS functional arrays (<abbr title="Takao Uehara">TU</abbr>, <abbr title="William M. van Cleemput">WMvC</abbr>), pp. 287–289.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-Case.html">DAC-1976-Case</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Analysis of actual fault mechanisms in CMOS logic gates (<abbr title="Glenn R. Case">GRC</abbr>), pp. 265–270.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>