EN xnor_gate2 NULL "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/xnor_gate2.vhd" sub00/vhpl08 1625409687
EN and_gate2 NULL "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/and_gate2.vhd" sub00/vhpl04 1625409683
AR inverter inv_dflow "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/inverter.vhd" sub00/vhpl03 1625409682
AR b_signal_out b_signal_out_strcl "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/b_signal_out.vhd" sub00/vhpl13 1625409692
AR d_signal_out d_signal_out_strcl "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/d_signal_out.vhd" sub00/vhpl17 1625409696
EN g_signal_out NULL "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/g_signal_out.vhd" sub00/vhpl22 1625409701
AR f_signal_out f_signal_out_strcl "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/f_signal_out.vhd" sub00/vhpl21 1625409700
EN sevensegmentdecoder_struct NULL "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/SevenSegmentDecoder_Struct.vhd" sub00/vhpl24 1625409703
AR or_gate2 or_gate_dflow "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/or_gate2.vhd" sub00/vhpl07 1625409686
EN e_signal_out NULL "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/e_signal_out.vhd" sub00/vhpl18 1625409697
AR and_gate2 and_gate2_dflow "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/and_gate2.vhd" sub00/vhpl05 1625409684
EN c_signal_out NULL "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/c_signal_out.vhd" sub00/vhpl14 1625409693
AR xnor_gate2 xnor_gate2_dflow "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/xnor_gate2.vhd" sub00/vhpl09 1625409688
EN a_signal_out NULL "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/a_signal_out.vhd" sub00/vhpl10 1625409689
EN xor_gate2 NULL "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/xor_gate2.vhd" sub00/vhpl00 1625409679
EN inverter NULL "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/inverter.vhd" sub00/vhpl02 1625409681
AR sevensegmentdecoder_struct structural "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/SevenSegmentDecoder_Struct.vhd" sub00/vhpl25 1625409704
EN f_signal_out NULL "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/f_signal_out.vhd" sub00/vhpl20 1625409699
EN or_gate2 NULL "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/or_gate2.vhd" sub00/vhpl06 1625409685
EN d_signal_out NULL "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/d_signal_out.vhd" sub00/vhpl16 1625409695
AR xor_gate2 xor_gate2_dflow "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/xor_gate2.vhd" sub00/vhpl01 1625409680
EN b_signal_out NULL "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/b_signal_out.vhd" sub00/vhpl12 1625409691
AR a_signal_out a_signal_out_strctl "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/a_signal_out.vhd" sub00/vhpl11 1625409690
AR c_signal_out c_signal_out_strcl "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/c_signal_out.vhd" sub00/vhpl15 1625409694
AR e_signal_out e_signal_out_strcl "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/e_signal_out.vhd" sub00/vhpl19 1625409698
AR g_signal_out g_signal_out_strcl "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Seven_segment_decoder_Struct/g_signal_out.vhd" sub00/vhpl23 1625409702
