
BMTR_RTOS_ASRV1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2a4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  0800a474  0800a474  0000b474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a600  0800a600  0000c0cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a600  0800a600  0000b600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a608  0800a608  0000c0cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a608  0800a608  0000b608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a60c  0800a60c  0000b60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000cc  20000000  0800a610  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005c70  200000cc  0800a6dc  0000c0cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005d3c  0800a6dc  0000cd3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c0cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000176b2  00000000  00000000  0000c0fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000394e  00000000  00000000  000237ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001608  00000000  00000000  00027100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010f3  00000000  00000000  00028708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000060e3  00000000  00000000  000297fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c2c4  00000000  00000000  0002f8de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc2f9  00000000  00000000  0004bba2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00147e9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061cc  00000000  00000000  00147ee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0014e0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000cc 	.word	0x200000cc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a45c 	.word	0x0800a45c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000d0 	.word	0x200000d0
 800020c:	0800a45c 	.word	0x0800a45c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b988 	b.w	8000e24 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9d08      	ldr	r5, [sp, #32]
 8000b32:	468e      	mov	lr, r1
 8000b34:	4604      	mov	r4, r0
 8000b36:	4688      	mov	r8, r1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d14a      	bne.n	8000bd2 <__udivmoddi4+0xa6>
 8000b3c:	428a      	cmp	r2, r1
 8000b3e:	4617      	mov	r7, r2
 8000b40:	d962      	bls.n	8000c08 <__udivmoddi4+0xdc>
 8000b42:	fab2 f682 	clz	r6, r2
 8000b46:	b14e      	cbz	r6, 8000b5c <__udivmoddi4+0x30>
 8000b48:	f1c6 0320 	rsb	r3, r6, #32
 8000b4c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b50:	fa20 f303 	lsr.w	r3, r0, r3
 8000b54:	40b7      	lsls	r7, r6
 8000b56:	ea43 0808 	orr.w	r8, r3, r8
 8000b5a:	40b4      	lsls	r4, r6
 8000b5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b60:	fa1f fc87 	uxth.w	ip, r7
 8000b64:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b68:	0c23      	lsrs	r3, r4, #16
 8000b6a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b6e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b72:	fb01 f20c 	mul.w	r2, r1, ip
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0x62>
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b80:	f080 80ea 	bcs.w	8000d58 <__udivmoddi4+0x22c>
 8000b84:	429a      	cmp	r2, r3
 8000b86:	f240 80e7 	bls.w	8000d58 <__udivmoddi4+0x22c>
 8000b8a:	3902      	subs	r1, #2
 8000b8c:	443b      	add	r3, r7
 8000b8e:	1a9a      	subs	r2, r3, r2
 8000b90:	b2a3      	uxth	r3, r4
 8000b92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b9e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba2:	459c      	cmp	ip, r3
 8000ba4:	d909      	bls.n	8000bba <__udivmoddi4+0x8e>
 8000ba6:	18fb      	adds	r3, r7, r3
 8000ba8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bac:	f080 80d6 	bcs.w	8000d5c <__udivmoddi4+0x230>
 8000bb0:	459c      	cmp	ip, r3
 8000bb2:	f240 80d3 	bls.w	8000d5c <__udivmoddi4+0x230>
 8000bb6:	443b      	add	r3, r7
 8000bb8:	3802      	subs	r0, #2
 8000bba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bbe:	eba3 030c 	sub.w	r3, r3, ip
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	b11d      	cbz	r5, 8000bce <__udivmoddi4+0xa2>
 8000bc6:	40f3      	lsrs	r3, r6
 8000bc8:	2200      	movs	r2, #0
 8000bca:	e9c5 3200 	strd	r3, r2, [r5]
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d905      	bls.n	8000be2 <__udivmoddi4+0xb6>
 8000bd6:	b10d      	cbz	r5, 8000bdc <__udivmoddi4+0xb0>
 8000bd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bdc:	2100      	movs	r1, #0
 8000bde:	4608      	mov	r0, r1
 8000be0:	e7f5      	b.n	8000bce <__udivmoddi4+0xa2>
 8000be2:	fab3 f183 	clz	r1, r3
 8000be6:	2900      	cmp	r1, #0
 8000be8:	d146      	bne.n	8000c78 <__udivmoddi4+0x14c>
 8000bea:	4573      	cmp	r3, lr
 8000bec:	d302      	bcc.n	8000bf4 <__udivmoddi4+0xc8>
 8000bee:	4282      	cmp	r2, r0
 8000bf0:	f200 8105 	bhi.w	8000dfe <__udivmoddi4+0x2d2>
 8000bf4:	1a84      	subs	r4, r0, r2
 8000bf6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	4690      	mov	r8, r2
 8000bfe:	2d00      	cmp	r5, #0
 8000c00:	d0e5      	beq.n	8000bce <__udivmoddi4+0xa2>
 8000c02:	e9c5 4800 	strd	r4, r8, [r5]
 8000c06:	e7e2      	b.n	8000bce <__udivmoddi4+0xa2>
 8000c08:	2a00      	cmp	r2, #0
 8000c0a:	f000 8090 	beq.w	8000d2e <__udivmoddi4+0x202>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	f040 80a4 	bne.w	8000d60 <__udivmoddi4+0x234>
 8000c18:	1a8a      	subs	r2, r1, r2
 8000c1a:	0c03      	lsrs	r3, r0, #16
 8000c1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c20:	b280      	uxth	r0, r0
 8000c22:	b2bc      	uxth	r4, r7
 8000c24:	2101      	movs	r1, #1
 8000c26:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c2a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c32:	fb04 f20c 	mul.w	r2, r4, ip
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d907      	bls.n	8000c4a <__udivmoddi4+0x11e>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c40:	d202      	bcs.n	8000c48 <__udivmoddi4+0x11c>
 8000c42:	429a      	cmp	r2, r3
 8000c44:	f200 80e0 	bhi.w	8000e08 <__udivmoddi4+0x2dc>
 8000c48:	46c4      	mov	ip, r8
 8000c4a:	1a9b      	subs	r3, r3, r2
 8000c4c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c50:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c54:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c58:	fb02 f404 	mul.w	r4, r2, r4
 8000c5c:	429c      	cmp	r4, r3
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0x144>
 8000c60:	18fb      	adds	r3, r7, r3
 8000c62:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0x142>
 8000c68:	429c      	cmp	r4, r3
 8000c6a:	f200 80ca 	bhi.w	8000e02 <__udivmoddi4+0x2d6>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	1b1b      	subs	r3, r3, r4
 8000c72:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c76:	e7a5      	b.n	8000bc4 <__udivmoddi4+0x98>
 8000c78:	f1c1 0620 	rsb	r6, r1, #32
 8000c7c:	408b      	lsls	r3, r1
 8000c7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c82:	431f      	orrs	r7, r3
 8000c84:	fa0e f401 	lsl.w	r4, lr, r1
 8000c88:	fa20 f306 	lsr.w	r3, r0, r6
 8000c8c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c90:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c94:	4323      	orrs	r3, r4
 8000c96:	fa00 f801 	lsl.w	r8, r0, r1
 8000c9a:	fa1f fc87 	uxth.w	ip, r7
 8000c9e:	fbbe f0f9 	udiv	r0, lr, r9
 8000ca2:	0c1c      	lsrs	r4, r3, #16
 8000ca4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ca8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cac:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cb0:	45a6      	cmp	lr, r4
 8000cb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000cb6:	d909      	bls.n	8000ccc <__udivmoddi4+0x1a0>
 8000cb8:	193c      	adds	r4, r7, r4
 8000cba:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cbe:	f080 809c 	bcs.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc2:	45a6      	cmp	lr, r4
 8000cc4:	f240 8099 	bls.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc8:	3802      	subs	r0, #2
 8000cca:	443c      	add	r4, r7
 8000ccc:	eba4 040e 	sub.w	r4, r4, lr
 8000cd0:	fa1f fe83 	uxth.w	lr, r3
 8000cd4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cd8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cdc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ce0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ce4:	45a4      	cmp	ip, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x1ce>
 8000ce8:	193c      	adds	r4, r7, r4
 8000cea:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cee:	f080 8082 	bcs.w	8000df6 <__udivmoddi4+0x2ca>
 8000cf2:	45a4      	cmp	ip, r4
 8000cf4:	d97f      	bls.n	8000df6 <__udivmoddi4+0x2ca>
 8000cf6:	3b02      	subs	r3, #2
 8000cf8:	443c      	add	r4, r7
 8000cfa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cfe:	eba4 040c 	sub.w	r4, r4, ip
 8000d02:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d06:	4564      	cmp	r4, ip
 8000d08:	4673      	mov	r3, lr
 8000d0a:	46e1      	mov	r9, ip
 8000d0c:	d362      	bcc.n	8000dd4 <__udivmoddi4+0x2a8>
 8000d0e:	d05f      	beq.n	8000dd0 <__udivmoddi4+0x2a4>
 8000d10:	b15d      	cbz	r5, 8000d2a <__udivmoddi4+0x1fe>
 8000d12:	ebb8 0203 	subs.w	r2, r8, r3
 8000d16:	eb64 0409 	sbc.w	r4, r4, r9
 8000d1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d1e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d22:	431e      	orrs	r6, r3
 8000d24:	40cc      	lsrs	r4, r1
 8000d26:	e9c5 6400 	strd	r6, r4, [r5]
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	e74f      	b.n	8000bce <__udivmoddi4+0xa2>
 8000d2e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d32:	0c01      	lsrs	r1, r0, #16
 8000d34:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d38:	b280      	uxth	r0, r0
 8000d3a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d3e:	463b      	mov	r3, r7
 8000d40:	4638      	mov	r0, r7
 8000d42:	463c      	mov	r4, r7
 8000d44:	46b8      	mov	r8, r7
 8000d46:	46be      	mov	lr, r7
 8000d48:	2620      	movs	r6, #32
 8000d4a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d4e:	eba2 0208 	sub.w	r2, r2, r8
 8000d52:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d56:	e766      	b.n	8000c26 <__udivmoddi4+0xfa>
 8000d58:	4601      	mov	r1, r0
 8000d5a:	e718      	b.n	8000b8e <__udivmoddi4+0x62>
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	e72c      	b.n	8000bba <__udivmoddi4+0x8e>
 8000d60:	f1c6 0220 	rsb	r2, r6, #32
 8000d64:	fa2e f302 	lsr.w	r3, lr, r2
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b1      	lsls	r1, r6
 8000d6c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d74:	430a      	orrs	r2, r1
 8000d76:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d7a:	b2bc      	uxth	r4, r7
 8000d7c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d80:	0c11      	lsrs	r1, r2, #16
 8000d82:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d86:	fb08 f904 	mul.w	r9, r8, r4
 8000d8a:	40b0      	lsls	r0, r6
 8000d8c:	4589      	cmp	r9, r1
 8000d8e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d92:	b280      	uxth	r0, r0
 8000d94:	d93e      	bls.n	8000e14 <__udivmoddi4+0x2e8>
 8000d96:	1879      	adds	r1, r7, r1
 8000d98:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d9c:	d201      	bcs.n	8000da2 <__udivmoddi4+0x276>
 8000d9e:	4589      	cmp	r9, r1
 8000da0:	d81f      	bhi.n	8000de2 <__udivmoddi4+0x2b6>
 8000da2:	eba1 0109 	sub.w	r1, r1, r9
 8000da6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000daa:	fb09 f804 	mul.w	r8, r9, r4
 8000dae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db2:	b292      	uxth	r2, r2
 8000db4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000db8:	4542      	cmp	r2, r8
 8000dba:	d229      	bcs.n	8000e10 <__udivmoddi4+0x2e4>
 8000dbc:	18ba      	adds	r2, r7, r2
 8000dbe:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dc2:	d2c4      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc4:	4542      	cmp	r2, r8
 8000dc6:	d2c2      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc8:	f1a9 0102 	sub.w	r1, r9, #2
 8000dcc:	443a      	add	r2, r7
 8000dce:	e7be      	b.n	8000d4e <__udivmoddi4+0x222>
 8000dd0:	45f0      	cmp	r8, lr
 8000dd2:	d29d      	bcs.n	8000d10 <__udivmoddi4+0x1e4>
 8000dd4:	ebbe 0302 	subs.w	r3, lr, r2
 8000dd8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ddc:	3801      	subs	r0, #1
 8000dde:	46e1      	mov	r9, ip
 8000de0:	e796      	b.n	8000d10 <__udivmoddi4+0x1e4>
 8000de2:	eba7 0909 	sub.w	r9, r7, r9
 8000de6:	4449      	add	r1, r9
 8000de8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dec:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df0:	fb09 f804 	mul.w	r8, r9, r4
 8000df4:	e7db      	b.n	8000dae <__udivmoddi4+0x282>
 8000df6:	4673      	mov	r3, lr
 8000df8:	e77f      	b.n	8000cfa <__udivmoddi4+0x1ce>
 8000dfa:	4650      	mov	r0, sl
 8000dfc:	e766      	b.n	8000ccc <__udivmoddi4+0x1a0>
 8000dfe:	4608      	mov	r0, r1
 8000e00:	e6fd      	b.n	8000bfe <__udivmoddi4+0xd2>
 8000e02:	443b      	add	r3, r7
 8000e04:	3a02      	subs	r2, #2
 8000e06:	e733      	b.n	8000c70 <__udivmoddi4+0x144>
 8000e08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e0c:	443b      	add	r3, r7
 8000e0e:	e71c      	b.n	8000c4a <__udivmoddi4+0x11e>
 8000e10:	4649      	mov	r1, r9
 8000e12:	e79c      	b.n	8000d4e <__udivmoddi4+0x222>
 8000e14:	eba1 0109 	sub.w	r1, r1, r9
 8000e18:	46c4      	mov	ip, r8
 8000e1a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1e:	fb09 f804 	mul.w	r8, r9, r4
 8000e22:	e7c4      	b.n	8000dae <__udivmoddi4+0x282>

08000e24 <__aeabi_idiv0>:
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b085      	sub	sp, #20
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	60f8      	str	r0, [r7, #12]
 8000e30:	60b9      	str	r1, [r7, #8]
 8000e32:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	4a07      	ldr	r2, [pc, #28]	@ (8000e54 <vApplicationGetIdleTaskMemory+0x2c>)
 8000e38:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	4a06      	ldr	r2, [pc, #24]	@ (8000e58 <vApplicationGetIdleTaskMemory+0x30>)
 8000e3e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2280      	movs	r2, #128	@ 0x80
 8000e44:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000e46:	bf00      	nop
 8000e48:	3714      	adds	r7, #20
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	200000e8 	.word	0x200000e8
 8000e58:	2000013c 	.word	0x2000013c

08000e5c <applyLowPassFilterVelocity>:
HAL_StatusTypeDef status;
uint16_t OutputVref = 5000;         // DAC output voltage reference value
uint16_t ENABLEmOTOR = 0;         // DAC output voltage reference value

// ────────────── Low-pass Filter Function ──────────────
float applyLowPassFilterVelocity(float X, float Y_old) {
 8000e5c:	b480      	push	{r7}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	ed87 0a01 	vstr	s0, [r7, #4]
 8000e66:	edc7 0a00 	vstr	s1, [r7]
    // Apply the first-order low-pass filter formula
    float Y = Y_old + G *dt_s* (X - Y_old);  // Filtered value
 8000e6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea8 <applyLowPassFilterVelocity+0x4c>)
 8000e6c:	edd3 7a00 	vldr	s15, [r3]
 8000e70:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000eac <applyLowPassFilterVelocity+0x50>
 8000e74:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e78:	edd7 6a01 	vldr	s13, [r7, #4]
 8000e7c:	edd7 7a00 	vldr	s15, [r7]
 8000e80:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000e84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e88:	ed97 7a00 	vldr	s14, [r7]
 8000e8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e90:	edc7 7a03 	vstr	s15, [r7, #12]
    return Y;
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	ee07 3a90 	vmov	s15, r3
}
 8000e9a:	eeb0 0a67 	vmov.f32	s0, s15
 8000e9e:	3714      	adds	r7, #20
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	20000050 	.word	0x20000050
 8000eac:	42c80000 	.word	0x42c80000

08000eb0 <applyLowPassFilterVelocity2>:
float applyLowPassFilterVelocity2(float X, float Y_old) {
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000eba:	edc7 0a00 	vstr	s1, [r7]
    // Apply the first-order low-pass filter formula
    float Y = Y_old + G2 *dt_s* (X - Y_old);  // Filtered value
 8000ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8000efc <applyLowPassFilterVelocity2+0x4c>)
 8000ec0:	edd3 7a00 	vldr	s15, [r3]
 8000ec4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000f00 <applyLowPassFilterVelocity2+0x50>
 8000ec8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ecc:	edd7 6a01 	vldr	s13, [r7, #4]
 8000ed0:	edd7 7a00 	vldr	s15, [r7]
 8000ed4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000edc:	ed97 7a00 	vldr	s14, [r7]
 8000ee0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ee4:	edc7 7a03 	vstr	s15, [r7, #12]
    return Y;
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	ee07 3a90 	vmov	s15, r3
}
 8000eee:	eeb0 0a67 	vmov.f32	s0, s15
 8000ef2:	3714      	adds	r7, #20
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	20000050 	.word	0x20000050
 8000f00:	42c80000 	.word	0x42c80000

08000f04 <ConfigureMotor01>:
float applyLowPassFilterAcceleration(float X, float Y_old) {
    float alpha = 0.05f;  // Adjust as needed (lower = smoother, higher = faster response)
    return Y_old + alpha * (X - Y_old);
}
// ────────────── Motor Control Functions ──────────────
void ConfigureMotor01(int Enable, int Clockwise, uint16_t dac_value) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	4613      	mov	r3, r2
 8000f10:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, Clockwise);
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	461a      	mov	r2, r3
 8000f18:	2110      	movs	r1, #16
 8000f1a:	480a      	ldr	r0, [pc, #40]	@ (8000f44 <ConfigureMotor01+0x40>)
 8000f1c:	f002 f856 	bl	8002fcc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, Enable);
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	461a      	mov	r2, r3
 8000f26:	2120      	movs	r1, #32
 8000f28:	4806      	ldr	r0, [pc, #24]	@ (8000f44 <ConfigureMotor01+0x40>)
 8000f2a:	f002 f84f 	bl	8002fcc <HAL_GPIO_WritePin>
    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 8000f2e:	88fb      	ldrh	r3, [r7, #6]
 8000f30:	2200      	movs	r2, #0
 8000f32:	2100      	movs	r1, #0
 8000f34:	4804      	ldr	r0, [pc, #16]	@ (8000f48 <ConfigureMotor01+0x44>)
 8000f36:	f001 fe1a 	bl	8002b6e <HAL_DAC_SetValue>
}
 8000f3a:	bf00      	nop
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	40020400 	.word	0x40020400
 8000f48:	2000033c 	.word	0x2000033c

08000f4c <ConfigureMotor02>:

void ConfigureMotor02(int Enable, int Clockwise, uint16_t dac_value) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	4613      	mov	r3, r2
 8000f58:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, Clockwise);
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	461a      	mov	r2, r3
 8000f60:	2104      	movs	r1, #4
 8000f62:	480a      	ldr	r0, [pc, #40]	@ (8000f8c <ConfigureMotor02+0x40>)
 8000f64:	f002 f832 	bl	8002fcc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, Enable);
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	2108      	movs	r1, #8
 8000f70:	4806      	ldr	r0, [pc, #24]	@ (8000f8c <ConfigureMotor02+0x40>)
 8000f72:	f002 f82b 	bl	8002fcc <HAL_GPIO_WritePin>
    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, dac_value);
 8000f76:	88fb      	ldrh	r3, [r7, #6]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	2110      	movs	r1, #16
 8000f7c:	4804      	ldr	r0, [pc, #16]	@ (8000f90 <ConfigureMotor02+0x44>)
 8000f7e:	f001 fdf6 	bl	8002b6e <HAL_DAC_SetValue>
}
 8000f82:	bf00      	nop
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40020000 	.word	0x40020000
 8000f90:	2000033c 	.word	0x2000033c

08000f94 <UpdateMotor01CommandedCurrent>:
void UpdateMotor01CommandedCurrent(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
    /*********************************************************
     *        Disturbance Observer for Motor 01             *
     *********************************************************/

    // Calculate motor torque from commanded current
    estimated_motor_torque = commanded_current * torque_constant_motor;
 8000f98:	4b7d      	ldr	r3, [pc, #500]	@ (8001190 <UpdateMotor01CommandedCurrent+0x1fc>)
 8000f9a:	ed93 7a00 	vldr	s14, [r3]
 8000f9e:	4b7d      	ldr	r3, [pc, #500]	@ (8001194 <UpdateMotor01CommandedCurrent+0x200>)
 8000fa0:	edd3 7a00 	vldr	s15, [r3]
 8000fa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fa8:	4b7b      	ldr	r3, [pc, #492]	@ (8001198 <UpdateMotor01CommandedCurrent+0x204>)
 8000faa:	edc3 7a00 	vstr	s15, [r3]

    // Estimate velocity disturbance
    estimated_velocity_disturbance = motor_velocity * motor_inertia * disturbance_gain;
 8000fae:	4b7b      	ldr	r3, [pc, #492]	@ (800119c <UpdateMotor01CommandedCurrent+0x208>)
 8000fb0:	ed93 7a00 	vldr	s14, [r3]
 8000fb4:	4b7a      	ldr	r3, [pc, #488]	@ (80011a0 <UpdateMotor01CommandedCurrent+0x20c>)
 8000fb6:	edd3 7a00 	vldr	s15, [r3]
 8000fba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fbe:	4b79      	ldr	r3, [pc, #484]	@ (80011a4 <UpdateMotor01CommandedCurrent+0x210>)
 8000fc0:	edd3 7a00 	vldr	s15, [r3]
 8000fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fc8:	4b77      	ldr	r3, [pc, #476]	@ (80011a8 <UpdateMotor01CommandedCurrent+0x214>)
 8000fca:	edc3 7a00 	vstr	s15, [r3]

    // Input to disturbance observer filter
    disturbance_observer_input = estimated_motor_torque + estimated_velocity_disturbance;
 8000fce:	4b72      	ldr	r3, [pc, #456]	@ (8001198 <UpdateMotor01CommandedCurrent+0x204>)
 8000fd0:	ed93 7a00 	vldr	s14, [r3]
 8000fd4:	4b74      	ldr	r3, [pc, #464]	@ (80011a8 <UpdateMotor01CommandedCurrent+0x214>)
 8000fd6:	edd3 7a00 	vldr	s15, [r3]
 8000fda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fde:	4b73      	ldr	r3, [pc, #460]	@ (80011ac <UpdateMotor01CommandedCurrent+0x218>)
 8000fe0:	edc3 7a00 	vstr	s15, [r3]

    // Apply low-pass filter (difference equation form)
    filtered_dob_input = filtered_dob_input_prev + (disturbance_gain * sampling_time) * (disturbance_observer_input - filtered_dob_input_prev);
 8000fe4:	4b6f      	ldr	r3, [pc, #444]	@ (80011a4 <UpdateMotor01CommandedCurrent+0x210>)
 8000fe6:	ed93 7a00 	vldr	s14, [r3]
 8000fea:	4b71      	ldr	r3, [pc, #452]	@ (80011b0 <UpdateMotor01CommandedCurrent+0x21c>)
 8000fec:	edd3 7a00 	vldr	s15, [r3]
 8000ff0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ff4:	4b6d      	ldr	r3, [pc, #436]	@ (80011ac <UpdateMotor01CommandedCurrent+0x218>)
 8000ff6:	edd3 6a00 	vldr	s13, [r3]
 8000ffa:	4b6e      	ldr	r3, [pc, #440]	@ (80011b4 <UpdateMotor01CommandedCurrent+0x220>)
 8000ffc:	edd3 7a00 	vldr	s15, [r3]
 8001000:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001004:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001008:	4b6a      	ldr	r3, [pc, #424]	@ (80011b4 <UpdateMotor01CommandedCurrent+0x220>)
 800100a:	edd3 7a00 	vldr	s15, [r3]
 800100e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001012:	4b69      	ldr	r3, [pc, #420]	@ (80011b8 <UpdateMotor01CommandedCurrent+0x224>)
 8001014:	edc3 7a00 	vstr	s15, [r3]
    filtered_dob_input_prev = filtered_dob_input;
 8001018:	4b67      	ldr	r3, [pc, #412]	@ (80011b8 <UpdateMotor01CommandedCurrent+0x224>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a65      	ldr	r2, [pc, #404]	@ (80011b4 <UpdateMotor01CommandedCurrent+0x220>)
 800101e:	6013      	str	r3, [r2, #0]

    // Estimate torque disturbance and convert to equivalent current
    estimated_torque_disturbance = filtered_dob_input - estimated_velocity_disturbance;
 8001020:	4b65      	ldr	r3, [pc, #404]	@ (80011b8 <UpdateMotor01CommandedCurrent+0x224>)
 8001022:	ed93 7a00 	vldr	s14, [r3]
 8001026:	4b60      	ldr	r3, [pc, #384]	@ (80011a8 <UpdateMotor01CommandedCurrent+0x214>)
 8001028:	edd3 7a00 	vldr	s15, [r3]
 800102c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001030:	4b62      	ldr	r3, [pc, #392]	@ (80011bc <UpdateMotor01CommandedCurrent+0x228>)
 8001032:	edc3 7a00 	vstr	s15, [r3]
    disturbance_current = estimated_torque_disturbance / torque_constant_load;
 8001036:	4b61      	ldr	r3, [pc, #388]	@ (80011bc <UpdateMotor01CommandedCurrent+0x228>)
 8001038:	edd3 6a00 	vldr	s13, [r3]
 800103c:	4b60      	ldr	r3, [pc, #384]	@ (80011c0 <UpdateMotor01CommandedCurrent+0x22c>)
 800103e:	ed93 7a00 	vldr	s14, [r3]
 8001042:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001046:	4b5f      	ldr	r3, [pc, #380]	@ (80011c4 <UpdateMotor01CommandedCurrent+0x230>)
 8001048:	edc3 7a00 	vstr	s15, [r3]
    /*********************************************************
     *   Torque Observer + PI Controller to Set Acceleration
     *********************************************************/

    // Recompute torque with updated current (for reaction estimation)
    updated_motor_torque = commanded_current * torque_constant_load;
 800104c:	4b50      	ldr	r3, [pc, #320]	@ (8001190 <UpdateMotor01CommandedCurrent+0x1fc>)
 800104e:	ed93 7a00 	vldr	s14, [r3]
 8001052:	4b5b      	ldr	r3, [pc, #364]	@ (80011c0 <UpdateMotor01CommandedCurrent+0x22c>)
 8001054:	edd3 7a00 	vldr	s15, [r3]
 8001058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800105c:	4b5a      	ldr	r3, [pc, #360]	@ (80011c8 <UpdateMotor01CommandedCurrent+0x234>)
 800105e:	edc3 7a00 	vstr	s15, [r3]

    // Estimate total reaction torque input (includes inertia and losses)
    reaction_torque_input = updated_motor_torque + motor_velocity * motor_inertia * reaction_gain - (internal_friction + viscous_friction * motor_velocity);
 8001062:	4b4e      	ldr	r3, [pc, #312]	@ (800119c <UpdateMotor01CommandedCurrent+0x208>)
 8001064:	ed93 7a00 	vldr	s14, [r3]
 8001068:	4b4d      	ldr	r3, [pc, #308]	@ (80011a0 <UpdateMotor01CommandedCurrent+0x20c>)
 800106a:	edd3 7a00 	vldr	s15, [r3]
 800106e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001072:	4b56      	ldr	r3, [pc, #344]	@ (80011cc <UpdateMotor01CommandedCurrent+0x238>)
 8001074:	edd3 7a00 	vldr	s15, [r3]
 8001078:	ee27 7a27 	vmul.f32	s14, s14, s15
 800107c:	4b52      	ldr	r3, [pc, #328]	@ (80011c8 <UpdateMotor01CommandedCurrent+0x234>)
 800107e:	edd3 7a00 	vldr	s15, [r3]
 8001082:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001086:	4b52      	ldr	r3, [pc, #328]	@ (80011d0 <UpdateMotor01CommandedCurrent+0x23c>)
 8001088:	edd3 6a00 	vldr	s13, [r3]
 800108c:	4b43      	ldr	r3, [pc, #268]	@ (800119c <UpdateMotor01CommandedCurrent+0x208>)
 800108e:	edd3 7a00 	vldr	s15, [r3]
 8001092:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001096:	4b4f      	ldr	r3, [pc, #316]	@ (80011d4 <UpdateMotor01CommandedCurrent+0x240>)
 8001098:	edd3 7a00 	vldr	s15, [r3]
 800109c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80010a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010a4:	4b4c      	ldr	r3, [pc, #304]	@ (80011d8 <UpdateMotor01CommandedCurrent+0x244>)
 80010a6:	edc3 7a00 	vstr	s15, [r3]

    // Apply low-pass filter for reaction torque estimate
    filtered_reaction_torque = filtered_reaction_torque_prev + (reaction_gain * sampling_time) * (reaction_torque_input - filtered_reaction_torque_prev);
 80010aa:	4b48      	ldr	r3, [pc, #288]	@ (80011cc <UpdateMotor01CommandedCurrent+0x238>)
 80010ac:	ed93 7a00 	vldr	s14, [r3]
 80010b0:	4b3f      	ldr	r3, [pc, #252]	@ (80011b0 <UpdateMotor01CommandedCurrent+0x21c>)
 80010b2:	edd3 7a00 	vldr	s15, [r3]
 80010b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ba:	4b47      	ldr	r3, [pc, #284]	@ (80011d8 <UpdateMotor01CommandedCurrent+0x244>)
 80010bc:	edd3 6a00 	vldr	s13, [r3]
 80010c0:	4b46      	ldr	r3, [pc, #280]	@ (80011dc <UpdateMotor01CommandedCurrent+0x248>)
 80010c2:	edd3 7a00 	vldr	s15, [r3]
 80010c6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80010ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ce:	4b43      	ldr	r3, [pc, #268]	@ (80011dc <UpdateMotor01CommandedCurrent+0x248>)
 80010d0:	edd3 7a00 	vldr	s15, [r3]
 80010d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010d8:	4b41      	ldr	r3, [pc, #260]	@ (80011e0 <UpdateMotor01CommandedCurrent+0x24c>)
 80010da:	edc3 7a00 	vstr	s15, [r3]
    filtered_reaction_torque_prev = filtered_reaction_torque;
 80010de:	4b40      	ldr	r3, [pc, #256]	@ (80011e0 <UpdateMotor01CommandedCurrent+0x24c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a3e      	ldr	r2, [pc, #248]	@ (80011dc <UpdateMotor01CommandedCurrent+0x248>)
 80010e4:	6013      	str	r3, [r2, #0]

    // Subtract inertial effect to isolate external torque
    filtered_reaction_torque -= motor_velocity * motor_inertia * reaction_gain;
 80010e6:	4b3e      	ldr	r3, [pc, #248]	@ (80011e0 <UpdateMotor01CommandedCurrent+0x24c>)
 80010e8:	ed93 7a00 	vldr	s14, [r3]
 80010ec:	4b2b      	ldr	r3, [pc, #172]	@ (800119c <UpdateMotor01CommandedCurrent+0x208>)
 80010ee:	edd3 6a00 	vldr	s13, [r3]
 80010f2:	4b2b      	ldr	r3, [pc, #172]	@ (80011a0 <UpdateMotor01CommandedCurrent+0x20c>)
 80010f4:	edd3 7a00 	vldr	s15, [r3]
 80010f8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80010fc:	4b33      	ldr	r3, [pc, #204]	@ (80011cc <UpdateMotor01CommandedCurrent+0x238>)
 80010fe:	edd3 7a00 	vldr	s15, [r3]
 8001102:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001106:	ee77 7a67 	vsub.f32	s15, s14, s15
 800110a:	4b35      	ldr	r3, [pc, #212]	@ (80011e0 <UpdateMotor01CommandedCurrent+0x24c>)
 800110c:	edc3 7a00 	vstr	s15, [r3]

    // PI Controller for acceleration control
    torque_error = desired_torque - filtered_reaction_torque;
 8001110:	4b34      	ldr	r3, [pc, #208]	@ (80011e4 <UpdateMotor01CommandedCurrent+0x250>)
 8001112:	ed93 7a00 	vldr	s14, [r3]
 8001116:	4b32      	ldr	r3, [pc, #200]	@ (80011e0 <UpdateMotor01CommandedCurrent+0x24c>)
 8001118:	edd3 7a00 	vldr	s15, [r3]
 800111c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001120:	4b31      	ldr	r3, [pc, #196]	@ (80011e8 <UpdateMotor01CommandedCurrent+0x254>)
 8001122:	edc3 7a00 	vstr	s15, [r3]
    torque_error_integral = torque_error * sampling_time + previous_torque_error_integral;
 8001126:	4b30      	ldr	r3, [pc, #192]	@ (80011e8 <UpdateMotor01CommandedCurrent+0x254>)
 8001128:	ed93 7a00 	vldr	s14, [r3]
 800112c:	4b20      	ldr	r3, [pc, #128]	@ (80011b0 <UpdateMotor01CommandedCurrent+0x21c>)
 800112e:	edd3 7a00 	vldr	s15, [r3]
 8001132:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001136:	4b2d      	ldr	r3, [pc, #180]	@ (80011ec <UpdateMotor01CommandedCurrent+0x258>)
 8001138:	edd3 7a00 	vldr	s15, [r3]
 800113c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001140:	4b2b      	ldr	r3, [pc, #172]	@ (80011f0 <UpdateMotor01CommandedCurrent+0x25c>)
 8001142:	edc3 7a00 	vstr	s15, [r3]
    previous_torque_error_integral = torque_error_integral;
 8001146:	4b2a      	ldr	r3, [pc, #168]	@ (80011f0 <UpdateMotor01CommandedCurrent+0x25c>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4a28      	ldr	r2, [pc, #160]	@ (80011ec <UpdateMotor01CommandedCurrent+0x258>)
 800114c:	6013      	str	r3, [r2, #0]

    //commanded_acceleration = proportional_gain * torque_error + integral_gain * torque_error_integral;

    // Compute inertia-driven current command
    inertia_compensation_current = (motor_inertia * commanded_acceleration) / torque_constant_motor;
 800114e:	4b14      	ldr	r3, [pc, #80]	@ (80011a0 <UpdateMotor01CommandedCurrent+0x20c>)
 8001150:	ed93 7a00 	vldr	s14, [r3]
 8001154:	4b27      	ldr	r3, [pc, #156]	@ (80011f4 <UpdateMotor01CommandedCurrent+0x260>)
 8001156:	edd3 7a00 	vldr	s15, [r3]
 800115a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800115e:	4b0d      	ldr	r3, [pc, #52]	@ (8001194 <UpdateMotor01CommandedCurrent+0x200>)
 8001160:	ed93 7a00 	vldr	s14, [r3]
 8001164:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001168:	4b23      	ldr	r3, [pc, #140]	@ (80011f8 <UpdateMotor01CommandedCurrent+0x264>)
 800116a:	edc3 7a00 	vstr	s15, [r3]

    // Final commanded current is inertia compensation + disturbance compensation
    //commanded_current = inertia_compensation_current + disturbance_current;
    commanded_current = inertia_compensation_current+ disturbance_current; //added for DOB tuning
 800116e:	4b22      	ldr	r3, [pc, #136]	@ (80011f8 <UpdateMotor01CommandedCurrent+0x264>)
 8001170:	ed93 7a00 	vldr	s14, [r3]
 8001174:	4b13      	ldr	r3, [pc, #76]	@ (80011c4 <UpdateMotor01CommandedCurrent+0x230>)
 8001176:	edd3 7a00 	vldr	s15, [r3]
 800117a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800117e:	4b04      	ldr	r3, [pc, #16]	@ (8001190 <UpdateMotor01CommandedCurrent+0x1fc>)
 8001180:	edc3 7a00 	vstr	s15, [r3]
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	20001d74 	.word	0x20001d74
 8001194:	20000008 	.word	0x20000008
 8001198:	20001d90 	.word	0x20001d90
 800119c:	20001dc0 	.word	0x20001dc0
 80011a0:	2000000c 	.word	0x2000000c
 80011a4:	20000014 	.word	0x20000014
 80011a8:	20001d94 	.word	0x20001d94
 80011ac:	20001d98 	.word	0x20001d98
 80011b0:	20000024 	.word	0x20000024
 80011b4:	20001da0 	.word	0x20001da0
 80011b8:	20001d9c 	.word	0x20001d9c
 80011bc:	20001da4 	.word	0x20001da4
 80011c0:	20000010 	.word	0x20000010
 80011c4:	20001d8c 	.word	0x20001d8c
 80011c8:	20001da8 	.word	0x20001da8
 80011cc:	20000018 	.word	0x20000018
 80011d0:	20000020 	.word	0x20000020
 80011d4:	2000001c 	.word	0x2000001c
 80011d8:	20001dac 	.word	0x20001dac
 80011dc:	20001db4 	.word	0x20001db4
 80011e0:	20001db0 	.word	0x20001db0
 80011e4:	20000028 	.word	0x20000028
 80011e8:	20001db8 	.word	0x20001db8
 80011ec:	20001d80 	.word	0x20001d80
 80011f0:	20001dbc 	.word	0x20001dbc
 80011f4:	20001d84 	.word	0x20001d84
 80011f8:	20001d88 	.word	0x20001d88

080011fc <UpdateMotor02CommandedCurrent>:
void UpdateMotor02CommandedCurrent(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
    /*********************************************************
     *  1. Disturbance Observer for Motor 02
     *********************************************************/

    // Calculate estimated motor torque
    motor02_estimated_motor_torque = motor02_commanded_current * motor02_torque_constant;
 8001200:	4b87      	ldr	r3, [pc, #540]	@ (8001420 <UpdateMotor02CommandedCurrent+0x224>)
 8001202:	ed93 7a00 	vldr	s14, [r3]
 8001206:	4b87      	ldr	r3, [pc, #540]	@ (8001424 <UpdateMotor02CommandedCurrent+0x228>)
 8001208:	edd3 7a00 	vldr	s15, [r3]
 800120c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001210:	4b85      	ldr	r3, [pc, #532]	@ (8001428 <UpdateMotor02CommandedCurrent+0x22c>)
 8001212:	edc3 7a00 	vstr	s15, [r3]

    // Estimate velocity disturbance
    motor02_estimated_velocity_disturbance = motor02_motor_velocity * motor02_inertia * motor02_disturbance_gain;
 8001216:	4b85      	ldr	r3, [pc, #532]	@ (800142c <UpdateMotor02CommandedCurrent+0x230>)
 8001218:	ed93 7a00 	vldr	s14, [r3]
 800121c:	4b84      	ldr	r3, [pc, #528]	@ (8001430 <UpdateMotor02CommandedCurrent+0x234>)
 800121e:	edd3 7a00 	vldr	s15, [r3]
 8001222:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001226:	4b83      	ldr	r3, [pc, #524]	@ (8001434 <UpdateMotor02CommandedCurrent+0x238>)
 8001228:	edd3 7a00 	vldr	s15, [r3]
 800122c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001230:	4b81      	ldr	r3, [pc, #516]	@ (8001438 <UpdateMotor02CommandedCurrent+0x23c>)
 8001232:	edc3 7a00 	vstr	s15, [r3]

    // Input to disturbance observer filter
    motor02_disturbance_observer_input = motor02_estimated_motor_torque + motor02_estimated_velocity_disturbance;
 8001236:	4b7c      	ldr	r3, [pc, #496]	@ (8001428 <UpdateMotor02CommandedCurrent+0x22c>)
 8001238:	ed93 7a00 	vldr	s14, [r3]
 800123c:	4b7e      	ldr	r3, [pc, #504]	@ (8001438 <UpdateMotor02CommandedCurrent+0x23c>)
 800123e:	edd3 7a00 	vldr	s15, [r3]
 8001242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001246:	4b7d      	ldr	r3, [pc, #500]	@ (800143c <UpdateMotor02CommandedCurrent+0x240>)
 8001248:	edc3 7a00 	vstr	s15, [r3]

    // Apply low-pass filter (difference equation form)
    motor02_filtered_dob_input = motor02_filtered_dob_input_prev + (motor02_disturbance_gain * motor02_sampling_time) *
 800124c:	4b79      	ldr	r3, [pc, #484]	@ (8001434 <UpdateMotor02CommandedCurrent+0x238>)
 800124e:	ed93 7a00 	vldr	s14, [r3]
 8001252:	4b7b      	ldr	r3, [pc, #492]	@ (8001440 <UpdateMotor02CommandedCurrent+0x244>)
 8001254:	edd3 7a00 	vldr	s15, [r3]
 8001258:	ee27 7a27 	vmul.f32	s14, s14, s15
                                 (motor02_disturbance_observer_input - motor02_filtered_dob_input_prev);
 800125c:	4b77      	ldr	r3, [pc, #476]	@ (800143c <UpdateMotor02CommandedCurrent+0x240>)
 800125e:	edd3 6a00 	vldr	s13, [r3]
 8001262:	4b78      	ldr	r3, [pc, #480]	@ (8001444 <UpdateMotor02CommandedCurrent+0x248>)
 8001264:	edd3 7a00 	vldr	s15, [r3]
 8001268:	ee76 7ae7 	vsub.f32	s15, s13, s15
    motor02_filtered_dob_input = motor02_filtered_dob_input_prev + (motor02_disturbance_gain * motor02_sampling_time) *
 800126c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001270:	4b74      	ldr	r3, [pc, #464]	@ (8001444 <UpdateMotor02CommandedCurrent+0x248>)
 8001272:	edd3 7a00 	vldr	s15, [r3]
 8001276:	ee77 7a27 	vadd.f32	s15, s14, s15
 800127a:	4b73      	ldr	r3, [pc, #460]	@ (8001448 <UpdateMotor02CommandedCurrent+0x24c>)
 800127c:	edc3 7a00 	vstr	s15, [r3]
    motor02_filtered_dob_input_prev = motor02_filtered_dob_input;
 8001280:	4b71      	ldr	r3, [pc, #452]	@ (8001448 <UpdateMotor02CommandedCurrent+0x24c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a6f      	ldr	r2, [pc, #444]	@ (8001444 <UpdateMotor02CommandedCurrent+0x248>)
 8001286:	6013      	str	r3, [r2, #0]

    // Estimate torque disturbance and convert to equivalent current
    motor02_estimated_torque_disturbance = motor02_filtered_dob_input - motor02_estimated_velocity_disturbance;
 8001288:	4b6f      	ldr	r3, [pc, #444]	@ (8001448 <UpdateMotor02CommandedCurrent+0x24c>)
 800128a:	ed93 7a00 	vldr	s14, [r3]
 800128e:	4b6a      	ldr	r3, [pc, #424]	@ (8001438 <UpdateMotor02CommandedCurrent+0x23c>)
 8001290:	edd3 7a00 	vldr	s15, [r3]
 8001294:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001298:	4b6c      	ldr	r3, [pc, #432]	@ (800144c <UpdateMotor02CommandedCurrent+0x250>)
 800129a:	edc3 7a00 	vstr	s15, [r3]
    motor02_disturbance_current = motor02_estimated_torque_disturbance / motor02_torque_constant;
 800129e:	4b6b      	ldr	r3, [pc, #428]	@ (800144c <UpdateMotor02CommandedCurrent+0x250>)
 80012a0:	edd3 6a00 	vldr	s13, [r3]
 80012a4:	4b5f      	ldr	r3, [pc, #380]	@ (8001424 <UpdateMotor02CommandedCurrent+0x228>)
 80012a6:	ed93 7a00 	vldr	s14, [r3]
 80012aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012ae:	4b68      	ldr	r3, [pc, #416]	@ (8001450 <UpdateMotor02CommandedCurrent+0x254>)
 80012b0:	edc3 7a00 	vstr	s15, [r3]
    /*********************************************************
     *   Torque Observer + PI Controller to Set Acceleration
     *********************************************************/

    // Recompute torque with updated current (for reaction estimation)
    motor02_updated_motor_torque = motor02_commanded_current * motor02_torque_constant;
 80012b4:	4b5a      	ldr	r3, [pc, #360]	@ (8001420 <UpdateMotor02CommandedCurrent+0x224>)
 80012b6:	ed93 7a00 	vldr	s14, [r3]
 80012ba:	4b5a      	ldr	r3, [pc, #360]	@ (8001424 <UpdateMotor02CommandedCurrent+0x228>)
 80012bc:	edd3 7a00 	vldr	s15, [r3]
 80012c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012c4:	4b63      	ldr	r3, [pc, #396]	@ (8001454 <UpdateMotor02CommandedCurrent+0x258>)
 80012c6:	edc3 7a00 	vstr	s15, [r3]

    // Estimate total reaction torque input (includes inertia and losses)
    motor02_reaction_torque_input = motor02_updated_motor_torque + motor02_motor_velocity * motor02_inertia * motor02_reaction_gain
 80012ca:	4b58      	ldr	r3, [pc, #352]	@ (800142c <UpdateMotor02CommandedCurrent+0x230>)
 80012cc:	ed93 7a00 	vldr	s14, [r3]
 80012d0:	4b57      	ldr	r3, [pc, #348]	@ (8001430 <UpdateMotor02CommandedCurrent+0x234>)
 80012d2:	edd3 7a00 	vldr	s15, [r3]
 80012d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012da:	4b5f      	ldr	r3, [pc, #380]	@ (8001458 <UpdateMotor02CommandedCurrent+0x25c>)
 80012dc:	edd3 7a00 	vldr	s15, [r3]
 80012e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012e4:	4b5b      	ldr	r3, [pc, #364]	@ (8001454 <UpdateMotor02CommandedCurrent+0x258>)
 80012e6:	edd3 7a00 	vldr	s15, [r3]
 80012ea:	ee37 7a27 	vadd.f32	s14, s14, s15
                                    - (motor02_internal_friction + motor02_viscous_friction * motor02_motor_velocity);
 80012ee:	4b5b      	ldr	r3, [pc, #364]	@ (800145c <UpdateMotor02CommandedCurrent+0x260>)
 80012f0:	edd3 6a00 	vldr	s13, [r3]
 80012f4:	4b4d      	ldr	r3, [pc, #308]	@ (800142c <UpdateMotor02CommandedCurrent+0x230>)
 80012f6:	edd3 7a00 	vldr	s15, [r3]
 80012fa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80012fe:	4b58      	ldr	r3, [pc, #352]	@ (8001460 <UpdateMotor02CommandedCurrent+0x264>)
 8001300:	edd3 7a00 	vldr	s15, [r3]
 8001304:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001308:	ee77 7a67 	vsub.f32	s15, s14, s15
    motor02_reaction_torque_input = motor02_updated_motor_torque + motor02_motor_velocity * motor02_inertia * motor02_reaction_gain
 800130c:	4b55      	ldr	r3, [pc, #340]	@ (8001464 <UpdateMotor02CommandedCurrent+0x268>)
 800130e:	edc3 7a00 	vstr	s15, [r3]

    // Apply low-pass filter for reaction torque estimate
    motor02_filtered_reaction_torque = motor02_filtered_reaction_torque_prev + (motor02_reaction_gain * motor02_sampling_time) *
 8001312:	4b51      	ldr	r3, [pc, #324]	@ (8001458 <UpdateMotor02CommandedCurrent+0x25c>)
 8001314:	ed93 7a00 	vldr	s14, [r3]
 8001318:	4b49      	ldr	r3, [pc, #292]	@ (8001440 <UpdateMotor02CommandedCurrent+0x244>)
 800131a:	edd3 7a00 	vldr	s15, [r3]
 800131e:	ee27 7a27 	vmul.f32	s14, s14, s15
                                       (motor02_reaction_torque_input - motor02_filtered_reaction_torque_prev);
 8001322:	4b50      	ldr	r3, [pc, #320]	@ (8001464 <UpdateMotor02CommandedCurrent+0x268>)
 8001324:	edd3 6a00 	vldr	s13, [r3]
 8001328:	4b4f      	ldr	r3, [pc, #316]	@ (8001468 <UpdateMotor02CommandedCurrent+0x26c>)
 800132a:	edd3 7a00 	vldr	s15, [r3]
 800132e:	ee76 7ae7 	vsub.f32	s15, s13, s15
    motor02_filtered_reaction_torque = motor02_filtered_reaction_torque_prev + (motor02_reaction_gain * motor02_sampling_time) *
 8001332:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001336:	4b4c      	ldr	r3, [pc, #304]	@ (8001468 <UpdateMotor02CommandedCurrent+0x26c>)
 8001338:	edd3 7a00 	vldr	s15, [r3]
 800133c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001340:	4b4a      	ldr	r3, [pc, #296]	@ (800146c <UpdateMotor02CommandedCurrent+0x270>)
 8001342:	edc3 7a00 	vstr	s15, [r3]
    motor02_filtered_reaction_torque_prev = motor02_filtered_reaction_torque;
 8001346:	4b49      	ldr	r3, [pc, #292]	@ (800146c <UpdateMotor02CommandedCurrent+0x270>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a47      	ldr	r2, [pc, #284]	@ (8001468 <UpdateMotor02CommandedCurrent+0x26c>)
 800134c:	6013      	str	r3, [r2, #0]

    // Subtract inertial effect to isolate external torque
    motor02_filtered_reaction_torque -= motor02_motor_velocity * motor02_inertia * motor02_reaction_gain;
 800134e:	4b47      	ldr	r3, [pc, #284]	@ (800146c <UpdateMotor02CommandedCurrent+0x270>)
 8001350:	ed93 7a00 	vldr	s14, [r3]
 8001354:	4b35      	ldr	r3, [pc, #212]	@ (800142c <UpdateMotor02CommandedCurrent+0x230>)
 8001356:	edd3 6a00 	vldr	s13, [r3]
 800135a:	4b35      	ldr	r3, [pc, #212]	@ (8001430 <UpdateMotor02CommandedCurrent+0x234>)
 800135c:	edd3 7a00 	vldr	s15, [r3]
 8001360:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001364:	4b3c      	ldr	r3, [pc, #240]	@ (8001458 <UpdateMotor02CommandedCurrent+0x25c>)
 8001366:	edd3 7a00 	vldr	s15, [r3]
 800136a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800136e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001372:	4b3e      	ldr	r3, [pc, #248]	@ (800146c <UpdateMotor02CommandedCurrent+0x270>)
 8001374:	edc3 7a00 	vstr	s15, [r3]

    // PI Controller for acceleration control
    motor02_torque_error = motor02_desired_torque - motor02_filtered_reaction_torque;
 8001378:	4b3d      	ldr	r3, [pc, #244]	@ (8001470 <UpdateMotor02CommandedCurrent+0x274>)
 800137a:	ed93 7a00 	vldr	s14, [r3]
 800137e:	4b3b      	ldr	r3, [pc, #236]	@ (800146c <UpdateMotor02CommandedCurrent+0x270>)
 8001380:	edd3 7a00 	vldr	s15, [r3]
 8001384:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001388:	4b3a      	ldr	r3, [pc, #232]	@ (8001474 <UpdateMotor02CommandedCurrent+0x278>)
 800138a:	edc3 7a00 	vstr	s15, [r3]
    motor02_torque_error_integral = motor02_torque_error * motor02_sampling_time + motor02_previous_torque_error_integral;
 800138e:	4b39      	ldr	r3, [pc, #228]	@ (8001474 <UpdateMotor02CommandedCurrent+0x278>)
 8001390:	ed93 7a00 	vldr	s14, [r3]
 8001394:	4b2a      	ldr	r3, [pc, #168]	@ (8001440 <UpdateMotor02CommandedCurrent+0x244>)
 8001396:	edd3 7a00 	vldr	s15, [r3]
 800139a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800139e:	4b36      	ldr	r3, [pc, #216]	@ (8001478 <UpdateMotor02CommandedCurrent+0x27c>)
 80013a0:	edd3 7a00 	vldr	s15, [r3]
 80013a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013a8:	4b34      	ldr	r3, [pc, #208]	@ (800147c <UpdateMotor02CommandedCurrent+0x280>)
 80013aa:	edc3 7a00 	vstr	s15, [r3]
    motor02_previous_torque_error_integral = motor02_torque_error_integral;
 80013ae:	4b33      	ldr	r3, [pc, #204]	@ (800147c <UpdateMotor02CommandedCurrent+0x280>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a31      	ldr	r2, [pc, #196]	@ (8001478 <UpdateMotor02CommandedCurrent+0x27c>)
 80013b4:	6013      	str	r3, [r2, #0]

    motor02_commanded_acceleration = motor02_proportional_gain * motor02_torque_error + motor02_integral_gain * motor02_torque_error_integral;
 80013b6:	4b32      	ldr	r3, [pc, #200]	@ (8001480 <UpdateMotor02CommandedCurrent+0x284>)
 80013b8:	ed93 7a00 	vldr	s14, [r3]
 80013bc:	4b2d      	ldr	r3, [pc, #180]	@ (8001474 <UpdateMotor02CommandedCurrent+0x278>)
 80013be:	edd3 7a00 	vldr	s15, [r3]
 80013c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001484 <UpdateMotor02CommandedCurrent+0x288>)
 80013c8:	edd3 6a00 	vldr	s13, [r3]
 80013cc:	4b2b      	ldr	r3, [pc, #172]	@ (800147c <UpdateMotor02CommandedCurrent+0x280>)
 80013ce:	edd3 7a00 	vldr	s15, [r3]
 80013d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013da:	4b2b      	ldr	r3, [pc, #172]	@ (8001488 <UpdateMotor02CommandedCurrent+0x28c>)
 80013dc:	edc3 7a00 	vstr	s15, [r3]

    // Compute inertia-driven current command
    motor02_inertia_compensation_current = (motor02_inertia * motor02_commanded_acceleration) / motor02_torque_constant;
 80013e0:	4b13      	ldr	r3, [pc, #76]	@ (8001430 <UpdateMotor02CommandedCurrent+0x234>)
 80013e2:	ed93 7a00 	vldr	s14, [r3]
 80013e6:	4b28      	ldr	r3, [pc, #160]	@ (8001488 <UpdateMotor02CommandedCurrent+0x28c>)
 80013e8:	edd3 7a00 	vldr	s15, [r3]
 80013ec:	ee67 6a27 	vmul.f32	s13, s14, s15
 80013f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001424 <UpdateMotor02CommandedCurrent+0x228>)
 80013f2:	ed93 7a00 	vldr	s14, [r3]
 80013f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013fa:	4b24      	ldr	r3, [pc, #144]	@ (800148c <UpdateMotor02CommandedCurrent+0x290>)
 80013fc:	edc3 7a00 	vstr	s15, [r3]

    // Final commanded current is inertia compensation + disturbance compensation
    motor02_commanded_current = motor02_inertia_compensation_current + motor02_disturbance_current;
 8001400:	4b22      	ldr	r3, [pc, #136]	@ (800148c <UpdateMotor02CommandedCurrent+0x290>)
 8001402:	ed93 7a00 	vldr	s14, [r3]
 8001406:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <UpdateMotor02CommandedCurrent+0x254>)
 8001408:	edd3 7a00 	vldr	s15, [r3]
 800140c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001410:	4b03      	ldr	r3, [pc, #12]	@ (8001420 <UpdateMotor02CommandedCurrent+0x224>)
 8001412:	edc3 7a00 	vstr	s15, [r3]
}
 8001416:	bf00      	nop
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	20001dc4 	.word	0x20001dc4
 8001424:	2000002c 	.word	0x2000002c
 8001428:	20001ddc 	.word	0x20001ddc
 800142c:	20001e10 	.word	0x20001e10
 8001430:	20000030 	.word	0x20000030
 8001434:	20000034 	.word	0x20000034
 8001438:	20001de0 	.word	0x20001de0
 800143c:	20001de4 	.word	0x20001de4
 8001440:	2000004c 	.word	0x2000004c
 8001444:	20001dec 	.word	0x20001dec
 8001448:	20001de8 	.word	0x20001de8
 800144c:	20001df0 	.word	0x20001df0
 8001450:	20001dd8 	.word	0x20001dd8
 8001454:	20001df4 	.word	0x20001df4
 8001458:	20000038 	.word	0x20000038
 800145c:	20000040 	.word	0x20000040
 8001460:	2000003c 	.word	0x2000003c
 8001464:	20001df8 	.word	0x20001df8
 8001468:	20001e00 	.word	0x20001e00
 800146c:	20001dfc 	.word	0x20001dfc
 8001470:	20001e04 	.word	0x20001e04
 8001474:	20001e08 	.word	0x20001e08
 8001478:	20001dcc 	.word	0x20001dcc
 800147c:	20001e0c 	.word	0x20001e0c
 8001480:	20000044 	.word	0x20000044
 8001484:	20000048 	.word	0x20000048
 8001488:	20001dd0 	.word	0x20001dd0
 800148c:	20001dd4 	.word	0x20001dd4

08001490 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001490:	b5b0      	push	{r4, r5, r7, lr}
 8001492:	b08e      	sub	sp, #56	@ 0x38
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/

	MPU_Config();
 8001496:	f000 feaf 	bl	80021f8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800149a:	f001 f968 	bl	800276e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800149e:	f000 f85b 	bl	8001558 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014a2:	f000 fa53 	bl	800194c <MX_GPIO_Init>
  MX_TIM1_Init();
 80014a6:	f000 f92f 	bl	8001708 <MX_TIM1_Init>
  MX_TIM4_Init();
 80014aa:	f000 f9d5 	bl	8001858 <MX_TIM4_Init>
  MX_TIM13_Init();
 80014ae:	f000 fa29 	bl	8001904 <MX_TIM13_Init>
  MX_SPI4_Init();
 80014b2:	f000 f8eb 	bl	800168c <MX_SPI4_Init>
  MX_FATFS_Init();
 80014b6:	f003 fd27 	bl	8004f08 <MX_FATFS_Init>
  MX_DAC_Init();
 80014ba:	f000 f8b3 	bl	8001624 <MX_DAC_Init>
  MX_TIM2_Init();
 80014be:	f000 f97d 	bl	80017bc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80014c2:	213c      	movs	r1, #60	@ 0x3c
 80014c4:	481c      	ldr	r0, [pc, #112]	@ (8001538 <main+0xa8>)
 80014c6:	f003 f87f 	bl	80045c8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80014ca:	213c      	movs	r1, #60	@ 0x3c
 80014cc:	481b      	ldr	r0, [pc, #108]	@ (800153c <main+0xac>)
 80014ce:	f003 f87b 	bl	80045c8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start(&htim2);
 80014d2:	481b      	ldr	r0, [pc, #108]	@ (8001540 <main+0xb0>)
 80014d4:	f002 feea 	bl	80042ac <HAL_TIM_Base_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80014d8:	2100      	movs	r1, #0
 80014da:	481a      	ldr	r0, [pc, #104]	@ (8001544 <main+0xb4>)
 80014dc:	f001 faf0 	bl	8002ac0 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 80014e0:	2110      	movs	r1, #16
 80014e2:	4818      	ldr	r0, [pc, #96]	@ (8001544 <main+0xb4>)
 80014e4:	f001 faec 	bl	8002ac0 <HAL_DAC_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Record */
  osThreadDef(Record, StartDefaultTask, osPriorityNormal, 0, 128);
 80014e8:	4b17      	ldr	r3, [pc, #92]	@ (8001548 <main+0xb8>)
 80014ea:	f107 041c 	add.w	r4, r7, #28
 80014ee:	461d      	mov	r5, r3
 80014f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014f4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014f8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RecordHandle = osThreadCreate(osThread(Record), NULL);
 80014fc:	f107 031c 	add.w	r3, r7, #28
 8001500:	2100      	movs	r1, #0
 8001502:	4618      	mov	r0, r3
 8001504:	f006 f8a8 	bl	8007658 <osThreadCreate>
 8001508:	4603      	mov	r3, r0
 800150a:	4a10      	ldr	r2, [pc, #64]	@ (800154c <main+0xbc>)
 800150c:	6013      	str	r3, [r2, #0]

  /* definition and creation of MainController */
  osThreadDef(MainController, StartTask02, osPriorityRealtime, 0, 128);
 800150e:	4b10      	ldr	r3, [pc, #64]	@ (8001550 <main+0xc0>)
 8001510:	463c      	mov	r4, r7
 8001512:	461d      	mov	r5, r3
 8001514:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001516:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001518:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800151c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MainControllerHandle = osThreadCreate(osThread(MainController), NULL);
 8001520:	463b      	mov	r3, r7
 8001522:	2100      	movs	r1, #0
 8001524:	4618      	mov	r0, r3
 8001526:	f006 f897 	bl	8007658 <osThreadCreate>
 800152a:	4603      	mov	r3, r0
 800152c:	4a09      	ldr	r2, [pc, #36]	@ (8001554 <main+0xc4>)
 800152e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001530:	f006 f88b 	bl	800764a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001534:	bf00      	nop
 8001536:	e7fd      	b.n	8001534 <main+0xa4>
 8001538:	2000044c 	.word	0x2000044c
 800153c:	200003b4 	.word	0x200003b4
 8001540:	20000400 	.word	0x20000400
 8001544:	2000033c 	.word	0x2000033c
 8001548:	0800a47c 	.word	0x0800a47c
 800154c:	200004e4 	.word	0x200004e4
 8001550:	0800a4a8 	.word	0x0800a4a8
 8001554:	200004e8 	.word	0x200004e8

08001558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b094      	sub	sp, #80	@ 0x50
 800155c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800155e:	f107 0320 	add.w	r3, r7, #32
 8001562:	2230      	movs	r2, #48	@ 0x30
 8001564:	2100      	movs	r1, #0
 8001566:	4618      	mov	r0, r3
 8001568:	f008 fafa 	bl	8009b60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800156c:	f107 030c 	add.w	r3, r7, #12
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
 8001576:	609a      	str	r2, [r3, #8]
 8001578:	60da      	str	r2, [r3, #12]
 800157a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800157c:	4b27      	ldr	r3, [pc, #156]	@ (800161c <SystemClock_Config+0xc4>)
 800157e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001580:	4a26      	ldr	r2, [pc, #152]	@ (800161c <SystemClock_Config+0xc4>)
 8001582:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001586:	6413      	str	r3, [r2, #64]	@ 0x40
 8001588:	4b24      	ldr	r3, [pc, #144]	@ (800161c <SystemClock_Config+0xc4>)
 800158a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001590:	60bb      	str	r3, [r7, #8]
 8001592:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001594:	4b22      	ldr	r3, [pc, #136]	@ (8001620 <SystemClock_Config+0xc8>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800159c:	4a20      	ldr	r2, [pc, #128]	@ (8001620 <SystemClock_Config+0xc8>)
 800159e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015a2:	6013      	str	r3, [r2, #0]
 80015a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001620 <SystemClock_Config+0xc8>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015ac:	607b      	str	r3, [r7, #4]
 80015ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015b0:	2301      	movs	r3, #1
 80015b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015ba:	2302      	movs	r3, #2
 80015bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015be:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80015c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80015c4:	2319      	movs	r3, #25
 80015c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80015c8:	2390      	movs	r3, #144	@ 0x90
 80015ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015cc:	2302      	movs	r3, #2
 80015ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80015d0:	2302      	movs	r3, #2
 80015d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015d4:	f107 0320 	add.w	r3, r7, #32
 80015d8:	4618      	mov	r0, r3
 80015da:	f001 fd11 	bl	8003000 <HAL_RCC_OscConfig>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80015e4:	f000 fe46 	bl	8002274 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e8:	230f      	movs	r3, #15
 80015ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015ec:	2302      	movs	r3, #2
 80015ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015fe:	f107 030c 	add.w	r3, r7, #12
 8001602:	2102      	movs	r1, #2
 8001604:	4618      	mov	r0, r3
 8001606:	f001 ff9f 	bl	8003548 <HAL_RCC_ClockConfig>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001610:	f000 fe30 	bl	8002274 <Error_Handler>
  }
}
 8001614:	bf00      	nop
 8001616:	3750      	adds	r7, #80	@ 0x50
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40023800 	.word	0x40023800
 8001620:	40007000 	.word	0x40007000

08001624 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800162a:	463b      	mov	r3, r7
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001632:	4b14      	ldr	r3, [pc, #80]	@ (8001684 <MX_DAC_Init+0x60>)
 8001634:	4a14      	ldr	r2, [pc, #80]	@ (8001688 <MX_DAC_Init+0x64>)
 8001636:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001638:	4812      	ldr	r0, [pc, #72]	@ (8001684 <MX_DAC_Init+0x60>)
 800163a:	f001 fa1f 	bl	8002a7c <HAL_DAC_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001644:	f000 fe16 	bl	8002274 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001648:	2300      	movs	r3, #0
 800164a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800164c:	2300      	movs	r3, #0
 800164e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001650:	463b      	mov	r3, r7
 8001652:	2200      	movs	r2, #0
 8001654:	4619      	mov	r1, r3
 8001656:	480b      	ldr	r0, [pc, #44]	@ (8001684 <MX_DAC_Init+0x60>)
 8001658:	f001 fab3 	bl	8002bc2 <HAL_DAC_ConfigChannel>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001662:	f000 fe07 	bl	8002274 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001666:	463b      	mov	r3, r7
 8001668:	2210      	movs	r2, #16
 800166a:	4619      	mov	r1, r3
 800166c:	4805      	ldr	r0, [pc, #20]	@ (8001684 <MX_DAC_Init+0x60>)
 800166e:	f001 faa8 	bl	8002bc2 <HAL_DAC_ConfigChannel>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8001678:	f000 fdfc 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800167c:	bf00      	nop
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	2000033c 	.word	0x2000033c
 8001688:	40007400 	.word	0x40007400

0800168c <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001690:	4b1b      	ldr	r3, [pc, #108]	@ (8001700 <MX_SPI4_Init+0x74>)
 8001692:	4a1c      	ldr	r2, [pc, #112]	@ (8001704 <MX_SPI4_Init+0x78>)
 8001694:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001696:	4b1a      	ldr	r3, [pc, #104]	@ (8001700 <MX_SPI4_Init+0x74>)
 8001698:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800169c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800169e:	4b18      	ldr	r3, [pc, #96]	@ (8001700 <MX_SPI4_Init+0x74>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80016a4:	4b16      	ldr	r3, [pc, #88]	@ (8001700 <MX_SPI4_Init+0x74>)
 80016a6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80016aa:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016ac:	4b14      	ldr	r3, [pc, #80]	@ (8001700 <MX_SPI4_Init+0x74>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016b2:	4b13      	ldr	r3, [pc, #76]	@ (8001700 <MX_SPI4_Init+0x74>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80016b8:	4b11      	ldr	r3, [pc, #68]	@ (8001700 <MX_SPI4_Init+0x74>)
 80016ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016be:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80016c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001700 <MX_SPI4_Init+0x74>)
 80016c2:	2228      	movs	r2, #40	@ 0x28
 80016c4:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001700 <MX_SPI4_Init+0x74>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80016cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <MX_SPI4_Init+0x74>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001700 <MX_SPI4_Init+0x74>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 80016d8:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <MX_SPI4_Init+0x74>)
 80016da:	2207      	movs	r2, #7
 80016dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80016de:	4b08      	ldr	r3, [pc, #32]	@ (8001700 <MX_SPI4_Init+0x74>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80016e4:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <MX_SPI4_Init+0x74>)
 80016e6:	2208      	movs	r2, #8
 80016e8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80016ea:	4805      	ldr	r0, [pc, #20]	@ (8001700 <MX_SPI4_Init+0x74>)
 80016ec:	f002 f930 	bl	8003950 <HAL_SPI_Init>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 80016f6:	f000 fdbd 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20000350 	.word	0x20000350
 8001704:	40013400 	.word	0x40013400

08001708 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08c      	sub	sp, #48	@ 0x30
 800170c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800170e:	f107 030c 	add.w	r3, r7, #12
 8001712:	2224      	movs	r2, #36	@ 0x24
 8001714:	2100      	movs	r1, #0
 8001716:	4618      	mov	r0, r3
 8001718:	f008 fa22 	bl	8009b60 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800171c:	463b      	mov	r3, r7
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]
 8001724:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001726:	4b23      	ldr	r3, [pc, #140]	@ (80017b4 <MX_TIM1_Init+0xac>)
 8001728:	4a23      	ldr	r2, [pc, #140]	@ (80017b8 <MX_TIM1_Init+0xb0>)
 800172a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800172c:	4b21      	ldr	r3, [pc, #132]	@ (80017b4 <MX_TIM1_Init+0xac>)
 800172e:	2200      	movs	r2, #0
 8001730:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001732:	4b20      	ldr	r3, [pc, #128]	@ (80017b4 <MX_TIM1_Init+0xac>)
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001738:	4b1e      	ldr	r3, [pc, #120]	@ (80017b4 <MX_TIM1_Init+0xac>)
 800173a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800173e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001740:	4b1c      	ldr	r3, [pc, #112]	@ (80017b4 <MX_TIM1_Init+0xac>)
 8001742:	2200      	movs	r2, #0
 8001744:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001746:	4b1b      	ldr	r3, [pc, #108]	@ (80017b4 <MX_TIM1_Init+0xac>)
 8001748:	2200      	movs	r2, #0
 800174a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800174c:	4b19      	ldr	r3, [pc, #100]	@ (80017b4 <MX_TIM1_Init+0xac>)
 800174e:	2200      	movs	r2, #0
 8001750:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001752:	2303      	movs	r3, #3
 8001754:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001756:	2302      	movs	r3, #2
 8001758:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800175a:	2301      	movs	r3, #1
 800175c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800175e:	2300      	movs	r3, #0
 8001760:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8001762:	2304      	movs	r3, #4
 8001764:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001766:	2302      	movs	r3, #2
 8001768:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800176a:	2301      	movs	r3, #1
 800176c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800176e:	2300      	movs	r3, #0
 8001770:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8001772:	2304      	movs	r3, #4
 8001774:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001776:	f107 030c 	add.w	r3, r7, #12
 800177a:	4619      	mov	r1, r3
 800177c:	480d      	ldr	r0, [pc, #52]	@ (80017b4 <MX_TIM1_Init+0xac>)
 800177e:	f002 fe7d 	bl	800447c <HAL_TIM_Encoder_Init>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001788:	f000 fd74 	bl	8002274 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800178c:	2300      	movs	r3, #0
 800178e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001790:	2300      	movs	r3, #0
 8001792:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001794:	2300      	movs	r3, #0
 8001796:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001798:	463b      	mov	r3, r7
 800179a:	4619      	mov	r1, r3
 800179c:	4805      	ldr	r0, [pc, #20]	@ (80017b4 <MX_TIM1_Init+0xac>)
 800179e:	f003 fb07 	bl	8004db0 <HAL_TIMEx_MasterConfigSynchronization>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80017a8:	f000 fd64 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017ac:	bf00      	nop
 80017ae:	3730      	adds	r7, #48	@ 0x30
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	200003b4 	.word	0x200003b4
 80017b8:	40010000 	.word	0x40010000

080017bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b088      	sub	sp, #32
 80017c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017c2:	f107 0310 	add.w	r3, r7, #16
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	605a      	str	r2, [r3, #4]
 80017cc:	609a      	str	r2, [r3, #8]
 80017ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017d0:	1d3b      	adds	r3, r7, #4
 80017d2:	2200      	movs	r2, #0
 80017d4:	601a      	str	r2, [r3, #0]
 80017d6:	605a      	str	r2, [r3, #4]
 80017d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017da:	4b1e      	ldr	r3, [pc, #120]	@ (8001854 <MX_TIM2_Init+0x98>)
 80017dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017e0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72*5-1;
 80017e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001854 <MX_TIM2_Init+0x98>)
 80017e4:	f240 1267 	movw	r2, #359	@ 0x167
 80017e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001854 <MX_TIM2_Init+0x98>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 80017f0:	4b18      	ldr	r3, [pc, #96]	@ (8001854 <MX_TIM2_Init+0x98>)
 80017f2:	f04f 32ff 	mov.w	r2, #4294967295
 80017f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017f8:	4b16      	ldr	r3, [pc, #88]	@ (8001854 <MX_TIM2_Init+0x98>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017fe:	4b15      	ldr	r3, [pc, #84]	@ (8001854 <MX_TIM2_Init+0x98>)
 8001800:	2200      	movs	r2, #0
 8001802:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001804:	4813      	ldr	r0, [pc, #76]	@ (8001854 <MX_TIM2_Init+0x98>)
 8001806:	f002 fcf9 	bl	80041fc <HAL_TIM_Base_Init>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001810:	f000 fd30 	bl	8002274 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001814:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001818:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800181a:	f107 0310 	add.w	r3, r7, #16
 800181e:	4619      	mov	r1, r3
 8001820:	480c      	ldr	r0, [pc, #48]	@ (8001854 <MX_TIM2_Init+0x98>)
 8001822:	f003 f867 	bl	80048f4 <HAL_TIM_ConfigClockSource>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800182c:	f000 fd22 	bl	8002274 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001830:	2300      	movs	r3, #0
 8001832:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001834:	2300      	movs	r3, #0
 8001836:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001838:	1d3b      	adds	r3, r7, #4
 800183a:	4619      	mov	r1, r3
 800183c:	4805      	ldr	r0, [pc, #20]	@ (8001854 <MX_TIM2_Init+0x98>)
 800183e:	f003 fab7 	bl	8004db0 <HAL_TIMEx_MasterConfigSynchronization>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001848:	f000 fd14 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800184c:	bf00      	nop
 800184e:	3720      	adds	r7, #32
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	20000400 	.word	0x20000400

08001858 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08c      	sub	sp, #48	@ 0x30
 800185c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800185e:	f107 030c 	add.w	r3, r7, #12
 8001862:	2224      	movs	r2, #36	@ 0x24
 8001864:	2100      	movs	r1, #0
 8001866:	4618      	mov	r0, r3
 8001868:	f008 f97a 	bl	8009b60 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800186c:	463b      	mov	r3, r7
 800186e:	2200      	movs	r2, #0
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	605a      	str	r2, [r3, #4]
 8001874:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001876:	4b21      	ldr	r3, [pc, #132]	@ (80018fc <MX_TIM4_Init+0xa4>)
 8001878:	4a21      	ldr	r2, [pc, #132]	@ (8001900 <MX_TIM4_Init+0xa8>)
 800187a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800187c:	4b1f      	ldr	r3, [pc, #124]	@ (80018fc <MX_TIM4_Init+0xa4>)
 800187e:	2200      	movs	r2, #0
 8001880:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001882:	4b1e      	ldr	r3, [pc, #120]	@ (80018fc <MX_TIM4_Init+0xa4>)
 8001884:	2200      	movs	r2, #0
 8001886:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001888:	4b1c      	ldr	r3, [pc, #112]	@ (80018fc <MX_TIM4_Init+0xa4>)
 800188a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800188e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001890:	4b1a      	ldr	r3, [pc, #104]	@ (80018fc <MX_TIM4_Init+0xa4>)
 8001892:	2200      	movs	r2, #0
 8001894:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001896:	4b19      	ldr	r3, [pc, #100]	@ (80018fc <MX_TIM4_Init+0xa4>)
 8001898:	2200      	movs	r2, #0
 800189a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800189c:	2303      	movs	r3, #3
 800189e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80018a0:	2302      	movs	r3, #2
 80018a2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018a4:	2301      	movs	r3, #1
 80018a6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018a8:	2300      	movs	r3, #0
 80018aa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 8;
 80018ac:	2308      	movs	r3, #8
 80018ae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80018b0:	2302      	movs	r3, #2
 80018b2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018b4:	2301      	movs	r3, #1
 80018b6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018b8:	2300      	movs	r3, #0
 80018ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 8;
 80018bc:	2308      	movs	r3, #8
 80018be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80018c0:	f107 030c 	add.w	r3, r7, #12
 80018c4:	4619      	mov	r1, r3
 80018c6:	480d      	ldr	r0, [pc, #52]	@ (80018fc <MX_TIM4_Init+0xa4>)
 80018c8:	f002 fdd8 	bl	800447c <HAL_TIM_Encoder_Init>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80018d2:	f000 fccf 	bl	8002274 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d6:	2300      	movs	r3, #0
 80018d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018da:	2300      	movs	r3, #0
 80018dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018de:	463b      	mov	r3, r7
 80018e0:	4619      	mov	r1, r3
 80018e2:	4806      	ldr	r0, [pc, #24]	@ (80018fc <MX_TIM4_Init+0xa4>)
 80018e4:	f003 fa64 	bl	8004db0 <HAL_TIMEx_MasterConfigSynchronization>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80018ee:	f000 fcc1 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80018f2:	bf00      	nop
 80018f4:	3730      	adds	r7, #48	@ 0x30
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	2000044c 	.word	0x2000044c
 8001900:	40000800 	.word	0x40000800

08001904 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001908:	4b0e      	ldr	r3, [pc, #56]	@ (8001944 <MX_TIM13_Init+0x40>)
 800190a:	4a0f      	ldr	r2, [pc, #60]	@ (8001948 <MX_TIM13_Init+0x44>)
 800190c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 14400-1;
 800190e:	4b0d      	ldr	r3, [pc, #52]	@ (8001944 <MX_TIM13_Init+0x40>)
 8001910:	f643 023f 	movw	r2, #14399	@ 0x383f
 8001914:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001916:	4b0b      	ldr	r3, [pc, #44]	@ (8001944 <MX_TIM13_Init+0x40>)
 8001918:	2200      	movs	r2, #0
 800191a:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 999;
 800191c:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <MX_TIM13_Init+0x40>)
 800191e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001922:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001924:	4b07      	ldr	r3, [pc, #28]	@ (8001944 <MX_TIM13_Init+0x40>)
 8001926:	2200      	movs	r2, #0
 8001928:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800192a:	4b06      	ldr	r3, [pc, #24]	@ (8001944 <MX_TIM13_Init+0x40>)
 800192c:	2200      	movs	r2, #0
 800192e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001930:	4804      	ldr	r0, [pc, #16]	@ (8001944 <MX_TIM13_Init+0x40>)
 8001932:	f002 fc63 	bl	80041fc <HAL_TIM_Base_Init>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 800193c:	f000 fc9a 	bl	8002274 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8001940:	bf00      	nop
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20000498 	.word	0x20000498
 8001948:	40001c00 	.word	0x40001c00

0800194c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08c      	sub	sp, #48	@ 0x30
 8001950:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001952:	f107 031c 	add.w	r3, r7, #28
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	605a      	str	r2, [r3, #4]
 800195c:	609a      	str	r2, [r3, #8]
 800195e:	60da      	str	r2, [r3, #12]
 8001960:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001962:	4b4c      	ldr	r3, [pc, #304]	@ (8001a94 <MX_GPIO_Init+0x148>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	4a4b      	ldr	r2, [pc, #300]	@ (8001a94 <MX_GPIO_Init+0x148>)
 8001968:	f043 0310 	orr.w	r3, r3, #16
 800196c:	6313      	str	r3, [r2, #48]	@ 0x30
 800196e:	4b49      	ldr	r3, [pc, #292]	@ (8001a94 <MX_GPIO_Init+0x148>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	f003 0310 	and.w	r3, r3, #16
 8001976:	61bb      	str	r3, [r7, #24]
 8001978:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800197a:	4b46      	ldr	r3, [pc, #280]	@ (8001a94 <MX_GPIO_Init+0x148>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	4a45      	ldr	r2, [pc, #276]	@ (8001a94 <MX_GPIO_Init+0x148>)
 8001980:	f043 0320 	orr.w	r3, r3, #32
 8001984:	6313      	str	r3, [r2, #48]	@ 0x30
 8001986:	4b43      	ldr	r3, [pc, #268]	@ (8001a94 <MX_GPIO_Init+0x148>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	f003 0320 	and.w	r3, r3, #32
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001992:	4b40      	ldr	r3, [pc, #256]	@ (8001a94 <MX_GPIO_Init+0x148>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	4a3f      	ldr	r2, [pc, #252]	@ (8001a94 <MX_GPIO_Init+0x148>)
 8001998:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800199c:	6313      	str	r3, [r2, #48]	@ 0x30
 800199e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a94 <MX_GPIO_Init+0x148>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019a6:	613b      	str	r3, [r7, #16]
 80019a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019aa:	4b3a      	ldr	r3, [pc, #232]	@ (8001a94 <MX_GPIO_Init+0x148>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	4a39      	ldr	r2, [pc, #228]	@ (8001a94 <MX_GPIO_Init+0x148>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b6:	4b37      	ldr	r3, [pc, #220]	@ (8001a94 <MX_GPIO_Init+0x148>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c2:	4b34      	ldr	r3, [pc, #208]	@ (8001a94 <MX_GPIO_Init+0x148>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	4a33      	ldr	r2, [pc, #204]	@ (8001a94 <MX_GPIO_Init+0x148>)
 80019c8:	f043 0302 	orr.w	r3, r3, #2
 80019cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ce:	4b31      	ldr	r3, [pc, #196]	@ (8001a94 <MX_GPIO_Init+0x148>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019da:	4b2e      	ldr	r3, [pc, #184]	@ (8001a94 <MX_GPIO_Init+0x148>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	4a2d      	ldr	r2, [pc, #180]	@ (8001a94 <MX_GPIO_Init+0x148>)
 80019e0:	f043 0308 	orr.w	r3, r3, #8
 80019e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001a94 <MX_GPIO_Init+0x148>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80019f2:	2200      	movs	r2, #0
 80019f4:	2103      	movs	r1, #3
 80019f6:	4828      	ldr	r0, [pc, #160]	@ (8001a98 <MX_GPIO_Init+0x14c>)
 80019f8:	f001 fae8 	bl	8002fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80019fc:	2200      	movs	r2, #0
 80019fe:	210c      	movs	r1, #12
 8001a00:	4826      	ldr	r0, [pc, #152]	@ (8001a9c <MX_GPIO_Init+0x150>)
 8001a02:	f001 fae3 	bl	8002fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001a06:	2200      	movs	r2, #0
 8001a08:	2131      	movs	r1, #49	@ 0x31
 8001a0a:	4825      	ldr	r0, [pc, #148]	@ (8001aa0 <MX_GPIO_Init+0x154>)
 8001a0c:	f001 fade 	bl	8002fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001a10:	2200      	movs	r2, #0
 8001a12:	2103      	movs	r1, #3
 8001a14:	4823      	ldr	r0, [pc, #140]	@ (8001aa4 <MX_GPIO_Init+0x158>)
 8001a16:	f001 fad9 	bl	8002fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a26:	2300      	movs	r3, #0
 8001a28:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a2a:	f107 031c 	add.w	r3, r7, #28
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4819      	ldr	r0, [pc, #100]	@ (8001a98 <MX_GPIO_Init+0x14c>)
 8001a32:	f001 f91f 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a36:	230c      	movs	r3, #12
 8001a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a42:	2300      	movs	r3, #0
 8001a44:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a46:	f107 031c 	add.w	r3, r7, #28
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4813      	ldr	r0, [pc, #76]	@ (8001a9c <MX_GPIO_Init+0x150>)
 8001a4e:	f001 f911 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5;
 8001a52:	2331      	movs	r3, #49	@ 0x31
 8001a54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a56:	2301      	movs	r3, #1
 8001a58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a62:	f107 031c 	add.w	r3, r7, #28
 8001a66:	4619      	mov	r1, r3
 8001a68:	480d      	ldr	r0, [pc, #52]	@ (8001aa0 <MX_GPIO_Init+0x154>)
 8001a6a:	f001 f903 	bl	8002c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a72:	2301      	movs	r3, #1
 8001a74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a7e:	f107 031c 	add.w	r3, r7, #28
 8001a82:	4619      	mov	r1, r3
 8001a84:	4807      	ldr	r0, [pc, #28]	@ (8001aa4 <MX_GPIO_Init+0x158>)
 8001a86:	f001 f8f5 	bl	8002c74 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a8a:	bf00      	nop
 8001a8c:	3730      	adds	r7, #48	@ 0x30
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40023800 	.word	0x40023800
 8001a98:	40021400 	.word	0x40021400
 8001a9c:	40020000 	.word	0x40020000
 8001aa0:	40020400 	.word	0x40020400
 8001aa4:	40020c00 	.word	0x40020c00

08001aa8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001aa8:	b5b0      	push	{r4, r5, r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  for(;;)
  {
	  /*********************************************************
	   *                  Main Task Counter Update              *
	   *********************************************************/
	  MainTaskCount++;
 8001ab0:	4bb5      	ldr	r3, [pc, #724]	@ (8001d88 <StartDefaultTask+0x2e0>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	4ab4      	ldr	r2, [pc, #720]	@ (8001d88 <StartDefaultTask+0x2e0>)
 8001ab8:	6013      	str	r3, [r2, #0]
	  time_start = __HAL_TIM_GET_COUNTER(&htim2);
 8001aba:	4bb4      	ldr	r3, [pc, #720]	@ (8001d8c <StartDefaultTask+0x2e4>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ac0:	4ab3      	ldr	r2, [pc, #716]	@ (8001d90 <StartDefaultTask+0x2e8>)
 8001ac2:	6013      	str	r3, [r2, #0]
	  MainloopCount++;
 8001ac4:	4bb3      	ldr	r3, [pc, #716]	@ (8001d94 <StartDefaultTask+0x2ec>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	4ab2      	ldr	r2, [pc, #712]	@ (8001d94 <StartDefaultTask+0x2ec>)
 8001acc:	6013      	str	r3, [r2, #0]
	  if (time_interval == 0) time_interval = 1;  // Safety check (avoid division by zero)
 8001ace:	4bb2      	ldr	r3, [pc, #712]	@ (8001d98 <StartDefaultTask+0x2f0>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d102      	bne.n	8001adc <StartDefaultTask+0x34>
 8001ad6:	4bb0      	ldr	r3, [pc, #704]	@ (8001d98 <StartDefaultTask+0x2f0>)
 8001ad8:	2201      	movs	r2, #1
 8001ada:	601a      	str	r2, [r3, #0]

	  /*********************************************************
	   *                Read Encoder Tick Counts               *
	   *********************************************************/
	  EncoderUpdated = 0;
 8001adc:	4baf      	ldr	r3, [pc, #700]	@ (8001d9c <StartDefaultTask+0x2f4>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
	  encoder_ticks = __HAL_TIM_GET_COUNTER(&htim1);   // Encoder 1
 8001ae2:	4baf      	ldr	r3, [pc, #700]	@ (8001da0 <StartDefaultTask+0x2f8>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ae8:	4aae      	ldr	r2, [pc, #696]	@ (8001da4 <StartDefaultTask+0x2fc>)
 8001aea:	6013      	str	r3, [r2, #0]
	  encoder_ticks2 = __HAL_TIM_GET_COUNTER(&htim4);  // Encoder 2
 8001aec:	4bae      	ldr	r3, [pc, #696]	@ (8001da8 <StartDefaultTask+0x300>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001af2:	4aae      	ldr	r2, [pc, #696]	@ (8001dac <StartDefaultTask+0x304>)
 8001af4:	6013      	str	r3, [r2, #0]
	  EncoderUpdated = 1;
 8001af6:	4ba9      	ldr	r3, [pc, #676]	@ (8001d9c <StartDefaultTask+0x2f4>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	601a      	str	r2, [r3, #0]
	  /*********************************************************
	   *                 Time from Start (in sec)              *
	   *********************************************************/
	  secondFromStart = __HAL_TIM_GET_COUNTER(&htim2) / 100000;
 8001afc:	4ba3      	ldr	r3, [pc, #652]	@ (8001d8c <StartDefaultTask+0x2e4>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b02:	095b      	lsrs	r3, r3, #5
 8001b04:	4aaa      	ldr	r2, [pc, #680]	@ (8001db0 <StartDefaultTask+0x308>)
 8001b06:	fba2 2303 	umull	r2, r3, r2, r3
 8001b0a:	09db      	lsrs	r3, r3, #7
 8001b0c:	4aa9      	ldr	r2, [pc, #676]	@ (8001db4 <StartDefaultTask+0x30c>)
 8001b0e:	6013      	str	r3, [r2, #0]
	   *********************************************************/
	  // Persistent variables
	  static int16_t prev_ticks = 0;

	  // In your update function (e.g., every 10 ms)
	  int16_t curr_ticks = __HAL_TIM_GET_COUNTER(&htim1);
 8001b10:	4ba3      	ldr	r3, [pc, #652]	@ (8001da0 <StartDefaultTask+0x2f8>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b16:	82fb      	strh	r3, [r7, #22]
	  int16_t delta_ticks = (int16_t)(curr_ticks - prev_ticks);  // handles overflow
 8001b18:	8afa      	ldrh	r2, [r7, #22]
 8001b1a:	4ba7      	ldr	r3, [pc, #668]	@ (8001db8 <StartDefaultTask+0x310>)
 8001b1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	82bb      	strh	r3, [r7, #20]

	  prev_ticks = curr_ticks;
 8001b28:	4aa3      	ldr	r2, [pc, #652]	@ (8001db8 <StartDefaultTask+0x310>)
 8001b2a:	8afb      	ldrh	r3, [r7, #22]
 8001b2c:	8013      	strh	r3, [r2, #0]

	  // Convert tick delta to angle delta (in radians)
	  float delta_theta = ((float)delta_ticks) * 2*M_PI / CPR;
 8001b2e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001b32:	ee07 3a90 	vmov	s15, r3
 8001b36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b3a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b3e:	ee17 0a90 	vmov	r0, s15
 8001b42:	f7fe fd21 	bl	8000588 <__aeabi_f2d>
 8001b46:	a38a      	add	r3, pc, #552	@ (adr r3, 8001d70 <StartDefaultTask+0x2c8>)
 8001b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4c:	f7fe fd74 	bl	8000638 <__aeabi_dmul>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4610      	mov	r0, r2
 8001b56:	4619      	mov	r1, r3
 8001b58:	f04f 0200 	mov.w	r2, #0
 8001b5c:	4b97      	ldr	r3, [pc, #604]	@ (8001dbc <StartDefaultTask+0x314>)
 8001b5e:	f7fe fe95 	bl	800088c <__aeabi_ddiv>
 8001b62:	4602      	mov	r2, r0
 8001b64:	460b      	mov	r3, r1
 8001b66:	4610      	mov	r0, r2
 8001b68:	4619      	mov	r1, r3
 8001b6a:	f7fe ff77 	bl	8000a5c <__aeabi_d2f>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	613b      	str	r3, [r7, #16]
	  // Accumulate theta
	  theta1 += delta_theta;
 8001b72:	4b93      	ldr	r3, [pc, #588]	@ (8001dc0 <StartDefaultTask+0x318>)
 8001b74:	ed93 7a00 	vldr	s14, [r3]
 8001b78:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b80:	4b8f      	ldr	r3, [pc, #572]	@ (8001dc0 <StartDefaultTask+0x318>)
 8001b82:	edc3 7a00 	vstr	s15, [r3]
	  velocity1 = (theta1 - theta1_prev)/ dt_s;
 8001b86:	4b8e      	ldr	r3, [pc, #568]	@ (8001dc0 <StartDefaultTask+0x318>)
 8001b88:	ed93 7a00 	vldr	s14, [r3]
 8001b8c:	4b8d      	ldr	r3, [pc, #564]	@ (8001dc4 <StartDefaultTask+0x31c>)
 8001b8e:	edd3 7a00 	vldr	s15, [r3]
 8001b92:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001b96:	4b8c      	ldr	r3, [pc, #560]	@ (8001dc8 <StartDefaultTask+0x320>)
 8001b98:	ed93 7a00 	vldr	s14, [r3]
 8001b9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ba0:	4b8a      	ldr	r3, [pc, #552]	@ (8001dcc <StartDefaultTask+0x324>)
 8001ba2:	edc3 7a00 	vstr	s15, [r3]
	  // Calculate raw acceleration
	  float raw_acceleration = (velocity1 - velocity1_prev) / dt_s;
 8001ba6:	4b89      	ldr	r3, [pc, #548]	@ (8001dcc <StartDefaultTask+0x324>)
 8001ba8:	ed93 7a00 	vldr	s14, [r3]
 8001bac:	4b88      	ldr	r3, [pc, #544]	@ (8001dd0 <StartDefaultTask+0x328>)
 8001bae:	edd3 7a00 	vldr	s15, [r3]
 8001bb2:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001bb6:	4b84      	ldr	r3, [pc, #528]	@ (8001dc8 <StartDefaultTask+0x320>)
 8001bb8:	ed93 7a00 	vldr	s14, [r3]
 8001bbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bc0:	edc7 7a03 	vstr	s15, [r7, #12]

	  // Apply low-pass filter to smooth acceleration
	  acceleration1 = (1 - 0.1) * acceleration1 + 0.1 * raw_acceleration;
 8001bc4:	4b83      	ldr	r3, [pc, #524]	@ (8001dd4 <StartDefaultTask+0x32c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7fe fcdd 	bl	8000588 <__aeabi_f2d>
 8001bce:	a36a      	add	r3, pc, #424	@ (adr r3, 8001d78 <StartDefaultTask+0x2d0>)
 8001bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd4:	f7fe fd30 	bl	8000638 <__aeabi_dmul>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4614      	mov	r4, r2
 8001bde:	461d      	mov	r5, r3
 8001be0:	68f8      	ldr	r0, [r7, #12]
 8001be2:	f7fe fcd1 	bl	8000588 <__aeabi_f2d>
 8001be6:	a366      	add	r3, pc, #408	@ (adr r3, 8001d80 <StartDefaultTask+0x2d8>)
 8001be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bec:	f7fe fd24 	bl	8000638 <__aeabi_dmul>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4620      	mov	r0, r4
 8001bf6:	4629      	mov	r1, r5
 8001bf8:	f7fe fb68 	bl	80002cc <__adddf3>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	460b      	mov	r3, r1
 8001c00:	4610      	mov	r0, r2
 8001c02:	4619      	mov	r1, r3
 8001c04:	f7fe ff2a 	bl	8000a5c <__aeabi_d2f>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	4a72      	ldr	r2, [pc, #456]	@ (8001dd4 <StartDefaultTask+0x32c>)
 8001c0c:	6013      	str	r3, [r2, #0]
	  motor_velocity = applyLowPassFilterVelocity(velocity1, velocity1_prev);  // Filter velocity
 8001c0e:	4b6f      	ldr	r3, [pc, #444]	@ (8001dcc <StartDefaultTask+0x324>)
 8001c10:	edd3 7a00 	vldr	s15, [r3]
 8001c14:	4b6e      	ldr	r3, [pc, #440]	@ (8001dd0 <StartDefaultTask+0x328>)
 8001c16:	ed93 7a00 	vldr	s14, [r3]
 8001c1a:	eef0 0a47 	vmov.f32	s1, s14
 8001c1e:	eeb0 0a67 	vmov.f32	s0, s15
 8001c22:	f7ff f91b 	bl	8000e5c <applyLowPassFilterVelocity>
 8001c26:	eef0 7a40 	vmov.f32	s15, s0
 8001c2a:	4b6b      	ldr	r3, [pc, #428]	@ (8001dd8 <StartDefaultTask+0x330>)
 8001c2c:	edc3 7a00 	vstr	s15, [r3]
	  theta1_prev = theta1;
 8001c30:	4b63      	ldr	r3, [pc, #396]	@ (8001dc0 <StartDefaultTask+0x318>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a63      	ldr	r2, [pc, #396]	@ (8001dc4 <StartDefaultTask+0x31c>)
 8001c36:	6013      	str	r3, [r2, #0]
	  velocity1_prev = motor_velocity;
 8001c38:	4b67      	ldr	r3, [pc, #412]	@ (8001dd8 <StartDefaultTask+0x330>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a64      	ldr	r2, [pc, #400]	@ (8001dd0 <StartDefaultTask+0x328>)
 8001c3e:	6013      	str	r3, [r2, #0]
	  /*********************************************************
	   *        Compute Position, Velocity, Acceleration       *
	   *                    For Encoder 2                      *
	   *********************************************************/
	  theta2 = (float)(encoder_ticks2) * 2.0f * M_PI / ((float)CPR);
 8001c40:	4b5a      	ldr	r3, [pc, #360]	@ (8001dac <StartDefaultTask+0x304>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	ee07 3a90 	vmov	s15, r3
 8001c48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c4c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c50:	ee17 0a90 	vmov	r0, s15
 8001c54:	f7fe fc98 	bl	8000588 <__aeabi_f2d>
 8001c58:	a345      	add	r3, pc, #276	@ (adr r3, 8001d70 <StartDefaultTask+0x2c8>)
 8001c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c5e:	f7fe fceb 	bl	8000638 <__aeabi_dmul>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	4610      	mov	r0, r2
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f04f 0200 	mov.w	r2, #0
 8001c6e:	4b53      	ldr	r3, [pc, #332]	@ (8001dbc <StartDefaultTask+0x314>)
 8001c70:	f7fe fe0c 	bl	800088c <__aeabi_ddiv>
 8001c74:	4602      	mov	r2, r0
 8001c76:	460b      	mov	r3, r1
 8001c78:	4610      	mov	r0, r2
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	f7fe feee 	bl	8000a5c <__aeabi_d2f>
 8001c80:	4603      	mov	r3, r0
 8001c82:	4a56      	ldr	r2, [pc, #344]	@ (8001ddc <StartDefaultTask+0x334>)
 8001c84:	6013      	str	r3, [r2, #0]
	  velocity2 = (theta2 - theta2_prev) /dt_s;
 8001c86:	4b55      	ldr	r3, [pc, #340]	@ (8001ddc <StartDefaultTask+0x334>)
 8001c88:	ed93 7a00 	vldr	s14, [r3]
 8001c8c:	4b54      	ldr	r3, [pc, #336]	@ (8001de0 <StartDefaultTask+0x338>)
 8001c8e:	edd3 7a00 	vldr	s15, [r3]
 8001c92:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001c96:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc8 <StartDefaultTask+0x320>)
 8001c98:	ed93 7a00 	vldr	s14, [r3]
 8001c9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ca0:	4b50      	ldr	r3, [pc, #320]	@ (8001de4 <StartDefaultTask+0x33c>)
 8001ca2:	edc3 7a00 	vstr	s15, [r3]
	  acceleration2 = (velocity2 - velocity2_prev)/ dt_s;
 8001ca6:	4b4f      	ldr	r3, [pc, #316]	@ (8001de4 <StartDefaultTask+0x33c>)
 8001ca8:	ed93 7a00 	vldr	s14, [r3]
 8001cac:	4b4e      	ldr	r3, [pc, #312]	@ (8001de8 <StartDefaultTask+0x340>)
 8001cae:	edd3 7a00 	vldr	s15, [r3]
 8001cb2:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001cb6:	4b44      	ldr	r3, [pc, #272]	@ (8001dc8 <StartDefaultTask+0x320>)
 8001cb8:	ed93 7a00 	vldr	s14, [r3]
 8001cbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cc0:	4b4a      	ldr	r3, [pc, #296]	@ (8001dec <StartDefaultTask+0x344>)
 8001cc2:	edc3 7a00 	vstr	s15, [r3]
	  motor02_motor_velocity = applyLowPassFilterVelocity2(velocity2, velocity2_prev);  // Filter velocity
 8001cc6:	4b47      	ldr	r3, [pc, #284]	@ (8001de4 <StartDefaultTask+0x33c>)
 8001cc8:	edd3 7a00 	vldr	s15, [r3]
 8001ccc:	4b46      	ldr	r3, [pc, #280]	@ (8001de8 <StartDefaultTask+0x340>)
 8001cce:	ed93 7a00 	vldr	s14, [r3]
 8001cd2:	eef0 0a47 	vmov.f32	s1, s14
 8001cd6:	eeb0 0a67 	vmov.f32	s0, s15
 8001cda:	f7ff f8e9 	bl	8000eb0 <applyLowPassFilterVelocity2>
 8001cde:	eef0 7a40 	vmov.f32	s15, s0
 8001ce2:	4b43      	ldr	r3, [pc, #268]	@ (8001df0 <StartDefaultTask+0x348>)
 8001ce4:	edc3 7a00 	vstr	s15, [r3]
	  theta2_prev = theta2;
 8001ce8:	4b3c      	ldr	r3, [pc, #240]	@ (8001ddc <StartDefaultTask+0x334>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a3c      	ldr	r2, [pc, #240]	@ (8001de0 <StartDefaultTask+0x338>)
 8001cee:	6013      	str	r3, [r2, #0]
	  velocity2_prev = motor02_motor_velocity;
 8001cf0:	4b3f      	ldr	r3, [pc, #252]	@ (8001df0 <StartDefaultTask+0x348>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a3c      	ldr	r2, [pc, #240]	@ (8001de8 <StartDefaultTask+0x340>)
 8001cf6:	6013      	str	r3, [r2, #0]
	  UpdateMotor01CommandedCurrent();
 8001cf8:	f7ff f94c 	bl	8000f94 <UpdateMotor01CommandedCurrent>
	  UpdateMotor02CommandedCurrent();
 8001cfc:	f7ff fa7e 	bl	80011fc <UpdateMotor02CommandedCurrent>
	  motor02_desired_torque=desired_torque-ks*(theta1-theta2);
 8001d00:	4b3c      	ldr	r3, [pc, #240]	@ (8001df4 <StartDefaultTask+0x34c>)
 8001d02:	ed93 7a00 	vldr	s14, [r3]
 8001d06:	4b2e      	ldr	r3, [pc, #184]	@ (8001dc0 <StartDefaultTask+0x318>)
 8001d08:	edd3 6a00 	vldr	s13, [r3]
 8001d0c:	4b33      	ldr	r3, [pc, #204]	@ (8001ddc <StartDefaultTask+0x334>)
 8001d0e:	edd3 7a00 	vldr	s15, [r3]
 8001d12:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001d16:	4b38      	ldr	r3, [pc, #224]	@ (8001df8 <StartDefaultTask+0x350>)
 8001d18:	edd3 7a00 	vldr	s15, [r3]
 8001d1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d24:	4b35      	ldr	r3, [pc, #212]	@ (8001dfc <StartDefaultTask+0x354>)
 8001d26:	edc3 7a00 	vstr	s15, [r3]
	  /*********************************************************
	   *         Motor Output Control & Saturation            *
	   *********************************************************/
	  // Limit commanded current to ±3.0 A and set motor direction
	  if (commanded_current > 1.0f) {
 8001d2a:	4b35      	ldr	r3, [pc, #212]	@ (8001e00 <StartDefaultTask+0x358>)
 8001d2c:	edd3 7a00 	vldr	s15, [r3]
 8001d30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3c:	dd68      	ble.n	8001e10 <StartDefaultTask+0x368>
	      commanded_current = 1.0f;
 8001d3e:	4b30      	ldr	r3, [pc, #192]	@ (8001e00 <StartDefaultTask+0x358>)
 8001d40:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001d44:	601a      	str	r2, [r3, #0]
	      motor_direction_flag = 1;  // Forward
 8001d46:	4b2f      	ldr	r3, [pc, #188]	@ (8001e04 <StartDefaultTask+0x35c>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	601a      	str	r2, [r3, #0]
	      voltage_reference_1 = (4096.0f / 1.2f) * fabsf(commanded_current);
 8001d4c:	4b2c      	ldr	r3, [pc, #176]	@ (8001e00 <StartDefaultTask+0x358>)
 8001d4e:	edd3 7a00 	vldr	s15, [r3]
 8001d52:	eef0 7ae7 	vabs.f32	s15, s15
 8001d56:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001e08 <StartDefaultTask+0x360>
 8001d5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d62:	ee17 3a90 	vmov	r3, s15
 8001d66:	b29a      	uxth	r2, r3
 8001d68:	4b28      	ldr	r3, [pc, #160]	@ (8001e0c <StartDefaultTask+0x364>)
 8001d6a:	801a      	strh	r2, [r3, #0]
 8001d6c:	e0a0      	b.n	8001eb0 <StartDefaultTask+0x408>
 8001d6e:	bf00      	nop
 8001d70:	54442d18 	.word	0x54442d18
 8001d74:	400921fb 	.word	0x400921fb
 8001d78:	cccccccd 	.word	0xcccccccd
 8001d7c:	3feccccc 	.word	0x3feccccc
 8001d80:	9999999a 	.word	0x9999999a
 8001d84:	3fb99999 	.word	0x3fb99999
 8001d88:	200004ec 	.word	0x200004ec
 8001d8c:	20000400 	.word	0x20000400
 8001d90:	20000508 	.word	0x20000508
 8001d94:	200004fc 	.word	0x200004fc
 8001d98:	20000004 	.word	0x20000004
 8001d9c:	20001d44 	.word	0x20001d44
 8001da0:	200003b4 	.word	0x200003b4
 8001da4:	200004f4 	.word	0x200004f4
 8001da8:	2000044c 	.word	0x2000044c
 8001dac:	200004f8 	.word	0x200004f8
 8001db0:	0a7c5ac5 	.word	0x0a7c5ac5
 8001db4:	20000510 	.word	0x20000510
 8001db8:	20001e16 	.word	0x20001e16
 8001dbc:	40ea0000 	.word	0x40ea0000
 8001dc0:	20001d4c 	.word	0x20001d4c
 8001dc4:	20001d54 	.word	0x20001d54
 8001dc8:	20000050 	.word	0x20000050
 8001dcc:	20001d5c 	.word	0x20001d5c
 8001dd0:	20001d64 	.word	0x20001d64
 8001dd4:	20001d6c 	.word	0x20001d6c
 8001dd8:	20001dc0 	.word	0x20001dc0
 8001ddc:	20001d50 	.word	0x20001d50
 8001de0:	20001d58 	.word	0x20001d58
 8001de4:	20001d60 	.word	0x20001d60
 8001de8:	20001d68 	.word	0x20001d68
 8001dec:	20001d70 	.word	0x20001d70
 8001df0:	20001e10 	.word	0x20001e10
 8001df4:	20000028 	.word	0x20000028
 8001df8:	20000054 	.word	0x20000054
 8001dfc:	20001e04 	.word	0x20001e04
 8001e00:	20001d74 	.word	0x20001d74
 8001e04:	20001d78 	.word	0x20001d78
 8001e08:	45555555 	.word	0x45555555
 8001e0c:	20001d7c 	.word	0x20001d7c
	  }
	  else if (commanded_current < -1.0f) {
 8001e10:	4b6e      	ldr	r3, [pc, #440]	@ (8001fcc <StartDefaultTask+0x524>)
 8001e12:	edd3 7a00 	vldr	s15, [r3]
 8001e16:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8001e1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e22:	d516      	bpl.n	8001e52 <StartDefaultTask+0x3aa>
	      commanded_current = -1.0f;
 8001e24:	4b69      	ldr	r3, [pc, #420]	@ (8001fcc <StartDefaultTask+0x524>)
 8001e26:	4a6a      	ldr	r2, [pc, #424]	@ (8001fd0 <StartDefaultTask+0x528>)
 8001e28:	601a      	str	r2, [r3, #0]
	      motor_direction_flag = 0;  // Reverse
 8001e2a:	4b6a      	ldr	r3, [pc, #424]	@ (8001fd4 <StartDefaultTask+0x52c>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
	      voltage_reference_1 = (4096.0f / 1.2f) * fabsf(-1*commanded_current);
 8001e30:	4b66      	ldr	r3, [pc, #408]	@ (8001fcc <StartDefaultTask+0x524>)
 8001e32:	edd3 7a00 	vldr	s15, [r3]
 8001e36:	eef0 7ae7 	vabs.f32	s15, s15
 8001e3a:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8001fd8 <StartDefaultTask+0x530>
 8001e3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e46:	ee17 3a90 	vmov	r3, s15
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	4b63      	ldr	r3, [pc, #396]	@ (8001fdc <StartDefaultTask+0x534>)
 8001e4e:	801a      	strh	r2, [r3, #0]
 8001e50:	e02e      	b.n	8001eb0 <StartDefaultTask+0x408>
	  }
	  else {
	      // Current is within safe bounds; determine direction by sign
	      if (commanded_current >= 0.0f) {
 8001e52:	4b5e      	ldr	r3, [pc, #376]	@ (8001fcc <StartDefaultTask+0x524>)
 8001e54:	edd3 7a00 	vldr	s15, [r3]
 8001e58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e60:	db13      	blt.n	8001e8a <StartDefaultTask+0x3e2>
	          motor_direction_flag = 1;  // Forward
 8001e62:	4b5c      	ldr	r3, [pc, #368]	@ (8001fd4 <StartDefaultTask+0x52c>)
 8001e64:	2201      	movs	r2, #1
 8001e66:	601a      	str	r2, [r3, #0]
	          voltage_reference_1 = (4096.0f / 1.2f) * fabsf(commanded_current);
 8001e68:	4b58      	ldr	r3, [pc, #352]	@ (8001fcc <StartDefaultTask+0x524>)
 8001e6a:	edd3 7a00 	vldr	s15, [r3]
 8001e6e:	eef0 7ae7 	vabs.f32	s15, s15
 8001e72:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8001fd8 <StartDefaultTask+0x530>
 8001e76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e7e:	ee17 3a90 	vmov	r3, s15
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	4b55      	ldr	r3, [pc, #340]	@ (8001fdc <StartDefaultTask+0x534>)
 8001e86:	801a      	strh	r2, [r3, #0]
 8001e88:	e012      	b.n	8001eb0 <StartDefaultTask+0x408>
	      } else {
	          motor_direction_flag = 0;  // Reverse
 8001e8a:	4b52      	ldr	r3, [pc, #328]	@ (8001fd4 <StartDefaultTask+0x52c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]
	          voltage_reference_1 = (4096.0f / 1.2f) * fabsf(-1*commanded_current);
 8001e90:	4b4e      	ldr	r3, [pc, #312]	@ (8001fcc <StartDefaultTask+0x524>)
 8001e92:	edd3 7a00 	vldr	s15, [r3]
 8001e96:	eef0 7ae7 	vabs.f32	s15, s15
 8001e9a:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001fd8 <StartDefaultTask+0x530>
 8001e9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ea2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ea6:	ee17 3a90 	vmov	r3, s15
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	4b4b      	ldr	r3, [pc, #300]	@ (8001fdc <StartDefaultTask+0x534>)
 8001eae:	801a      	strh	r2, [r3, #0]

	  // Convert current to PWM duty cycle (12-bit scale), store in voltage_reference_1


	  // Apply output using reference voltage and direction
	  ConfigureMotor01(ENABLEmOTOR, motor_direction_flag, voltage_reference_1);
 8001eb0:	4b4b      	ldr	r3, [pc, #300]	@ (8001fe0 <StartDefaultTask+0x538>)
 8001eb2:	881b      	ldrh	r3, [r3, #0]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	4b47      	ldr	r3, [pc, #284]	@ (8001fd4 <StartDefaultTask+0x52c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a48      	ldr	r2, [pc, #288]	@ (8001fdc <StartDefaultTask+0x534>)
 8001ebc:	8812      	ldrh	r2, [r2, #0]
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	f7ff f820 	bl	8000f04 <ConfigureMotor01>
	  // Limit commanded current to ±3.0 A and set motor direction
	  if (motor02_commanded_current > 3.0f) {
 8001ec4:	4b47      	ldr	r3, [pc, #284]	@ (8001fe4 <StartDefaultTask+0x53c>)
 8001ec6:	edd3 7a00 	vldr	s15, [r3]
 8001eca:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001ece:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ed6:	dd16      	ble.n	8001f06 <StartDefaultTask+0x45e>
		  motor02_commanded_current = 3.0f;
 8001ed8:	4b42      	ldr	r3, [pc, #264]	@ (8001fe4 <StartDefaultTask+0x53c>)
 8001eda:	4a43      	ldr	r2, [pc, #268]	@ (8001fe8 <StartDefaultTask+0x540>)
 8001edc:	601a      	str	r2, [r3, #0]
		  motor02_direction_flag = 1;  // Forward direction
 8001ede:	4b43      	ldr	r3, [pc, #268]	@ (8001fec <StartDefaultTask+0x544>)
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	601a      	str	r2, [r3, #0]
		  voltage_reference_2 = (4096.0f / 3.3f) * fabsf(motor02_commanded_current);
 8001ee4:	4b3f      	ldr	r3, [pc, #252]	@ (8001fe4 <StartDefaultTask+0x53c>)
 8001ee6:	edd3 7a00 	vldr	s15, [r3]
 8001eea:	eef0 7ae7 	vabs.f32	s15, s15
 8001eee:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001ff0 <StartDefaultTask+0x548>
 8001ef2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ef6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001efa:	ee17 3a90 	vmov	r3, s15
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	4b3c      	ldr	r3, [pc, #240]	@ (8001ff4 <StartDefaultTask+0x54c>)
 8001f02:	801a      	strh	r2, [r3, #0]
 8001f04:	e04f      	b.n	8001fa6 <StartDefaultTask+0x4fe>
	  }
	  else if (motor02_commanded_current < -3.0f) {
 8001f06:	4b37      	ldr	r3, [pc, #220]	@ (8001fe4 <StartDefaultTask+0x53c>)
 8001f08:	edd3 7a00 	vldr	s15, [r3]
 8001f0c:	eeb8 7a08 	vmov.f32	s14, #136	@ 0xc0400000 -3.0
 8001f10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f18:	d516      	bpl.n	8001f48 <StartDefaultTask+0x4a0>
		  motor02_commanded_current = -3.0f;
 8001f1a:	4b32      	ldr	r3, [pc, #200]	@ (8001fe4 <StartDefaultTask+0x53c>)
 8001f1c:	4a36      	ldr	r2, [pc, #216]	@ (8001ff8 <StartDefaultTask+0x550>)
 8001f1e:	601a      	str	r2, [r3, #0]
		  motor02_direction_flag = 0;  // Reverse direction
 8001f20:	4b32      	ldr	r3, [pc, #200]	@ (8001fec <StartDefaultTask+0x544>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]
		  voltage_reference_2 = (4096.0f / 3.3f) * fabsf(-1*motor02_commanded_current);
 8001f26:	4b2f      	ldr	r3, [pc, #188]	@ (8001fe4 <StartDefaultTask+0x53c>)
 8001f28:	edd3 7a00 	vldr	s15, [r3]
 8001f2c:	eef0 7ae7 	vabs.f32	s15, s15
 8001f30:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001ff0 <StartDefaultTask+0x548>
 8001f34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f3c:	ee17 3a90 	vmov	r3, s15
 8001f40:	b29a      	uxth	r2, r3
 8001f42:	4b2c      	ldr	r3, [pc, #176]	@ (8001ff4 <StartDefaultTask+0x54c>)
 8001f44:	801a      	strh	r2, [r3, #0]
 8001f46:	e02e      	b.n	8001fa6 <StartDefaultTask+0x4fe>
	  }
	  else {
	      // Current is within safe bounds; determine direction by sign
	      if (motor02_commanded_current >= 0.0f) {
 8001f48:	4b26      	ldr	r3, [pc, #152]	@ (8001fe4 <StartDefaultTask+0x53c>)
 8001f4a:	edd3 7a00 	vldr	s15, [r3]
 8001f4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f56:	db13      	blt.n	8001f80 <StartDefaultTask+0x4d8>
	    	  motor02_direction_flag = 1;  // Forward
 8001f58:	4b24      	ldr	r3, [pc, #144]	@ (8001fec <StartDefaultTask+0x544>)
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	601a      	str	r2, [r3, #0]
	    	  voltage_reference_2 = (4096.0f / 3.3f) * fabsf(motor02_commanded_current);
 8001f5e:	4b21      	ldr	r3, [pc, #132]	@ (8001fe4 <StartDefaultTask+0x53c>)
 8001f60:	edd3 7a00 	vldr	s15, [r3]
 8001f64:	eef0 7ae7 	vabs.f32	s15, s15
 8001f68:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001ff0 <StartDefaultTask+0x548>
 8001f6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f74:	ee17 3a90 	vmov	r3, s15
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff4 <StartDefaultTask+0x54c>)
 8001f7c:	801a      	strh	r2, [r3, #0]
 8001f7e:	e012      	b.n	8001fa6 <StartDefaultTask+0x4fe>
	      } else {
	    	  motor02_direction_flag = 0;  // Reverse
 8001f80:	4b1a      	ldr	r3, [pc, #104]	@ (8001fec <StartDefaultTask+0x544>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	601a      	str	r2, [r3, #0]
	          voltage_reference_2 = (4096.0f / 3.3f) * fabsf(-1*motor02_commanded_current);
 8001f86:	4b17      	ldr	r3, [pc, #92]	@ (8001fe4 <StartDefaultTask+0x53c>)
 8001f88:	edd3 7a00 	vldr	s15, [r3]
 8001f8c:	eef0 7ae7 	vabs.f32	s15, s15
 8001f90:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001ff0 <StartDefaultTask+0x548>
 8001f94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f9c:	ee17 3a90 	vmov	r3, s15
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	4b14      	ldr	r3, [pc, #80]	@ (8001ff4 <StartDefaultTask+0x54c>)
 8001fa4:	801a      	strh	r2, [r3, #0]

	  // Convert commanded current to PWM duty cycle (12-bit scale)
	  // Assuming 3.3V corresponds to max current of 3A
	  //voltage_reference_2 = (4096.0f / 3.3f) * fabsf(motor02_commanded_current);

	  ConfigureMotor02(ENABLEmOTOR, motor02_direction_flag, voltage_reference_2);
 8001fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe0 <StartDefaultTask+0x538>)
 8001fa8:	881b      	ldrh	r3, [r3, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	4b0f      	ldr	r3, [pc, #60]	@ (8001fec <StartDefaultTask+0x544>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a10      	ldr	r2, [pc, #64]	@ (8001ff4 <StartDefaultTask+0x54c>)
 8001fb2:	8812      	ldrh	r2, [r2, #0]
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	f7fe ffc9 	bl	8000f4c <ConfigureMotor02>

	  /*********************************************************
	   *               Update Time Interval                   *
	   *********************************************************/

	  osDelay(5);
 8001fba:	2005      	movs	r0, #5
 8001fbc:	f005 fb98 	bl	80076f0 <osDelay>
	  time_end = __HAL_TIM_GET_COUNTER(&htim2);
 8001fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001ffc <StartDefaultTask+0x554>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc6:	4a0e      	ldr	r2, [pc, #56]	@ (8002000 <StartDefaultTask+0x558>)
 8001fc8:	6013      	str	r3, [r2, #0]
  {
 8001fca:	e571      	b.n	8001ab0 <StartDefaultTask+0x8>
 8001fcc:	20001d74 	.word	0x20001d74
 8001fd0:	bf800000 	.word	0xbf800000
 8001fd4:	20001d78 	.word	0x20001d78
 8001fd8:	45555555 	.word	0x45555555
 8001fdc:	20001d7c 	.word	0x20001d7c
 8001fe0:	20001e14 	.word	0x20001e14
 8001fe4:	20001dc4 	.word	0x20001dc4
 8001fe8:	40400000 	.word	0x40400000
 8001fec:	20001dc8 	.word	0x20001dc8
 8001ff0:	449b26ca 	.word	0x449b26ca
 8001ff4:	20001d7e 	.word	0x20001d7e
 8001ff8:	c0400000 	.word	0xc0400000
 8001ffc:	20000400 	.word	0x20000400
 8002000:	2000050c 	.word	0x2000050c

08002004 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b096      	sub	sp, #88	@ 0x58
 8002008:	af02      	add	r7, sp, #8
 800200a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	if (SDCardRecordMode==1){
 800200c:	4b66      	ldr	r3, [pc, #408]	@ (80021a8 <StartTask02+0x1a4>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d15c      	bne.n	80020ce <StartTask02+0xca>
    SDCardCount++;
 8002014:	4b65      	ldr	r3, [pc, #404]	@ (80021ac <StartTask02+0x1a8>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	3301      	adds	r3, #1
 800201a:	4a64      	ldr	r2, [pc, #400]	@ (80021ac <StartTask02+0x1a8>)
 800201c:	6013      	str	r3, [r2, #0]
    if (EncoderUpdated == 1 && communicationError==0) {
 800201e:	4b64      	ldr	r3, [pc, #400]	@ (80021b0 <StartTask02+0x1ac>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	2b01      	cmp	r3, #1
 8002024:	f040 80b9 	bne.w	800219a <StartTask02+0x196>
 8002028:	4b62      	ldr	r3, [pc, #392]	@ (80021b4 <StartTask02+0x1b0>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	f040 80b4 	bne.w	800219a <StartTask02+0x196>
        FRESULT fr;
        UINT bytes_written;

        // Open the file for appending
        fr = f_open(&fil, "Data.txt", FA_OPEN_APPEND | FA_WRITE);
 8002032:	2232      	movs	r2, #50	@ 0x32
 8002034:	4960      	ldr	r1, [pc, #384]	@ (80021b8 <StartTask02+0x1b4>)
 8002036:	4861      	ldr	r0, [pc, #388]	@ (80021bc <StartTask02+0x1b8>)
 8002038:	f004 fe17 	bl	8006c6a <f_open>
 800203c:	4603      	mov	r3, r0
 800203e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
        if (fr != FR_OK) {
 8002042:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <StartTask02+0x4e>
            // Optional: Handle error (blink LED, set flag, etc.)
        	communicationError=1;
 800204a:	4b5a      	ldr	r3, [pc, #360]	@ (80021b4 <StartTask02+0x1b0>)
 800204c:	2201      	movs	r2, #1
 800204e:	601a      	str	r2, [r3, #0]
            return;
 8002050:	e0a7      	b.n	80021a2 <StartTask02+0x19e>
        }

        // Format the record number and encoder tick data into a string
        sprintf(buffer, "R%lu: E1: %lu, E2: %lu\n", SDCardCount, encoder_ticks, encoder_ticks2);
 8002052:	4b56      	ldr	r3, [pc, #344]	@ (80021ac <StartTask02+0x1a8>)
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	4b5a      	ldr	r3, [pc, #360]	@ (80021c0 <StartTask02+0x1bc>)
 8002058:	6819      	ldr	r1, [r3, #0]
 800205a:	4b5a      	ldr	r3, [pc, #360]	@ (80021c4 <StartTask02+0x1c0>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	460b      	mov	r3, r1
 8002062:	4959      	ldr	r1, [pc, #356]	@ (80021c8 <StartTask02+0x1c4>)
 8002064:	4859      	ldr	r0, [pc, #356]	@ (80021cc <StartTask02+0x1c8>)
 8002066:	f007 fd59 	bl	8009b1c <siprintf>
        //"R%lu: E1: %lu, E2: %lu\n"
        // Write to the file
        fr = f_write(&fil, buffer, strlen(buffer), &bytes_written);
 800206a:	4858      	ldr	r0, [pc, #352]	@ (80021cc <StartTask02+0x1c8>)
 800206c:	f7fe f8d0 	bl	8000210 <strlen>
 8002070:	4602      	mov	r2, r0
 8002072:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002076:	4955      	ldr	r1, [pc, #340]	@ (80021cc <StartTask02+0x1c8>)
 8002078:	4850      	ldr	r0, [pc, #320]	@ (80021bc <StartTask02+0x1b8>)
 800207a:	f004 ffc5 	bl	8007008 <f_write>
 800207e:	4603      	mov	r3, r0
 8002080:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
        if (fr != FR_OK || bytes_written == 0) {
 8002084:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002088:	2b00      	cmp	r3, #0
 800208a:	d102      	bne.n	8002092 <StartTask02+0x8e>
 800208c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800208e:	2b00      	cmp	r3, #0
 8002090:	d106      	bne.n	80020a0 <StartTask02+0x9c>
            f_close(&fil);  // Close anyway if open
 8002092:	484a      	ldr	r0, [pc, #296]	@ (80021bc <StartTask02+0x1b8>)
 8002094:	f005 fa04 	bl	80074a0 <f_close>
            communicationError=1;
 8002098:	4b46      	ldr	r3, [pc, #280]	@ (80021b4 <StartTask02+0x1b0>)
 800209a:	2201      	movs	r2, #1
 800209c:	601a      	str	r2, [r3, #0]
            return;
 800209e:	e080      	b.n	80021a2 <StartTask02+0x19e>
        }

        // Close the file
        fr = f_close(&fil);
 80020a0:	4846      	ldr	r0, [pc, #280]	@ (80021bc <StartTask02+0x1b8>)
 80020a2:	f005 f9fd 	bl	80074a0 <f_close>
 80020a6:	4603      	mov	r3, r0
 80020a8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
        if (fr != FR_OK) {
 80020ac:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d003      	beq.n	80020bc <StartTask02+0xb8>
        	communicationError=1;
 80020b4:	4b3f      	ldr	r3, [pc, #252]	@ (80021b4 <StartTask02+0x1b0>)
 80020b6:	2201      	movs	r2, #1
 80020b8:	601a      	str	r2, [r3, #0]
            return;
 80020ba:	e072      	b.n	80021a2 <StartTask02+0x19e>
        }

        EncoderUpdated = 0;
 80020bc:	4b3c      	ldr	r3, [pc, #240]	@ (80021b0 <StartTask02+0x1ac>)
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
        record_number++;
 80020c2:	4b43      	ldr	r3, [pc, #268]	@ (80021d0 <StartTask02+0x1cc>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	3301      	adds	r3, #1
 80020c8:	4a41      	ldr	r2, [pc, #260]	@ (80021d0 <StartTask02+0x1cc>)
 80020ca:	6013      	str	r3, [r2, #0]
 80020cc:	e065      	b.n	800219a <StartTask02+0x196>
    }
	}
		else {

			RecordTaskCount++;
 80020ce:	4b41      	ldr	r3, [pc, #260]	@ (80021d4 <StartTask02+0x1d0>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	3301      	adds	r3, #1
 80020d4:	4a3f      	ldr	r2, [pc, #252]	@ (80021d4 <StartTask02+0x1d0>)
 80020d6:	6013      	str	r3, [r2, #0]
		    uint8_t txBuf[25];  // 6 floats = 24 bytes + 1 byte for CRC
		    uint8_t rxBuf[25];

		    memcpy(&txBuf[0],  &reaction_torque_input,     sizeof(float));
 80020d8:	4b3f      	ldr	r3, [pc, #252]	@ (80021d8 <StartTask02+0x1d4>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	627b      	str	r3, [r7, #36]	@ 0x24
		    memcpy(&txBuf[4],  &desired_torque,     sizeof(float));
 80020de:	4b3f      	ldr	r3, [pc, #252]	@ (80021dc <StartTask02+0x1d8>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	62bb      	str	r3, [r7, #40]	@ 0x28
		    memcpy(&txBuf[8],  &velocity1, sizeof(float));
 80020e4:	4b3e      	ldr	r3, [pc, #248]	@ (80021e0 <StartTask02+0x1dc>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		    memcpy(&txBuf[12], &velocity2, sizeof(float));
 80020ea:	4b3e      	ldr	r3, [pc, #248]	@ (80021e4 <StartTask02+0x1e0>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	633b      	str	r3, [r7, #48]	@ 0x30
		    memcpy(&txBuf[16], &theta1,    sizeof(float));
 80020f0:	4b3d      	ldr	r3, [pc, #244]	@ (80021e8 <StartTask02+0x1e4>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	637b      	str	r3, [r7, #52]	@ 0x34
		    memcpy(&txBuf[20], &theta2,    sizeof(float));
 80020f6:	4b3d      	ldr	r3, [pc, #244]	@ (80021ec <StartTask02+0x1e8>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	63bb      	str	r3, [r7, #56]	@ 0x38

		    // CRC-8 calculation (same polynomial: 0x07)
		    uint8_t crc = 0x00;
 80020fc:	2300      	movs	r3, #0
 80020fe:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		    for (int i = 0; i < 24; i++) {
 8002102:	2300      	movs	r3, #0
 8002104:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002106:	e02c      	b.n	8002162 <StartTask02+0x15e>
		        crc ^= txBuf[i];
 8002108:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800210c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800210e:	4413      	add	r3, r2
 8002110:	781a      	ldrb	r2, [r3, #0]
 8002112:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002116:	4053      	eors	r3, r2
 8002118:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		        for (uint8_t j = 0; j < 8; j++) {
 800211c:	2300      	movs	r3, #0
 800211e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002122:	e017      	b.n	8002154 <StartTask02+0x150>
		            crc = (crc & 0x80) ? (crc << 1) ^ 0x07 : (crc << 1);
 8002124:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8002128:	2b00      	cmp	r3, #0
 800212a:	da08      	bge.n	800213e <StartTask02+0x13a>
 800212c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	b25b      	sxtb	r3, r3
 8002134:	f083 0307 	eor.w	r3, r3, #7
 8002138:	b25b      	sxtb	r3, r3
 800213a:	b2db      	uxtb	r3, r3
 800213c:	e003      	b.n	8002146 <StartTask02+0x142>
 800213e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	b2db      	uxtb	r3, r3
 8002146:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		        for (uint8_t j = 0; j < 8; j++) {
 800214a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800214e:	3301      	adds	r3, #1
 8002150:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002154:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002158:	2b07      	cmp	r3, #7
 800215a:	d9e3      	bls.n	8002124 <StartTask02+0x120>
		    for (int i = 0; i < 24; i++) {
 800215c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800215e:	3301      	adds	r3, #1
 8002160:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002162:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002164:	2b17      	cmp	r3, #23
 8002166:	ddcf      	ble.n	8002108 <StartTask02+0x104>
		        }
		    }

		    txBuf[24] = crc;  // Add CRC to the last byte
 8002168:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800216c:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

		    // SPI Transaction
		    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);  // CS LOW
 8002170:	2200      	movs	r2, #0
 8002172:	2101      	movs	r1, #1
 8002174:	481e      	ldr	r0, [pc, #120]	@ (80021f0 <StartTask02+0x1ec>)
 8002176:	f000 ff29 	bl	8002fcc <HAL_GPIO_WritePin>
		    HAL_SPI_TransmitReceive(&hspi4, txBuf, rxBuf, sizeof(txBuf), HAL_MAX_DELAY);
 800217a:	f107 0208 	add.w	r2, r7, #8
 800217e:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002182:	f04f 33ff 	mov.w	r3, #4294967295
 8002186:	9300      	str	r3, [sp, #0]
 8002188:	2319      	movs	r3, #25
 800218a:	481a      	ldr	r0, [pc, #104]	@ (80021f4 <StartTask02+0x1f0>)
 800218c:	f001 fc8b 	bl	8003aa6 <HAL_SPI_TransmitReceive>
		    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);    // CS HIGH
 8002190:	2201      	movs	r2, #1
 8002192:	2101      	movs	r1, #1
 8002194:	4816      	ldr	r0, [pc, #88]	@ (80021f0 <StartTask02+0x1ec>)
 8002196:	f000 ff19 	bl	8002fcc <HAL_GPIO_WritePin>

		}

    osDelay(5);
 800219a:	2005      	movs	r0, #5
 800219c:	f005 faa8 	bl	80076f0 <osDelay>
	if (SDCardRecordMode==1){
 80021a0:	e734      	b.n	800200c <StartTask02+0x8>
  }
  /* USER CODE END StartTask02 */
}
 80021a2:	3750      	adds	r7, #80	@ 0x50
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20001d48 	.word	0x20001d48
 80021ac:	20000500 	.word	0x20000500
 80021b0:	20001d44 	.word	0x20001d44
 80021b4:	20000504 	.word	0x20000504
 80021b8:	0800a4c4 	.word	0x0800a4c4
 80021bc:	20000514 	.word	0x20000514
 80021c0:	200004f4 	.word	0x200004f4
 80021c4:	200004f8 	.word	0x200004f8
 80021c8:	0800a4d0 	.word	0x0800a4d0
 80021cc:	20001544 	.word	0x20001544
 80021d0:	20000000 	.word	0x20000000
 80021d4:	200004f0 	.word	0x200004f0
 80021d8:	20001dac 	.word	0x20001dac
 80021dc:	20000028 	.word	0x20000028
 80021e0:	20001d5c 	.word	0x20001d5c
 80021e4:	20001d60 	.word	0x20001d60
 80021e8:	20001d4c 	.word	0x20001d4c
 80021ec:	20001d50 	.word	0x20001d50
 80021f0:	40020400 	.word	0x40020400
 80021f4:	20000350 	.word	0x20000350

080021f8 <MPU_Config>:

 /* MPU Configuration */

void MPU_Config(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80021fe:	463b      	mov	r3, r7
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800220a:	f000 fbbf 	bl	800298c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800220e:	2301      	movs	r3, #1
 8002210:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002212:	2300      	movs	r3, #0
 8002214:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002216:	2300      	movs	r3, #0
 8002218:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800221a:	231f      	movs	r3, #31
 800221c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800221e:	2387      	movs	r3, #135	@ 0x87
 8002220:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002222:	2300      	movs	r3, #0
 8002224:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002226:	2300      	movs	r3, #0
 8002228:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800222a:	2301      	movs	r3, #1
 800222c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800222e:	2301      	movs	r3, #1
 8002230:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002232:	2300      	movs	r3, #0
 8002234:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002236:	2300      	movs	r3, #0
 8002238:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800223a:	463b      	mov	r3, r7
 800223c:	4618      	mov	r0, r3
 800223e:	f000 fbdd 	bl	80029fc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002242:	2004      	movs	r0, #4
 8002244:	f000 fbba 	bl	80029bc <HAL_MPU_Enable>

}
 8002248:	bf00      	nop
 800224a:	3710      	adds	r7, #16
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a04      	ldr	r2, [pc, #16]	@ (8002270 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d101      	bne.n	8002266 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002262:	f000 fa91 	bl	8002788 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002266:	bf00      	nop
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40000c00 	.word	0x40000c00

08002274 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002278:	b672      	cpsid	i
}
 800227a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800227c:	bf00      	nop
 800227e:	e7fd      	b.n	800227c <Error_Handler+0x8>

08002280 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002286:	4b11      	ldr	r3, [pc, #68]	@ (80022cc <HAL_MspInit+0x4c>)
 8002288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228a:	4a10      	ldr	r2, [pc, #64]	@ (80022cc <HAL_MspInit+0x4c>)
 800228c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002290:	6413      	str	r3, [r2, #64]	@ 0x40
 8002292:	4b0e      	ldr	r3, [pc, #56]	@ (80022cc <HAL_MspInit+0x4c>)
 8002294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002296:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800229a:	607b      	str	r3, [r7, #4]
 800229c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800229e:	4b0b      	ldr	r3, [pc, #44]	@ (80022cc <HAL_MspInit+0x4c>)
 80022a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a2:	4a0a      	ldr	r2, [pc, #40]	@ (80022cc <HAL_MspInit+0x4c>)
 80022a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80022aa:	4b08      	ldr	r3, [pc, #32]	@ (80022cc <HAL_MspInit+0x4c>)
 80022ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022b2:	603b      	str	r3, [r7, #0]
 80022b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80022b6:	2200      	movs	r2, #0
 80022b8:	210f      	movs	r1, #15
 80022ba:	f06f 0001 	mvn.w	r0, #1
 80022be:	f000 fb3b 	bl	8002938 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022c2:	bf00      	nop
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40023800 	.word	0x40023800

080022d0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b08a      	sub	sp, #40	@ 0x28
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d8:	f107 0314 	add.w	r3, r7, #20
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	60da      	str	r2, [r3, #12]
 80022e6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a15      	ldr	r2, [pc, #84]	@ (8002344 <HAL_DAC_MspInit+0x74>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d123      	bne.n	800233a <HAL_DAC_MspInit+0x6a>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80022f2:	4b15      	ldr	r3, [pc, #84]	@ (8002348 <HAL_DAC_MspInit+0x78>)
 80022f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f6:	4a14      	ldr	r2, [pc, #80]	@ (8002348 <HAL_DAC_MspInit+0x78>)
 80022f8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80022fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80022fe:	4b12      	ldr	r3, [pc, #72]	@ (8002348 <HAL_DAC_MspInit+0x78>)
 8002300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002302:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002306:	613b      	str	r3, [r7, #16]
 8002308:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800230a:	4b0f      	ldr	r3, [pc, #60]	@ (8002348 <HAL_DAC_MspInit+0x78>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	4a0e      	ldr	r2, [pc, #56]	@ (8002348 <HAL_DAC_MspInit+0x78>)
 8002310:	f043 0301 	orr.w	r3, r3, #1
 8002314:	6313      	str	r3, [r2, #48]	@ 0x30
 8002316:	4b0c      	ldr	r3, [pc, #48]	@ (8002348 <HAL_DAC_MspInit+0x78>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002322:	2330      	movs	r3, #48	@ 0x30
 8002324:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002326:	2303      	movs	r3, #3
 8002328:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232a:	2300      	movs	r3, #0
 800232c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800232e:	f107 0314 	add.w	r3, r7, #20
 8002332:	4619      	mov	r1, r3
 8002334:	4805      	ldr	r0, [pc, #20]	@ (800234c <HAL_DAC_MspInit+0x7c>)
 8002336:	f000 fc9d 	bl	8002c74 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 800233a:	bf00      	nop
 800233c:	3728      	adds	r7, #40	@ 0x28
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40007400 	.word	0x40007400
 8002348:	40023800 	.word	0x40023800
 800234c:	40020000 	.word	0x40020000

08002350 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b08a      	sub	sp, #40	@ 0x28
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002358:	f107 0314 	add.w	r3, r7, #20
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	605a      	str	r2, [r3, #4]
 8002362:	609a      	str	r2, [r3, #8]
 8002364:	60da      	str	r2, [r3, #12]
 8002366:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a17      	ldr	r2, [pc, #92]	@ (80023cc <HAL_SPI_MspInit+0x7c>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d127      	bne.n	80023c2 <HAL_SPI_MspInit+0x72>
  {
    /* USER CODE BEGIN SPI4_MspInit 0 */

    /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002372:	4b17      	ldr	r3, [pc, #92]	@ (80023d0 <HAL_SPI_MspInit+0x80>)
 8002374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002376:	4a16      	ldr	r2, [pc, #88]	@ (80023d0 <HAL_SPI_MspInit+0x80>)
 8002378:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800237c:	6453      	str	r3, [r2, #68]	@ 0x44
 800237e:	4b14      	ldr	r3, [pc, #80]	@ (80023d0 <HAL_SPI_MspInit+0x80>)
 8002380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002382:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002386:	613b      	str	r3, [r7, #16]
 8002388:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800238a:	4b11      	ldr	r3, [pc, #68]	@ (80023d0 <HAL_SPI_MspInit+0x80>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238e:	4a10      	ldr	r2, [pc, #64]	@ (80023d0 <HAL_SPI_MspInit+0x80>)
 8002390:	f043 0310 	orr.w	r3, r3, #16
 8002394:	6313      	str	r3, [r2, #48]	@ 0x30
 8002396:	4b0e      	ldr	r3, [pc, #56]	@ (80023d0 <HAL_SPI_MspInit+0x80>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239a:	f003 0310 	and.w	r3, r3, #16
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80023a2:	2364      	movs	r3, #100	@ 0x64
 80023a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a6:	2302      	movs	r3, #2
 80023a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023aa:	2300      	movs	r3, #0
 80023ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ae:	2303      	movs	r3, #3
 80023b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80023b2:	2305      	movs	r3, #5
 80023b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023b6:	f107 0314 	add.w	r3, r7, #20
 80023ba:	4619      	mov	r1, r3
 80023bc:	4805      	ldr	r0, [pc, #20]	@ (80023d4 <HAL_SPI_MspInit+0x84>)
 80023be:	f000 fc59 	bl	8002c74 <HAL_GPIO_Init>

    /* USER CODE END SPI4_MspInit 1 */

  }

}
 80023c2:	bf00      	nop
 80023c4:	3728      	adds	r7, #40	@ 0x28
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	40013400 	.word	0x40013400
 80023d0:	40023800 	.word	0x40023800
 80023d4:	40021000 	.word	0x40021000

080023d8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b08c      	sub	sp, #48	@ 0x30
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e0:	f107 031c 	add.w	r3, r7, #28
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	605a      	str	r2, [r3, #4]
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	60da      	str	r2, [r3, #12]
 80023ee:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a2f      	ldr	r2, [pc, #188]	@ (80024b4 <HAL_TIM_Encoder_MspInit+0xdc>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d129      	bne.n	800244e <HAL_TIM_Encoder_MspInit+0x76>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023fa:	4b2f      	ldr	r3, [pc, #188]	@ (80024b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 80023fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fe:	4a2e      	ldr	r2, [pc, #184]	@ (80024b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	6453      	str	r3, [r2, #68]	@ 0x44
 8002406:	4b2c      	ldr	r3, [pc, #176]	@ (80024b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	61bb      	str	r3, [r7, #24]
 8002410:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002412:	4b29      	ldr	r3, [pc, #164]	@ (80024b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002416:	4a28      	ldr	r2, [pc, #160]	@ (80024b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002418:	f043 0310 	orr.w	r3, r3, #16
 800241c:	6313      	str	r3, [r2, #48]	@ 0x30
 800241e:	4b26      	ldr	r3, [pc, #152]	@ (80024b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	f003 0310 	and.w	r3, r3, #16
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800242a:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800242e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002430:	2302      	movs	r3, #2
 8002432:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	2300      	movs	r3, #0
 8002436:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002438:	2300      	movs	r3, #0
 800243a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800243c:	2301      	movs	r3, #1
 800243e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002440:	f107 031c 	add.w	r3, r7, #28
 8002444:	4619      	mov	r1, r3
 8002446:	481d      	ldr	r0, [pc, #116]	@ (80024bc <HAL_TIM_Encoder_MspInit+0xe4>)
 8002448:	f000 fc14 	bl	8002c74 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800244c:	e02d      	b.n	80024aa <HAL_TIM_Encoder_MspInit+0xd2>
  else if(htim_encoder->Instance==TIM4)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a1b      	ldr	r2, [pc, #108]	@ (80024c0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d128      	bne.n	80024aa <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002458:	4b17      	ldr	r3, [pc, #92]	@ (80024b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 800245a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245c:	4a16      	ldr	r2, [pc, #88]	@ (80024b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 800245e:	f043 0304 	orr.w	r3, r3, #4
 8002462:	6413      	str	r3, [r2, #64]	@ 0x40
 8002464:	4b14      	ldr	r3, [pc, #80]	@ (80024b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002468:	f003 0304 	and.w	r3, r3, #4
 800246c:	613b      	str	r3, [r7, #16]
 800246e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002470:	4b11      	ldr	r3, [pc, #68]	@ (80024b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002474:	4a10      	ldr	r2, [pc, #64]	@ (80024b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002476:	f043 0308 	orr.w	r3, r3, #8
 800247a:	6313      	str	r3, [r2, #48]	@ 0x30
 800247c:	4b0e      	ldr	r3, [pc, #56]	@ (80024b8 <HAL_TIM_Encoder_MspInit+0xe0>)
 800247e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002480:	f003 0308 	and.w	r3, r3, #8
 8002484:	60fb      	str	r3, [r7, #12]
 8002486:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002488:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800248c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248e:	2302      	movs	r3, #2
 8002490:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002492:	2300      	movs	r3, #0
 8002494:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002496:	2300      	movs	r3, #0
 8002498:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800249a:	2302      	movs	r3, #2
 800249c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800249e:	f107 031c 	add.w	r3, r7, #28
 80024a2:	4619      	mov	r1, r3
 80024a4:	4807      	ldr	r0, [pc, #28]	@ (80024c4 <HAL_TIM_Encoder_MspInit+0xec>)
 80024a6:	f000 fbe5 	bl	8002c74 <HAL_GPIO_Init>
}
 80024aa:	bf00      	nop
 80024ac:	3730      	adds	r7, #48	@ 0x30
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40010000 	.word	0x40010000
 80024b8:	40023800 	.word	0x40023800
 80024bc:	40021000 	.word	0x40021000
 80024c0:	40000800 	.word	0x40000800
 80024c4:	40020c00 	.word	0x40020c00

080024c8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024d8:	d10c      	bne.n	80024f4 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024da:	4b15      	ldr	r3, [pc, #84]	@ (8002530 <HAL_TIM_Base_MspInit+0x68>)
 80024dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024de:	4a14      	ldr	r2, [pc, #80]	@ (8002530 <HAL_TIM_Base_MspInit+0x68>)
 80024e0:	f043 0301 	orr.w	r3, r3, #1
 80024e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80024e6:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <HAL_TIM_Base_MspInit+0x68>)
 80024e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	60fb      	str	r3, [r7, #12]
 80024f0:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM13_MspInit 1 */

    /* USER CODE END TIM13_MspInit 1 */
  }

}
 80024f2:	e018      	b.n	8002526 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM13)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a0e      	ldr	r2, [pc, #56]	@ (8002534 <HAL_TIM_Base_MspInit+0x6c>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d113      	bne.n	8002526 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80024fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002530 <HAL_TIM_Base_MspInit+0x68>)
 8002500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002502:	4a0b      	ldr	r2, [pc, #44]	@ (8002530 <HAL_TIM_Base_MspInit+0x68>)
 8002504:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002508:	6413      	str	r3, [r2, #64]	@ 0x40
 800250a:	4b09      	ldr	r3, [pc, #36]	@ (8002530 <HAL_TIM_Base_MspInit+0x68>)
 800250c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002512:	60bb      	str	r3, [r7, #8]
 8002514:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8002516:	2200      	movs	r2, #0
 8002518:	2105      	movs	r1, #5
 800251a:	202c      	movs	r0, #44	@ 0x2c
 800251c:	f000 fa0c 	bl	8002938 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002520:	202c      	movs	r0, #44	@ 0x2c
 8002522:	f000 fa25 	bl	8002970 <HAL_NVIC_EnableIRQ>
}
 8002526:	bf00      	nop
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	40023800 	.word	0x40023800
 8002534:	40001c00 	.word	0x40001c00

08002538 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b08e      	sub	sp, #56	@ 0x38
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002540:	2300      	movs	r3, #0
 8002542:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002544:	2300      	movs	r3, #0
 8002546:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002548:	4b33      	ldr	r3, [pc, #204]	@ (8002618 <HAL_InitTick+0xe0>)
 800254a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254c:	4a32      	ldr	r2, [pc, #200]	@ (8002618 <HAL_InitTick+0xe0>)
 800254e:	f043 0308 	orr.w	r3, r3, #8
 8002552:	6413      	str	r3, [r2, #64]	@ 0x40
 8002554:	4b30      	ldr	r3, [pc, #192]	@ (8002618 <HAL_InitTick+0xe0>)
 8002556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002558:	f003 0308 	and.w	r3, r3, #8
 800255c:	60fb      	str	r3, [r7, #12]
 800255e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002560:	f107 0210 	add.w	r2, r7, #16
 8002564:	f107 0314 	add.w	r3, r7, #20
 8002568:	4611      	mov	r1, r2
 800256a:	4618      	mov	r0, r3
 800256c:	f001 f9be 	bl	80038ec <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002570:	6a3b      	ldr	r3, [r7, #32]
 8002572:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002576:	2b00      	cmp	r3, #0
 8002578:	d103      	bne.n	8002582 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800257a:	f001 f9a3 	bl	80038c4 <HAL_RCC_GetPCLK1Freq>
 800257e:	6378      	str	r0, [r7, #52]	@ 0x34
 8002580:	e004      	b.n	800258c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002582:	f001 f99f 	bl	80038c4 <HAL_RCC_GetPCLK1Freq>
 8002586:	4603      	mov	r3, r0
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800258c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800258e:	4a23      	ldr	r2, [pc, #140]	@ (800261c <HAL_InitTick+0xe4>)
 8002590:	fba2 2303 	umull	r2, r3, r2, r3
 8002594:	0c9b      	lsrs	r3, r3, #18
 8002596:	3b01      	subs	r3, #1
 8002598:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 800259a:	4b21      	ldr	r3, [pc, #132]	@ (8002620 <HAL_InitTick+0xe8>)
 800259c:	4a21      	ldr	r2, [pc, #132]	@ (8002624 <HAL_InitTick+0xec>)
 800259e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 80025a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002620 <HAL_InitTick+0xe8>)
 80025a2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80025a6:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80025a8:	4a1d      	ldr	r2, [pc, #116]	@ (8002620 <HAL_InitTick+0xe8>)
 80025aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ac:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80025ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002620 <HAL_InitTick+0xe8>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002620 <HAL_InitTick+0xe8>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ba:	4b19      	ldr	r3, [pc, #100]	@ (8002620 <HAL_InitTick+0xe8>)
 80025bc:	2200      	movs	r2, #0
 80025be:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 80025c0:	4817      	ldr	r0, [pc, #92]	@ (8002620 <HAL_InitTick+0xe8>)
 80025c2:	f001 fe1b 	bl	80041fc <HAL_TIM_Base_Init>
 80025c6:	4603      	mov	r3, r0
 80025c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80025cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d11b      	bne.n	800260c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 80025d4:	4812      	ldr	r0, [pc, #72]	@ (8002620 <HAL_InitTick+0xe8>)
 80025d6:	f001 fed9 	bl	800438c <HAL_TIM_Base_Start_IT>
 80025da:	4603      	mov	r3, r0
 80025dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80025e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d111      	bne.n	800260c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80025e8:	2032      	movs	r0, #50	@ 0x32
 80025ea:	f000 f9c1 	bl	8002970 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2b0f      	cmp	r3, #15
 80025f2:	d808      	bhi.n	8002606 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 80025f4:	2200      	movs	r2, #0
 80025f6:	6879      	ldr	r1, [r7, #4]
 80025f8:	2032      	movs	r0, #50	@ 0x32
 80025fa:	f000 f99d 	bl	8002938 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002628 <HAL_InitTick+0xf0>)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6013      	str	r3, [r2, #0]
 8002604:	e002      	b.n	800260c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800260c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002610:	4618      	mov	r0, r3
 8002612:	3738      	adds	r7, #56	@ 0x38
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	40023800 	.word	0x40023800
 800261c:	431bde83 	.word	0x431bde83
 8002620:	20001e18 	.word	0x20001e18
 8002624:	40000c00 	.word	0x40000c00
 8002628:	2000005c 	.word	0x2000005c

0800262c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002630:	bf00      	nop
 8002632:	e7fd      	b.n	8002630 <NMI_Handler+0x4>

08002634 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002638:	bf00      	nop
 800263a:	e7fd      	b.n	8002638 <HardFault_Handler+0x4>

0800263c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002640:	bf00      	nop
 8002642:	e7fd      	b.n	8002640 <MemManage_Handler+0x4>

08002644 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002648:	bf00      	nop
 800264a:	e7fd      	b.n	8002648 <BusFault_Handler+0x4>

0800264c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002650:	bf00      	nop
 8002652:	e7fd      	b.n	8002650 <UsageFault_Handler+0x4>

08002654 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002658:	bf00      	nop
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
	...

08002664 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8002668:	4802      	ldr	r0, [pc, #8]	@ (8002674 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800266a:	f002 f83b 	bl	80046e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800266e:	bf00      	nop
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	20000498 	.word	0x20000498

08002678 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800267c:	4802      	ldr	r0, [pc, #8]	@ (8002688 <TIM5_IRQHandler+0x10>)
 800267e:	f002 f831 	bl	80046e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	20001e18 	.word	0x20001e18

0800268c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002694:	4a14      	ldr	r2, [pc, #80]	@ (80026e8 <_sbrk+0x5c>)
 8002696:	4b15      	ldr	r3, [pc, #84]	@ (80026ec <_sbrk+0x60>)
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026a0:	4b13      	ldr	r3, [pc, #76]	@ (80026f0 <_sbrk+0x64>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d102      	bne.n	80026ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026a8:	4b11      	ldr	r3, [pc, #68]	@ (80026f0 <_sbrk+0x64>)
 80026aa:	4a12      	ldr	r2, [pc, #72]	@ (80026f4 <_sbrk+0x68>)
 80026ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026ae:	4b10      	ldr	r3, [pc, #64]	@ (80026f0 <_sbrk+0x64>)
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4413      	add	r3, r2
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d207      	bcs.n	80026cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026bc:	f007 fa58 	bl	8009b70 <__errno>
 80026c0:	4603      	mov	r3, r0
 80026c2:	220c      	movs	r2, #12
 80026c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026c6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ca:	e009      	b.n	80026e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026cc:	4b08      	ldr	r3, [pc, #32]	@ (80026f0 <_sbrk+0x64>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026d2:	4b07      	ldr	r3, [pc, #28]	@ (80026f0 <_sbrk+0x64>)
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4413      	add	r3, r2
 80026da:	4a05      	ldr	r2, [pc, #20]	@ (80026f0 <_sbrk+0x64>)
 80026dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026de:	68fb      	ldr	r3, [r7, #12]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	20050000 	.word	0x20050000
 80026ec:	00000400 	.word	0x00000400
 80026f0:	20001e64 	.word	0x20001e64
 80026f4:	20005d40 	.word	0x20005d40

080026f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026fc:	4b06      	ldr	r3, [pc, #24]	@ (8002718 <SystemInit+0x20>)
 80026fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002702:	4a05      	ldr	r2, [pc, #20]	@ (8002718 <SystemInit+0x20>)
 8002704:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002708:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800270c:	bf00      	nop
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	e000ed00 	.word	0xe000ed00

0800271c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800271c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002754 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002720:	f7ff ffea 	bl	80026f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002724:	480c      	ldr	r0, [pc, #48]	@ (8002758 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002726:	490d      	ldr	r1, [pc, #52]	@ (800275c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002728:	4a0d      	ldr	r2, [pc, #52]	@ (8002760 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800272a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800272c:	e002      	b.n	8002734 <LoopCopyDataInit>

0800272e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800272e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002730:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002732:	3304      	adds	r3, #4

08002734 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002734:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002736:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002738:	d3f9      	bcc.n	800272e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800273a:	4a0a      	ldr	r2, [pc, #40]	@ (8002764 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800273c:	4c0a      	ldr	r4, [pc, #40]	@ (8002768 <LoopFillZerobss+0x22>)
  movs r3, #0
 800273e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002740:	e001      	b.n	8002746 <LoopFillZerobss>

08002742 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002742:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002744:	3204      	adds	r2, #4

08002746 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002746:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002748:	d3fb      	bcc.n	8002742 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800274a:	f007 fa17 	bl	8009b7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800274e:	f7fe fe9f 	bl	8001490 <main>
  bx  lr    
 8002752:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002754:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002758:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800275c:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 8002760:	0800a610 	.word	0x0800a610
  ldr r2, =_sbss
 8002764:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 8002768:	20005d3c 	.word	0x20005d3c

0800276c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800276c:	e7fe      	b.n	800276c <ADC_IRQHandler>

0800276e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800276e:	b580      	push	{r7, lr}
 8002770:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002772:	2003      	movs	r0, #3
 8002774:	f000 f8d5 	bl	8002922 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002778:	200f      	movs	r0, #15
 800277a:	f7ff fedd 	bl	8002538 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800277e:	f7ff fd7f 	bl	8002280 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002782:	2300      	movs	r3, #0
}
 8002784:	4618      	mov	r0, r3
 8002786:	bd80      	pop	{r7, pc}

08002788 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800278c:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <HAL_IncTick+0x20>)
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	461a      	mov	r2, r3
 8002792:	4b06      	ldr	r3, [pc, #24]	@ (80027ac <HAL_IncTick+0x24>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4413      	add	r3, r2
 8002798:	4a04      	ldr	r2, [pc, #16]	@ (80027ac <HAL_IncTick+0x24>)
 800279a:	6013      	str	r3, [r2, #0]
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	20000060 	.word	0x20000060
 80027ac:	20001e68 	.word	0x20001e68

080027b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  return uwTick;
 80027b4:	4b03      	ldr	r3, [pc, #12]	@ (80027c4 <HAL_GetTick+0x14>)
 80027b6:	681b      	ldr	r3, [r3, #0]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	20001e68 	.word	0x20001e68

080027c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002808 <__NVIC_SetPriorityGrouping+0x40>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027de:	68ba      	ldr	r2, [r7, #8]
 80027e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027e4:	4013      	ands	r3, r2
 80027e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80027f0:	4b06      	ldr	r3, [pc, #24]	@ (800280c <__NVIC_SetPriorityGrouping+0x44>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027f6:	4a04      	ldr	r2, [pc, #16]	@ (8002808 <__NVIC_SetPriorityGrouping+0x40>)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	60d3      	str	r3, [r2, #12]
}
 80027fc:	bf00      	nop
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	e000ed00 	.word	0xe000ed00
 800280c:	05fa0000 	.word	0x05fa0000

08002810 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002814:	4b04      	ldr	r3, [pc, #16]	@ (8002828 <__NVIC_GetPriorityGrouping+0x18>)
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	0a1b      	lsrs	r3, r3, #8
 800281a:	f003 0307 	and.w	r3, r3, #7
}
 800281e:	4618      	mov	r0, r3
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr
 8002828:	e000ed00 	.word	0xe000ed00

0800282c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283a:	2b00      	cmp	r3, #0
 800283c:	db0b      	blt.n	8002856 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	f003 021f 	and.w	r2, r3, #31
 8002844:	4907      	ldr	r1, [pc, #28]	@ (8002864 <__NVIC_EnableIRQ+0x38>)
 8002846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284a:	095b      	lsrs	r3, r3, #5
 800284c:	2001      	movs	r0, #1
 800284e:	fa00 f202 	lsl.w	r2, r0, r2
 8002852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	e000e100 	.word	0xe000e100

08002868 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	4603      	mov	r3, r0
 8002870:	6039      	str	r1, [r7, #0]
 8002872:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002878:	2b00      	cmp	r3, #0
 800287a:	db0a      	blt.n	8002892 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	b2da      	uxtb	r2, r3
 8002880:	490c      	ldr	r1, [pc, #48]	@ (80028b4 <__NVIC_SetPriority+0x4c>)
 8002882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002886:	0112      	lsls	r2, r2, #4
 8002888:	b2d2      	uxtb	r2, r2
 800288a:	440b      	add	r3, r1
 800288c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002890:	e00a      	b.n	80028a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	b2da      	uxtb	r2, r3
 8002896:	4908      	ldr	r1, [pc, #32]	@ (80028b8 <__NVIC_SetPriority+0x50>)
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	f003 030f 	and.w	r3, r3, #15
 800289e:	3b04      	subs	r3, #4
 80028a0:	0112      	lsls	r2, r2, #4
 80028a2:	b2d2      	uxtb	r2, r2
 80028a4:	440b      	add	r3, r1
 80028a6:	761a      	strb	r2, [r3, #24]
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr
 80028b4:	e000e100 	.word	0xe000e100
 80028b8:	e000ed00 	.word	0xe000ed00

080028bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028bc:	b480      	push	{r7}
 80028be:	b089      	sub	sp, #36	@ 0x24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f003 0307 	and.w	r3, r3, #7
 80028ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	f1c3 0307 	rsb	r3, r3, #7
 80028d6:	2b04      	cmp	r3, #4
 80028d8:	bf28      	it	cs
 80028da:	2304      	movcs	r3, #4
 80028dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	3304      	adds	r3, #4
 80028e2:	2b06      	cmp	r3, #6
 80028e4:	d902      	bls.n	80028ec <NVIC_EncodePriority+0x30>
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	3b03      	subs	r3, #3
 80028ea:	e000      	b.n	80028ee <NVIC_EncodePriority+0x32>
 80028ec:	2300      	movs	r3, #0
 80028ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f0:	f04f 32ff 	mov.w	r2, #4294967295
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	fa02 f303 	lsl.w	r3, r2, r3
 80028fa:	43da      	mvns	r2, r3
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	401a      	ands	r2, r3
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002904:	f04f 31ff 	mov.w	r1, #4294967295
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	fa01 f303 	lsl.w	r3, r1, r3
 800290e:	43d9      	mvns	r1, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002914:	4313      	orrs	r3, r2
         );
}
 8002916:	4618      	mov	r0, r3
 8002918:	3724      	adds	r7, #36	@ 0x24
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr

08002922 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b082      	sub	sp, #8
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f7ff ff4c 	bl	80027c8 <__NVIC_SetPriorityGrouping>
}
 8002930:	bf00      	nop
 8002932:	3708      	adds	r7, #8
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
 8002944:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002946:	2300      	movs	r3, #0
 8002948:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800294a:	f7ff ff61 	bl	8002810 <__NVIC_GetPriorityGrouping>
 800294e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	68b9      	ldr	r1, [r7, #8]
 8002954:	6978      	ldr	r0, [r7, #20]
 8002956:	f7ff ffb1 	bl	80028bc <NVIC_EncodePriority>
 800295a:	4602      	mov	r2, r0
 800295c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002960:	4611      	mov	r1, r2
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff ff80 	bl	8002868 <__NVIC_SetPriority>
}
 8002968:	bf00      	nop
 800296a:	3718      	adds	r7, #24
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	4603      	mov	r3, r0
 8002978:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800297a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297e:	4618      	mov	r0, r3
 8002980:	f7ff ff54 	bl	800282c <__NVIC_EnableIRQ>
}
 8002984:	bf00      	nop
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002990:	f3bf 8f5f 	dmb	sy
}
 8002994:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002996:	4b07      	ldr	r3, [pc, #28]	@ (80029b4 <HAL_MPU_Disable+0x28>)
 8002998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299a:	4a06      	ldr	r2, [pc, #24]	@ (80029b4 <HAL_MPU_Disable+0x28>)
 800299c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029a0:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80029a2:	4b05      	ldr	r3, [pc, #20]	@ (80029b8 <HAL_MPU_Disable+0x2c>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	605a      	str	r2, [r3, #4]
}
 80029a8:	bf00      	nop
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	e000ed00 	.word	0xe000ed00
 80029b8:	e000ed90 	.word	0xe000ed90

080029bc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80029c4:	4a0b      	ldr	r2, [pc, #44]	@ (80029f4 <HAL_MPU_Enable+0x38>)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f043 0301 	orr.w	r3, r3, #1
 80029cc:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80029ce:	4b0a      	ldr	r3, [pc, #40]	@ (80029f8 <HAL_MPU_Enable+0x3c>)
 80029d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d2:	4a09      	ldr	r2, [pc, #36]	@ (80029f8 <HAL_MPU_Enable+0x3c>)
 80029d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029d8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80029da:	f3bf 8f4f 	dsb	sy
}
 80029de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80029e0:	f3bf 8f6f 	isb	sy
}
 80029e4:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80029e6:	bf00      	nop
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	e000ed90 	.word	0xe000ed90
 80029f8:	e000ed00 	.word	0xe000ed00

080029fc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	785a      	ldrb	r2, [r3, #1]
 8002a08:	4b1b      	ldr	r3, [pc, #108]	@ (8002a78 <HAL_MPU_ConfigRegion+0x7c>)
 8002a0a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002a0c:	4b1a      	ldr	r3, [pc, #104]	@ (8002a78 <HAL_MPU_ConfigRegion+0x7c>)
 8002a0e:	691b      	ldr	r3, [r3, #16]
 8002a10:	4a19      	ldr	r2, [pc, #100]	@ (8002a78 <HAL_MPU_ConfigRegion+0x7c>)
 8002a12:	f023 0301 	bic.w	r3, r3, #1
 8002a16:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002a18:	4a17      	ldr	r2, [pc, #92]	@ (8002a78 <HAL_MPU_ConfigRegion+0x7c>)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	7b1b      	ldrb	r3, [r3, #12]
 8002a24:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	7adb      	ldrb	r3, [r3, #11]
 8002a2a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002a2c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	7a9b      	ldrb	r3, [r3, #10]
 8002a32:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002a34:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	7b5b      	ldrb	r3, [r3, #13]
 8002a3a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002a3c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	7b9b      	ldrb	r3, [r3, #14]
 8002a42:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002a44:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	7bdb      	ldrb	r3, [r3, #15]
 8002a4a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002a4c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	7a5b      	ldrb	r3, [r3, #9]
 8002a52:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002a54:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	7a1b      	ldrb	r3, [r3, #8]
 8002a5a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002a5c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	7812      	ldrb	r2, [r2, #0]
 8002a62:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002a64:	4a04      	ldr	r2, [pc, #16]	@ (8002a78 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002a66:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002a68:	6113      	str	r3, [r2, #16]
}
 8002a6a:	bf00      	nop
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	e000ed90 	.word	0xe000ed90

08002a7c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d101      	bne.n	8002a8e <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e014      	b.n	8002ab8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	791b      	ldrb	r3, [r3, #4]
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d105      	bne.n	8002aa4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff fc16 	bl	80022d0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2202      	movs	r2, #2
 8002aa8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3708      	adds	r7, #8
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d101      	bne.n	8002ad4 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e046      	b.n	8002b62 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	795b      	ldrb	r3, [r3, #5]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d101      	bne.n	8002ae0 <HAL_DAC_Start+0x20>
 8002adc:	2302      	movs	r3, #2
 8002ade:	e040      	b.n	8002b62 <HAL_DAC_Start+0xa2>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2202      	movs	r2, #2
 8002aea:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	6819      	ldr	r1, [r3, #0]
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	f003 0310 	and.w	r3, r3, #16
 8002af8:	2201      	movs	r2, #1
 8002afa:	409a      	lsls	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	430a      	orrs	r2, r1
 8002b02:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d10f      	bne.n	8002b2a <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8002b14:	2b3c      	cmp	r3, #60	@ 0x3c
 8002b16:	d11d      	bne.n	8002b54 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685a      	ldr	r2, [r3, #4]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f042 0201 	orr.w	r2, r2, #1
 8002b26:	605a      	str	r2, [r3, #4]
 8002b28:	e014      	b.n	8002b54 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	f003 0310 	and.w	r3, r3, #16
 8002b3a:	213c      	movs	r1, #60	@ 0x3c
 8002b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d107      	bne.n	8002b54 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	685a      	ldr	r2, [r3, #4]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f042 0202 	orr.w	r2, r2, #2
 8002b52:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr

08002b6e <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002b6e:	b480      	push	{r7}
 8002b70:	b087      	sub	sp, #28
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	60f8      	str	r0, [r7, #12]
 8002b76:	60b9      	str	r1, [r7, #8]
 8002b78:	607a      	str	r2, [r7, #4]
 8002b7a:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e015      	b.n	8002bb6 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d105      	bne.n	8002ba2 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002b96:	697a      	ldr	r2, [r7, #20]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	3308      	adds	r3, #8
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	e004      	b.n	8002bac <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4413      	add	r3, r2
 8002ba8:	3314      	adds	r3, #20
 8002baa:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	461a      	mov	r2, r3
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	371c      	adds	r7, #28
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b089      	sub	sp, #36	@ 0x24
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	60f8      	str	r0, [r7, #12]
 8002bca:	60b9      	str	r1, [r7, #8]
 8002bcc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d002      	beq.n	8002bde <HAL_DAC_ConfigChannel+0x1c>
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e042      	b.n	8002c68 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	795b      	ldrb	r3, [r3, #5]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d101      	bne.n	8002bee <HAL_DAC_ConfigChannel+0x2c>
 8002bea:	2302      	movs	r3, #2
 8002bec:	e03c      	b.n	8002c68 <HAL_DAC_ConfigChannel+0xa6>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f003 0310 	and.w	r3, r3, #16
 8002c08:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002c10:	43db      	mvns	r3, r3
 8002c12:	69ba      	ldr	r2, [r7, #24]
 8002c14:	4013      	ands	r3, r2
 8002c16:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f003 0310 	and.w	r3, r3, #16
 8002c2a:	697a      	ldr	r2, [r7, #20]
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	6819      	ldr	r1, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f003 0310 	and.w	r3, r3, #16
 8002c4a:	22c0      	movs	r2, #192	@ 0xc0
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	43da      	mvns	r2, r3
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	400a      	ands	r2, r1
 8002c58:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2200      	movs	r2, #0
 8002c64:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002c66:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3724      	adds	r7, #36	@ 0x24
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr

08002c74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b089      	sub	sp, #36	@ 0x24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002c82:	2300      	movs	r3, #0
 8002c84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002c86:	2300      	movs	r3, #0
 8002c88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002c8e:	2300      	movs	r3, #0
 8002c90:	61fb      	str	r3, [r7, #28]
 8002c92:	e175      	b.n	8002f80 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002c94:	2201      	movs	r2, #1
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	697a      	ldr	r2, [r7, #20]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	f040 8164 	bne.w	8002f7a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f003 0303 	and.w	r3, r3, #3
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d005      	beq.n	8002cca <HAL_GPIO_Init+0x56>
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f003 0303 	and.w	r3, r3, #3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d130      	bne.n	8002d2c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	2203      	movs	r2, #3
 8002cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	68da      	ldr	r2, [r3, #12]
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	fa02 f303 	lsl.w	r3, r2, r3
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d00:	2201      	movs	r2, #1
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	091b      	lsrs	r3, r3, #4
 8002d16:	f003 0201 	and.w	r2, r3, #1
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f003 0303 	and.w	r3, r3, #3
 8002d34:	2b03      	cmp	r3, #3
 8002d36:	d017      	beq.n	8002d68 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	2203      	movs	r2, #3
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	69ba      	ldr	r2, [r7, #24]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f003 0303 	and.w	r3, r3, #3
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d123      	bne.n	8002dbc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	08da      	lsrs	r2, r3, #3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	3208      	adds	r2, #8
 8002d7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	f003 0307 	and.w	r3, r3, #7
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	220f      	movs	r2, #15
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	43db      	mvns	r3, r3
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	4013      	ands	r3, r2
 8002d96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	691a      	ldr	r2, [r3, #16]
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	f003 0307 	and.w	r3, r3, #7
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	69ba      	ldr	r2, [r7, #24]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	08da      	lsrs	r2, r3, #3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	3208      	adds	r2, #8
 8002db6:	69b9      	ldr	r1, [r7, #24]
 8002db8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	2203      	movs	r2, #3
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	43db      	mvns	r3, r3
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f003 0203 	and.w	r2, r3, #3
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	fa02 f303 	lsl.w	r3, r2, r3
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	f000 80be 	beq.w	8002f7a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dfe:	4b66      	ldr	r3, [pc, #408]	@ (8002f98 <HAL_GPIO_Init+0x324>)
 8002e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e02:	4a65      	ldr	r2, [pc, #404]	@ (8002f98 <HAL_GPIO_Init+0x324>)
 8002e04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e0a:	4b63      	ldr	r3, [pc, #396]	@ (8002f98 <HAL_GPIO_Init+0x324>)
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e12:	60fb      	str	r3, [r7, #12]
 8002e14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002e16:	4a61      	ldr	r2, [pc, #388]	@ (8002f9c <HAL_GPIO_Init+0x328>)
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	089b      	lsrs	r3, r3, #2
 8002e1c:	3302      	adds	r3, #2
 8002e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	f003 0303 	and.w	r3, r3, #3
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	220f      	movs	r2, #15
 8002e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e32:	43db      	mvns	r3, r3
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	4013      	ands	r3, r2
 8002e38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a58      	ldr	r2, [pc, #352]	@ (8002fa0 <HAL_GPIO_Init+0x32c>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d037      	beq.n	8002eb2 <HAL_GPIO_Init+0x23e>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a57      	ldr	r2, [pc, #348]	@ (8002fa4 <HAL_GPIO_Init+0x330>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d031      	beq.n	8002eae <HAL_GPIO_Init+0x23a>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4a56      	ldr	r2, [pc, #344]	@ (8002fa8 <HAL_GPIO_Init+0x334>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d02b      	beq.n	8002eaa <HAL_GPIO_Init+0x236>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a55      	ldr	r2, [pc, #340]	@ (8002fac <HAL_GPIO_Init+0x338>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d025      	beq.n	8002ea6 <HAL_GPIO_Init+0x232>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a54      	ldr	r2, [pc, #336]	@ (8002fb0 <HAL_GPIO_Init+0x33c>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d01f      	beq.n	8002ea2 <HAL_GPIO_Init+0x22e>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a53      	ldr	r2, [pc, #332]	@ (8002fb4 <HAL_GPIO_Init+0x340>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d019      	beq.n	8002e9e <HAL_GPIO_Init+0x22a>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a52      	ldr	r2, [pc, #328]	@ (8002fb8 <HAL_GPIO_Init+0x344>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d013      	beq.n	8002e9a <HAL_GPIO_Init+0x226>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a51      	ldr	r2, [pc, #324]	@ (8002fbc <HAL_GPIO_Init+0x348>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d00d      	beq.n	8002e96 <HAL_GPIO_Init+0x222>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a50      	ldr	r2, [pc, #320]	@ (8002fc0 <HAL_GPIO_Init+0x34c>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d007      	beq.n	8002e92 <HAL_GPIO_Init+0x21e>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a4f      	ldr	r2, [pc, #316]	@ (8002fc4 <HAL_GPIO_Init+0x350>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d101      	bne.n	8002e8e <HAL_GPIO_Init+0x21a>
 8002e8a:	2309      	movs	r3, #9
 8002e8c:	e012      	b.n	8002eb4 <HAL_GPIO_Init+0x240>
 8002e8e:	230a      	movs	r3, #10
 8002e90:	e010      	b.n	8002eb4 <HAL_GPIO_Init+0x240>
 8002e92:	2308      	movs	r3, #8
 8002e94:	e00e      	b.n	8002eb4 <HAL_GPIO_Init+0x240>
 8002e96:	2307      	movs	r3, #7
 8002e98:	e00c      	b.n	8002eb4 <HAL_GPIO_Init+0x240>
 8002e9a:	2306      	movs	r3, #6
 8002e9c:	e00a      	b.n	8002eb4 <HAL_GPIO_Init+0x240>
 8002e9e:	2305      	movs	r3, #5
 8002ea0:	e008      	b.n	8002eb4 <HAL_GPIO_Init+0x240>
 8002ea2:	2304      	movs	r3, #4
 8002ea4:	e006      	b.n	8002eb4 <HAL_GPIO_Init+0x240>
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e004      	b.n	8002eb4 <HAL_GPIO_Init+0x240>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e002      	b.n	8002eb4 <HAL_GPIO_Init+0x240>
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e000      	b.n	8002eb4 <HAL_GPIO_Init+0x240>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	69fa      	ldr	r2, [r7, #28]
 8002eb6:	f002 0203 	and.w	r2, r2, #3
 8002eba:	0092      	lsls	r2, r2, #2
 8002ebc:	4093      	lsls	r3, r2
 8002ebe:	69ba      	ldr	r2, [r7, #24]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002ec4:	4935      	ldr	r1, [pc, #212]	@ (8002f9c <HAL_GPIO_Init+0x328>)
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	089b      	lsrs	r3, r3, #2
 8002eca:	3302      	adds	r3, #2
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ed2:	4b3d      	ldr	r3, [pc, #244]	@ (8002fc8 <HAL_GPIO_Init+0x354>)
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	43db      	mvns	r3, r3
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d003      	beq.n	8002ef6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ef6:	4a34      	ldr	r2, [pc, #208]	@ (8002fc8 <HAL_GPIO_Init+0x354>)
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002efc:	4b32      	ldr	r3, [pc, #200]	@ (8002fc8 <HAL_GPIO_Init+0x354>)
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	43db      	mvns	r3, r3
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	4013      	ands	r3, r2
 8002f0a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d003      	beq.n	8002f20 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f20:	4a29      	ldr	r2, [pc, #164]	@ (8002fc8 <HAL_GPIO_Init+0x354>)
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f26:	4b28      	ldr	r3, [pc, #160]	@ (8002fc8 <HAL_GPIO_Init+0x354>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	43db      	mvns	r3, r3
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	4013      	ands	r3, r2
 8002f34:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d003      	beq.n	8002f4a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002f42:	69ba      	ldr	r2, [r7, #24]
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f4a:	4a1f      	ldr	r2, [pc, #124]	@ (8002fc8 <HAL_GPIO_Init+0x354>)
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f50:	4b1d      	ldr	r3, [pc, #116]	@ (8002fc8 <HAL_GPIO_Init+0x354>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d003      	beq.n	8002f74 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f74:	4a14      	ldr	r2, [pc, #80]	@ (8002fc8 <HAL_GPIO_Init+0x354>)
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	61fb      	str	r3, [r7, #28]
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	2b0f      	cmp	r3, #15
 8002f84:	f67f ae86 	bls.w	8002c94 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002f88:	bf00      	nop
 8002f8a:	bf00      	nop
 8002f8c:	3724      	adds	r7, #36	@ 0x24
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	40023800 	.word	0x40023800
 8002f9c:	40013800 	.word	0x40013800
 8002fa0:	40020000 	.word	0x40020000
 8002fa4:	40020400 	.word	0x40020400
 8002fa8:	40020800 	.word	0x40020800
 8002fac:	40020c00 	.word	0x40020c00
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	40021400 	.word	0x40021400
 8002fb8:	40021800 	.word	0x40021800
 8002fbc:	40021c00 	.word	0x40021c00
 8002fc0:	40022000 	.word	0x40022000
 8002fc4:	40022400 	.word	0x40022400
 8002fc8:	40013c00 	.word	0x40013c00

08002fcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	807b      	strh	r3, [r7, #2]
 8002fd8:	4613      	mov	r3, r2
 8002fda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fdc:	787b      	ldrb	r3, [r7, #1]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d003      	beq.n	8002fea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fe2:	887a      	ldrh	r2, [r7, #2]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002fe8:	e003      	b.n	8002ff2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002fea:	887b      	ldrh	r3, [r7, #2]
 8002fec:	041a      	lsls	r2, r3, #16
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	619a      	str	r2, [r3, #24]
}
 8002ff2:	bf00      	nop
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr
	...

08003000 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003008:	2300      	movs	r3, #0
 800300a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e291      	b.n	800353a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 8087 	beq.w	8003132 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003024:	4b96      	ldr	r3, [pc, #600]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f003 030c 	and.w	r3, r3, #12
 800302c:	2b04      	cmp	r3, #4
 800302e:	d00c      	beq.n	800304a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003030:	4b93      	ldr	r3, [pc, #588]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f003 030c 	and.w	r3, r3, #12
 8003038:	2b08      	cmp	r3, #8
 800303a:	d112      	bne.n	8003062 <HAL_RCC_OscConfig+0x62>
 800303c:	4b90      	ldr	r3, [pc, #576]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003044:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003048:	d10b      	bne.n	8003062 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800304a:	4b8d      	ldr	r3, [pc, #564]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d06c      	beq.n	8003130 <HAL_RCC_OscConfig+0x130>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d168      	bne.n	8003130 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e26b      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800306a:	d106      	bne.n	800307a <HAL_RCC_OscConfig+0x7a>
 800306c:	4b84      	ldr	r3, [pc, #528]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a83      	ldr	r2, [pc, #524]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003072:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003076:	6013      	str	r3, [r2, #0]
 8003078:	e02e      	b.n	80030d8 <HAL_RCC_OscConfig+0xd8>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d10c      	bne.n	800309c <HAL_RCC_OscConfig+0x9c>
 8003082:	4b7f      	ldr	r3, [pc, #508]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a7e      	ldr	r2, [pc, #504]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003088:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800308c:	6013      	str	r3, [r2, #0]
 800308e:	4b7c      	ldr	r3, [pc, #496]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a7b      	ldr	r2, [pc, #492]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003094:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003098:	6013      	str	r3, [r2, #0]
 800309a:	e01d      	b.n	80030d8 <HAL_RCC_OscConfig+0xd8>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030a4:	d10c      	bne.n	80030c0 <HAL_RCC_OscConfig+0xc0>
 80030a6:	4b76      	ldr	r3, [pc, #472]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a75      	ldr	r2, [pc, #468]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80030ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030b0:	6013      	str	r3, [r2, #0]
 80030b2:	4b73      	ldr	r3, [pc, #460]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a72      	ldr	r2, [pc, #456]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80030b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030bc:	6013      	str	r3, [r2, #0]
 80030be:	e00b      	b.n	80030d8 <HAL_RCC_OscConfig+0xd8>
 80030c0:	4b6f      	ldr	r3, [pc, #444]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a6e      	ldr	r2, [pc, #440]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80030c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030ca:	6013      	str	r3, [r2, #0]
 80030cc:	4b6c      	ldr	r3, [pc, #432]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a6b      	ldr	r2, [pc, #428]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80030d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d013      	beq.n	8003108 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e0:	f7ff fb66 	bl	80027b0 <HAL_GetTick>
 80030e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030e6:	e008      	b.n	80030fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030e8:	f7ff fb62 	bl	80027b0 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b64      	cmp	r3, #100	@ 0x64
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e21f      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030fa:	4b61      	ldr	r3, [pc, #388]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d0f0      	beq.n	80030e8 <HAL_RCC_OscConfig+0xe8>
 8003106:	e014      	b.n	8003132 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003108:	f7ff fb52 	bl	80027b0 <HAL_GetTick>
 800310c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800310e:	e008      	b.n	8003122 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003110:	f7ff fb4e 	bl	80027b0 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	2b64      	cmp	r3, #100	@ 0x64
 800311c:	d901      	bls.n	8003122 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e20b      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003122:	4b57      	ldr	r3, [pc, #348]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1f0      	bne.n	8003110 <HAL_RCC_OscConfig+0x110>
 800312e:	e000      	b.n	8003132 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003130:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d069      	beq.n	8003212 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800313e:	4b50      	ldr	r3, [pc, #320]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 030c 	and.w	r3, r3, #12
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00b      	beq.n	8003162 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800314a:	4b4d      	ldr	r3, [pc, #308]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f003 030c 	and.w	r3, r3, #12
 8003152:	2b08      	cmp	r3, #8
 8003154:	d11c      	bne.n	8003190 <HAL_RCC_OscConfig+0x190>
 8003156:	4b4a      	ldr	r3, [pc, #296]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d116      	bne.n	8003190 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003162:	4b47      	ldr	r3, [pc, #284]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d005      	beq.n	800317a <HAL_RCC_OscConfig+0x17a>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	2b01      	cmp	r3, #1
 8003174:	d001      	beq.n	800317a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e1df      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800317a:	4b41      	ldr	r3, [pc, #260]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	00db      	lsls	r3, r3, #3
 8003188:	493d      	ldr	r1, [pc, #244]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 800318a:	4313      	orrs	r3, r2
 800318c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800318e:	e040      	b.n	8003212 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d023      	beq.n	80031e0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003198:	4b39      	ldr	r3, [pc, #228]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a38      	ldr	r2, [pc, #224]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 800319e:	f043 0301 	orr.w	r3, r3, #1
 80031a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a4:	f7ff fb04 	bl	80027b0 <HAL_GetTick>
 80031a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031aa:	e008      	b.n	80031be <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031ac:	f7ff fb00 	bl	80027b0 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d901      	bls.n	80031be <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e1bd      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031be:	4b30      	ldr	r3, [pc, #192]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0f0      	beq.n	80031ac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	4929      	ldr	r1, [pc, #164]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	600b      	str	r3, [r1, #0]
 80031de:	e018      	b.n	8003212 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031e0:	4b27      	ldr	r3, [pc, #156]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a26      	ldr	r2, [pc, #152]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 80031e6:	f023 0301 	bic.w	r3, r3, #1
 80031ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ec:	f7ff fae0 	bl	80027b0 <HAL_GetTick>
 80031f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031f2:	e008      	b.n	8003206 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031f4:	f7ff fadc 	bl	80027b0 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e199      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003206:	4b1e      	ldr	r3, [pc, #120]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1f0      	bne.n	80031f4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0308 	and.w	r3, r3, #8
 800321a:	2b00      	cmp	r3, #0
 800321c:	d038      	beq.n	8003290 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d019      	beq.n	800325a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003226:	4b16      	ldr	r3, [pc, #88]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003228:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800322a:	4a15      	ldr	r2, [pc, #84]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 800322c:	f043 0301 	orr.w	r3, r3, #1
 8003230:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003232:	f7ff fabd 	bl	80027b0 <HAL_GetTick>
 8003236:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003238:	e008      	b.n	800324c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800323a:	f7ff fab9 	bl	80027b0 <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	2b02      	cmp	r3, #2
 8003246:	d901      	bls.n	800324c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e176      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800324c:	4b0c      	ldr	r3, [pc, #48]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 800324e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003250:	f003 0302 	and.w	r3, r3, #2
 8003254:	2b00      	cmp	r3, #0
 8003256:	d0f0      	beq.n	800323a <HAL_RCC_OscConfig+0x23a>
 8003258:	e01a      	b.n	8003290 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800325a:	4b09      	ldr	r3, [pc, #36]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 800325c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800325e:	4a08      	ldr	r2, [pc, #32]	@ (8003280 <HAL_RCC_OscConfig+0x280>)
 8003260:	f023 0301 	bic.w	r3, r3, #1
 8003264:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003266:	f7ff faa3 	bl	80027b0 <HAL_GetTick>
 800326a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800326c:	e00a      	b.n	8003284 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800326e:	f7ff fa9f 	bl	80027b0 <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	2b02      	cmp	r3, #2
 800327a:	d903      	bls.n	8003284 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e15c      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
 8003280:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003284:	4b91      	ldr	r3, [pc, #580]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003286:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1ee      	bne.n	800326e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b00      	cmp	r3, #0
 800329a:	f000 80a4 	beq.w	80033e6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800329e:	4b8b      	ldr	r3, [pc, #556]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 80032a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d10d      	bne.n	80032c6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80032aa:	4b88      	ldr	r3, [pc, #544]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 80032ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ae:	4a87      	ldr	r2, [pc, #540]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 80032b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80032b6:	4b85      	ldr	r3, [pc, #532]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 80032b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032be:	60bb      	str	r3, [r7, #8]
 80032c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032c2:	2301      	movs	r3, #1
 80032c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032c6:	4b82      	ldr	r3, [pc, #520]	@ (80034d0 <HAL_RCC_OscConfig+0x4d0>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d118      	bne.n	8003304 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80032d2:	4b7f      	ldr	r3, [pc, #508]	@ (80034d0 <HAL_RCC_OscConfig+0x4d0>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a7e      	ldr	r2, [pc, #504]	@ (80034d0 <HAL_RCC_OscConfig+0x4d0>)
 80032d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032de:	f7ff fa67 	bl	80027b0 <HAL_GetTick>
 80032e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032e4:	e008      	b.n	80032f8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032e6:	f7ff fa63 	bl	80027b0 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b64      	cmp	r3, #100	@ 0x64
 80032f2:	d901      	bls.n	80032f8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e120      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032f8:	4b75      	ldr	r3, [pc, #468]	@ (80034d0 <HAL_RCC_OscConfig+0x4d0>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003300:	2b00      	cmp	r3, #0
 8003302:	d0f0      	beq.n	80032e6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d106      	bne.n	800331a <HAL_RCC_OscConfig+0x31a>
 800330c:	4b6f      	ldr	r3, [pc, #444]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 800330e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003310:	4a6e      	ldr	r2, [pc, #440]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003312:	f043 0301 	orr.w	r3, r3, #1
 8003316:	6713      	str	r3, [r2, #112]	@ 0x70
 8003318:	e02d      	b.n	8003376 <HAL_RCC_OscConfig+0x376>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10c      	bne.n	800333c <HAL_RCC_OscConfig+0x33c>
 8003322:	4b6a      	ldr	r3, [pc, #424]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003326:	4a69      	ldr	r2, [pc, #420]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003328:	f023 0301 	bic.w	r3, r3, #1
 800332c:	6713      	str	r3, [r2, #112]	@ 0x70
 800332e:	4b67      	ldr	r3, [pc, #412]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003332:	4a66      	ldr	r2, [pc, #408]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003334:	f023 0304 	bic.w	r3, r3, #4
 8003338:	6713      	str	r3, [r2, #112]	@ 0x70
 800333a:	e01c      	b.n	8003376 <HAL_RCC_OscConfig+0x376>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	2b05      	cmp	r3, #5
 8003342:	d10c      	bne.n	800335e <HAL_RCC_OscConfig+0x35e>
 8003344:	4b61      	ldr	r3, [pc, #388]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003348:	4a60      	ldr	r2, [pc, #384]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 800334a:	f043 0304 	orr.w	r3, r3, #4
 800334e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003350:	4b5e      	ldr	r3, [pc, #376]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003354:	4a5d      	ldr	r2, [pc, #372]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003356:	f043 0301 	orr.w	r3, r3, #1
 800335a:	6713      	str	r3, [r2, #112]	@ 0x70
 800335c:	e00b      	b.n	8003376 <HAL_RCC_OscConfig+0x376>
 800335e:	4b5b      	ldr	r3, [pc, #364]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003362:	4a5a      	ldr	r2, [pc, #360]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003364:	f023 0301 	bic.w	r3, r3, #1
 8003368:	6713      	str	r3, [r2, #112]	@ 0x70
 800336a:	4b58      	ldr	r3, [pc, #352]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 800336c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800336e:	4a57      	ldr	r2, [pc, #348]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003370:	f023 0304 	bic.w	r3, r3, #4
 8003374:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d015      	beq.n	80033aa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800337e:	f7ff fa17 	bl	80027b0 <HAL_GetTick>
 8003382:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003384:	e00a      	b.n	800339c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003386:	f7ff fa13 	bl	80027b0 <HAL_GetTick>
 800338a:	4602      	mov	r2, r0
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003394:	4293      	cmp	r3, r2
 8003396:	d901      	bls.n	800339c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e0ce      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800339c:	4b4b      	ldr	r3, [pc, #300]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 800339e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a0:	f003 0302 	and.w	r3, r3, #2
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d0ee      	beq.n	8003386 <HAL_RCC_OscConfig+0x386>
 80033a8:	e014      	b.n	80033d4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033aa:	f7ff fa01 	bl	80027b0 <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033b0:	e00a      	b.n	80033c8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033b2:	f7ff f9fd 	bl	80027b0 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d901      	bls.n	80033c8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e0b8      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033c8:	4b40      	ldr	r3, [pc, #256]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 80033ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d1ee      	bne.n	80033b2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033d4:	7dfb      	ldrb	r3, [r7, #23]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d105      	bne.n	80033e6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033da:	4b3c      	ldr	r3, [pc, #240]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 80033dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033de:	4a3b      	ldr	r2, [pc, #236]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 80033e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033e4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	f000 80a4 	beq.w	8003538 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033f0:	4b36      	ldr	r3, [pc, #216]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f003 030c 	and.w	r3, r3, #12
 80033f8:	2b08      	cmp	r3, #8
 80033fa:	d06b      	beq.n	80034d4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	2b02      	cmp	r3, #2
 8003402:	d149      	bne.n	8003498 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003404:	4b31      	ldr	r3, [pc, #196]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a30      	ldr	r2, [pc, #192]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 800340a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800340e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003410:	f7ff f9ce 	bl	80027b0 <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003416:	e008      	b.n	800342a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003418:	f7ff f9ca 	bl	80027b0 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	2b02      	cmp	r3, #2
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e087      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800342a:	4b28      	ldr	r3, [pc, #160]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d1f0      	bne.n	8003418 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	69da      	ldr	r2, [r3, #28]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	431a      	orrs	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003444:	019b      	lsls	r3, r3, #6
 8003446:	431a      	orrs	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800344c:	085b      	lsrs	r3, r3, #1
 800344e:	3b01      	subs	r3, #1
 8003450:	041b      	lsls	r3, r3, #16
 8003452:	431a      	orrs	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003458:	061b      	lsls	r3, r3, #24
 800345a:	4313      	orrs	r3, r2
 800345c:	4a1b      	ldr	r2, [pc, #108]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 800345e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003462:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003464:	4b19      	ldr	r3, [pc, #100]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a18      	ldr	r2, [pc, #96]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 800346a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800346e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003470:	f7ff f99e 	bl	80027b0 <HAL_GetTick>
 8003474:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003476:	e008      	b.n	800348a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003478:	f7ff f99a 	bl	80027b0 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	2b02      	cmp	r3, #2
 8003484:	d901      	bls.n	800348a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e057      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800348a:	4b10      	ldr	r3, [pc, #64]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d0f0      	beq.n	8003478 <HAL_RCC_OscConfig+0x478>
 8003496:	e04f      	b.n	8003538 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003498:	4b0c      	ldr	r3, [pc, #48]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a0b      	ldr	r2, [pc, #44]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 800349e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a4:	f7ff f984 	bl	80027b0 <HAL_GetTick>
 80034a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034aa:	e008      	b.n	80034be <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034ac:	f7ff f980 	bl	80027b0 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d901      	bls.n	80034be <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e03d      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034be:	4b03      	ldr	r3, [pc, #12]	@ (80034cc <HAL_RCC_OscConfig+0x4cc>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d1f0      	bne.n	80034ac <HAL_RCC_OscConfig+0x4ac>
 80034ca:	e035      	b.n	8003538 <HAL_RCC_OscConfig+0x538>
 80034cc:	40023800 	.word	0x40023800
 80034d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80034d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003544 <HAL_RCC_OscConfig+0x544>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d028      	beq.n	8003534 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d121      	bne.n	8003534 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d11a      	bne.n	8003534 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003504:	4013      	ands	r3, r2
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800350a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800350c:	4293      	cmp	r3, r2
 800350e:	d111      	bne.n	8003534 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351a:	085b      	lsrs	r3, r3, #1
 800351c:	3b01      	subs	r3, #1
 800351e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003520:	429a      	cmp	r2, r3
 8003522:	d107      	bne.n	8003534 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800352e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003530:	429a      	cmp	r2, r3
 8003532:	d001      	beq.n	8003538 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e000      	b.n	800353a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3718      	adds	r7, #24
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	40023800 	.word	0x40023800

08003548 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003552:	2300      	movs	r3, #0
 8003554:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d101      	bne.n	8003560 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e0d0      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003560:	4b6a      	ldr	r3, [pc, #424]	@ (800370c <HAL_RCC_ClockConfig+0x1c4>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 030f 	and.w	r3, r3, #15
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	429a      	cmp	r2, r3
 800356c:	d910      	bls.n	8003590 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800356e:	4b67      	ldr	r3, [pc, #412]	@ (800370c <HAL_RCC_ClockConfig+0x1c4>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f023 020f 	bic.w	r2, r3, #15
 8003576:	4965      	ldr	r1, [pc, #404]	@ (800370c <HAL_RCC_ClockConfig+0x1c4>)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	4313      	orrs	r3, r2
 800357c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800357e:	4b63      	ldr	r3, [pc, #396]	@ (800370c <HAL_RCC_ClockConfig+0x1c4>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 030f 	and.w	r3, r3, #15
 8003586:	683a      	ldr	r2, [r7, #0]
 8003588:	429a      	cmp	r2, r3
 800358a:	d001      	beq.n	8003590 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e0b8      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0302 	and.w	r3, r3, #2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d020      	beq.n	80035de <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0304 	and.w	r3, r3, #4
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d005      	beq.n	80035b4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035a8:	4b59      	ldr	r3, [pc, #356]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	4a58      	ldr	r2, [pc, #352]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 80035ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80035b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0308 	and.w	r3, r3, #8
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d005      	beq.n	80035cc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035c0:	4b53      	ldr	r3, [pc, #332]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	4a52      	ldr	r2, [pc, #328]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 80035c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80035ca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035cc:	4b50      	ldr	r3, [pc, #320]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	494d      	ldr	r1, [pc, #308]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0301 	and.w	r3, r3, #1
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d040      	beq.n	800366c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d107      	bne.n	8003602 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035f2:	4b47      	ldr	r3, [pc, #284]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d115      	bne.n	800362a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e07f      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	2b02      	cmp	r3, #2
 8003608:	d107      	bne.n	800361a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800360a:	4b41      	ldr	r3, [pc, #260]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d109      	bne.n	800362a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e073      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800361a:	4b3d      	ldr	r3, [pc, #244]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d101      	bne.n	800362a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e06b      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800362a:	4b39      	ldr	r3, [pc, #228]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f023 0203 	bic.w	r2, r3, #3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	4936      	ldr	r1, [pc, #216]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 8003638:	4313      	orrs	r3, r2
 800363a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800363c:	f7ff f8b8 	bl	80027b0 <HAL_GetTick>
 8003640:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003642:	e00a      	b.n	800365a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003644:	f7ff f8b4 	bl	80027b0 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003652:	4293      	cmp	r3, r2
 8003654:	d901      	bls.n	800365a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e053      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800365a:	4b2d      	ldr	r3, [pc, #180]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f003 020c 	and.w	r2, r3, #12
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	429a      	cmp	r2, r3
 800366a:	d1eb      	bne.n	8003644 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800366c:	4b27      	ldr	r3, [pc, #156]	@ (800370c <HAL_RCC_ClockConfig+0x1c4>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 030f 	and.w	r3, r3, #15
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	429a      	cmp	r2, r3
 8003678:	d210      	bcs.n	800369c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800367a:	4b24      	ldr	r3, [pc, #144]	@ (800370c <HAL_RCC_ClockConfig+0x1c4>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f023 020f 	bic.w	r2, r3, #15
 8003682:	4922      	ldr	r1, [pc, #136]	@ (800370c <HAL_RCC_ClockConfig+0x1c4>)
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	4313      	orrs	r3, r2
 8003688:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800368a:	4b20      	ldr	r3, [pc, #128]	@ (800370c <HAL_RCC_ClockConfig+0x1c4>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 030f 	and.w	r3, r3, #15
 8003692:	683a      	ldr	r2, [r7, #0]
 8003694:	429a      	cmp	r2, r3
 8003696:	d001      	beq.n	800369c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e032      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0304 	and.w	r3, r3, #4
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d008      	beq.n	80036ba <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036a8:	4b19      	ldr	r3, [pc, #100]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	4916      	ldr	r1, [pc, #88]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0308 	and.w	r3, r3, #8
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d009      	beq.n	80036da <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80036c6:	4b12      	ldr	r3, [pc, #72]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	490e      	ldr	r1, [pc, #56]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036da:	f000 f821 	bl	8003720 <HAL_RCC_GetSysClockFreq>
 80036de:	4602      	mov	r2, r0
 80036e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003710 <HAL_RCC_ClockConfig+0x1c8>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	091b      	lsrs	r3, r3, #4
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	490a      	ldr	r1, [pc, #40]	@ (8003714 <HAL_RCC_ClockConfig+0x1cc>)
 80036ec:	5ccb      	ldrb	r3, [r1, r3]
 80036ee:	fa22 f303 	lsr.w	r3, r2, r3
 80036f2:	4a09      	ldr	r2, [pc, #36]	@ (8003718 <HAL_RCC_ClockConfig+0x1d0>)
 80036f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80036f6:	4b09      	ldr	r3, [pc, #36]	@ (800371c <HAL_RCC_ClockConfig+0x1d4>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7fe ff1c 	bl	8002538 <HAL_InitTick>

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	40023c00 	.word	0x40023c00
 8003710:	40023800 	.word	0x40023800
 8003714:	0800a534 	.word	0x0800a534
 8003718:	20000058 	.word	0x20000058
 800371c:	2000005c 	.word	0x2000005c

08003720 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003720:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003724:	b090      	sub	sp, #64	@ 0x40
 8003726:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	637b      	str	r3, [r7, #52]	@ 0x34
 800372c:	2300      	movs	r3, #0
 800372e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003730:	2300      	movs	r3, #0
 8003732:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003734:	2300      	movs	r3, #0
 8003736:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003738:	4b59      	ldr	r3, [pc, #356]	@ (80038a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 030c 	and.w	r3, r3, #12
 8003740:	2b08      	cmp	r3, #8
 8003742:	d00d      	beq.n	8003760 <HAL_RCC_GetSysClockFreq+0x40>
 8003744:	2b08      	cmp	r3, #8
 8003746:	f200 80a1 	bhi.w	800388c <HAL_RCC_GetSysClockFreq+0x16c>
 800374a:	2b00      	cmp	r3, #0
 800374c:	d002      	beq.n	8003754 <HAL_RCC_GetSysClockFreq+0x34>
 800374e:	2b04      	cmp	r3, #4
 8003750:	d003      	beq.n	800375a <HAL_RCC_GetSysClockFreq+0x3a>
 8003752:	e09b      	b.n	800388c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003754:	4b53      	ldr	r3, [pc, #332]	@ (80038a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003756:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003758:	e09b      	b.n	8003892 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800375a:	4b53      	ldr	r3, [pc, #332]	@ (80038a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800375c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800375e:	e098      	b.n	8003892 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003760:	4b4f      	ldr	r3, [pc, #316]	@ (80038a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003768:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800376a:	4b4d      	ldr	r3, [pc, #308]	@ (80038a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d028      	beq.n	80037c8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003776:	4b4a      	ldr	r3, [pc, #296]	@ (80038a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	099b      	lsrs	r3, r3, #6
 800377c:	2200      	movs	r2, #0
 800377e:	623b      	str	r3, [r7, #32]
 8003780:	627a      	str	r2, [r7, #36]	@ 0x24
 8003782:	6a3b      	ldr	r3, [r7, #32]
 8003784:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003788:	2100      	movs	r1, #0
 800378a:	4b47      	ldr	r3, [pc, #284]	@ (80038a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800378c:	fb03 f201 	mul.w	r2, r3, r1
 8003790:	2300      	movs	r3, #0
 8003792:	fb00 f303 	mul.w	r3, r0, r3
 8003796:	4413      	add	r3, r2
 8003798:	4a43      	ldr	r2, [pc, #268]	@ (80038a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800379a:	fba0 1202 	umull	r1, r2, r0, r2
 800379e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037a0:	460a      	mov	r2, r1
 80037a2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80037a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037a6:	4413      	add	r3, r2
 80037a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ac:	2200      	movs	r2, #0
 80037ae:	61bb      	str	r3, [r7, #24]
 80037b0:	61fa      	str	r2, [r7, #28]
 80037b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80037ba:	f7fd f99f 	bl	8000afc <__aeabi_uldivmod>
 80037be:	4602      	mov	r2, r0
 80037c0:	460b      	mov	r3, r1
 80037c2:	4613      	mov	r3, r2
 80037c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037c6:	e053      	b.n	8003870 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037c8:	4b35      	ldr	r3, [pc, #212]	@ (80038a0 <HAL_RCC_GetSysClockFreq+0x180>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	099b      	lsrs	r3, r3, #6
 80037ce:	2200      	movs	r2, #0
 80037d0:	613b      	str	r3, [r7, #16]
 80037d2:	617a      	str	r2, [r7, #20]
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80037da:	f04f 0b00 	mov.w	fp, #0
 80037de:	4652      	mov	r2, sl
 80037e0:	465b      	mov	r3, fp
 80037e2:	f04f 0000 	mov.w	r0, #0
 80037e6:	f04f 0100 	mov.w	r1, #0
 80037ea:	0159      	lsls	r1, r3, #5
 80037ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037f0:	0150      	lsls	r0, r2, #5
 80037f2:	4602      	mov	r2, r0
 80037f4:	460b      	mov	r3, r1
 80037f6:	ebb2 080a 	subs.w	r8, r2, sl
 80037fa:	eb63 090b 	sbc.w	r9, r3, fp
 80037fe:	f04f 0200 	mov.w	r2, #0
 8003802:	f04f 0300 	mov.w	r3, #0
 8003806:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800380a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800380e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003812:	ebb2 0408 	subs.w	r4, r2, r8
 8003816:	eb63 0509 	sbc.w	r5, r3, r9
 800381a:	f04f 0200 	mov.w	r2, #0
 800381e:	f04f 0300 	mov.w	r3, #0
 8003822:	00eb      	lsls	r3, r5, #3
 8003824:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003828:	00e2      	lsls	r2, r4, #3
 800382a:	4614      	mov	r4, r2
 800382c:	461d      	mov	r5, r3
 800382e:	eb14 030a 	adds.w	r3, r4, sl
 8003832:	603b      	str	r3, [r7, #0]
 8003834:	eb45 030b 	adc.w	r3, r5, fp
 8003838:	607b      	str	r3, [r7, #4]
 800383a:	f04f 0200 	mov.w	r2, #0
 800383e:	f04f 0300 	mov.w	r3, #0
 8003842:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003846:	4629      	mov	r1, r5
 8003848:	028b      	lsls	r3, r1, #10
 800384a:	4621      	mov	r1, r4
 800384c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003850:	4621      	mov	r1, r4
 8003852:	028a      	lsls	r2, r1, #10
 8003854:	4610      	mov	r0, r2
 8003856:	4619      	mov	r1, r3
 8003858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800385a:	2200      	movs	r2, #0
 800385c:	60bb      	str	r3, [r7, #8]
 800385e:	60fa      	str	r2, [r7, #12]
 8003860:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003864:	f7fd f94a 	bl	8000afc <__aeabi_uldivmod>
 8003868:	4602      	mov	r2, r0
 800386a:	460b      	mov	r3, r1
 800386c:	4613      	mov	r3, r2
 800386e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003870:	4b0b      	ldr	r3, [pc, #44]	@ (80038a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	0c1b      	lsrs	r3, r3, #16
 8003876:	f003 0303 	and.w	r3, r3, #3
 800387a:	3301      	adds	r3, #1
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003880:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003884:	fbb2 f3f3 	udiv	r3, r2, r3
 8003888:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800388a:	e002      	b.n	8003892 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800388c:	4b05      	ldr	r3, [pc, #20]	@ (80038a4 <HAL_RCC_GetSysClockFreq+0x184>)
 800388e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003890:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003894:	4618      	mov	r0, r3
 8003896:	3740      	adds	r7, #64	@ 0x40
 8003898:	46bd      	mov	sp, r7
 800389a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800389e:	bf00      	nop
 80038a0:	40023800 	.word	0x40023800
 80038a4:	00f42400 	.word	0x00f42400
 80038a8:	017d7840 	.word	0x017d7840

080038ac <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038b0:	4b03      	ldr	r3, [pc, #12]	@ (80038c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80038b2:	681b      	ldr	r3, [r3, #0]
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop
 80038c0:	20000058 	.word	0x20000058

080038c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038c8:	f7ff fff0 	bl	80038ac <HAL_RCC_GetHCLKFreq>
 80038cc:	4602      	mov	r2, r0
 80038ce:	4b05      	ldr	r3, [pc, #20]	@ (80038e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	0a9b      	lsrs	r3, r3, #10
 80038d4:	f003 0307 	and.w	r3, r3, #7
 80038d8:	4903      	ldr	r1, [pc, #12]	@ (80038e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038da:	5ccb      	ldrb	r3, [r1, r3]
 80038dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	40023800 	.word	0x40023800
 80038e8:	0800a544 	.word	0x0800a544

080038ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	220f      	movs	r2, #15
 80038fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80038fc:	4b12      	ldr	r3, [pc, #72]	@ (8003948 <HAL_RCC_GetClockConfig+0x5c>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f003 0203 	and.w	r2, r3, #3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003908:	4b0f      	ldr	r3, [pc, #60]	@ (8003948 <HAL_RCC_GetClockConfig+0x5c>)
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003914:	4b0c      	ldr	r3, [pc, #48]	@ (8003948 <HAL_RCC_GetClockConfig+0x5c>)
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003920:	4b09      	ldr	r3, [pc, #36]	@ (8003948 <HAL_RCC_GetClockConfig+0x5c>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	08db      	lsrs	r3, r3, #3
 8003926:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800392e:	4b07      	ldr	r3, [pc, #28]	@ (800394c <HAL_RCC_GetClockConfig+0x60>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 020f 	and.w	r2, r3, #15
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	601a      	str	r2, [r3, #0]
}
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop
 8003948:	40023800 	.word	0x40023800
 800394c:	40023c00 	.word	0x40023c00

08003950 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d101      	bne.n	8003962 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e09d      	b.n	8003a9e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003966:	2b00      	cmp	r3, #0
 8003968:	d108      	bne.n	800397c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003972:	d009      	beq.n	8003988 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	61da      	str	r2, [r3, #28]
 800397a:	e005      	b.n	8003988 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003994:	b2db      	uxtb	r3, r3
 8003996:	2b00      	cmp	r3, #0
 8003998:	d106      	bne.n	80039a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f7fe fcd4 	bl	8002350 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2202      	movs	r2, #2
 80039ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039c8:	d902      	bls.n	80039d0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80039ca:	2300      	movs	r3, #0
 80039cc:	60fb      	str	r3, [r7, #12]
 80039ce:	e002      	b.n	80039d6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80039d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039d4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80039de:	d007      	beq.n	80039f0 <HAL_SPI_Init+0xa0>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039e8:	d002      	beq.n	80039f0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003a00:	431a      	orrs	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	691b      	ldr	r3, [r3, #16]
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	431a      	orrs	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	695b      	ldr	r3, [r3, #20]
 8003a10:	f003 0301 	and.w	r3, r3, #1
 8003a14:	431a      	orrs	r2, r3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a1e:	431a      	orrs	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	69db      	ldr	r3, [r3, #28]
 8003a24:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a28:	431a      	orrs	r2, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a1b      	ldr	r3, [r3, #32]
 8003a2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a32:	ea42 0103 	orr.w	r1, r2, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a3a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	430a      	orrs	r2, r1
 8003a44:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	0c1b      	lsrs	r3, r3, #16
 8003a4c:	f003 0204 	and.w	r2, r3, #4
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a54:	f003 0310 	and.w	r3, r3, #16
 8003a58:	431a      	orrs	r2, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a5e:	f003 0308 	and.w	r3, r3, #8
 8003a62:	431a      	orrs	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003a6c:	ea42 0103 	orr.w	r1, r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	69da      	ldr	r2, [r3, #28]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a8c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3710      	adds	r7, #16
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b08a      	sub	sp, #40	@ 0x28
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	60f8      	str	r0, [r7, #12]
 8003aae:	60b9      	str	r1, [r7, #8]
 8003ab0:	607a      	str	r2, [r7, #4]
 8003ab2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d101      	bne.n	8003acc <HAL_SPI_TransmitReceive+0x26>
 8003ac8:	2302      	movs	r3, #2
 8003aca:	e20a      	b.n	8003ee2 <HAL_SPI_TransmitReceive+0x43c>
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ad4:	f7fe fe6c 	bl	80027b0 <HAL_GetTick>
 8003ad8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003ae0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003ae8:	887b      	ldrh	r3, [r7, #2]
 8003aea:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003aec:	887b      	ldrh	r3, [r7, #2]
 8003aee:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003af0:	7efb      	ldrb	r3, [r7, #27]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d00e      	beq.n	8003b14 <HAL_SPI_TransmitReceive+0x6e>
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003afc:	d106      	bne.n	8003b0c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d102      	bne.n	8003b0c <HAL_SPI_TransmitReceive+0x66>
 8003b06:	7efb      	ldrb	r3, [r7, #27]
 8003b08:	2b04      	cmp	r3, #4
 8003b0a:	d003      	beq.n	8003b14 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003b12:	e1e0      	b.n	8003ed6 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d005      	beq.n	8003b26 <HAL_SPI_TransmitReceive+0x80>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d002      	beq.n	8003b26 <HAL_SPI_TransmitReceive+0x80>
 8003b20:	887b      	ldrh	r3, [r7, #2]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d103      	bne.n	8003b2e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003b2c:	e1d3      	b.n	8003ed6 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b04      	cmp	r3, #4
 8003b38:	d003      	beq.n	8003b42 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2205      	movs	r2, #5
 8003b3e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	887a      	ldrh	r2, [r7, #2]
 8003b52:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	887a      	ldrh	r2, [r7, #2]
 8003b5a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	68ba      	ldr	r2, [r7, #8]
 8003b62:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	887a      	ldrh	r2, [r7, #2]
 8003b68:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	887a      	ldrh	r2, [r7, #2]
 8003b6e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b84:	d802      	bhi.n	8003b8c <HAL_SPI_TransmitReceive+0xe6>
 8003b86:	8a3b      	ldrh	r3, [r7, #16]
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d908      	bls.n	8003b9e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685a      	ldr	r2, [r3, #4]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b9a:	605a      	str	r2, [r3, #4]
 8003b9c:	e007      	b.n	8003bae <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	685a      	ldr	r2, [r3, #4]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003bac:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bb8:	2b40      	cmp	r3, #64	@ 0x40
 8003bba:	d007      	beq.n	8003bcc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003bca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003bd4:	f240 8081 	bls.w	8003cda <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d002      	beq.n	8003be6 <HAL_SPI_TransmitReceive+0x140>
 8003be0:	8a7b      	ldrh	r3, [r7, #18]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d16d      	bne.n	8003cc2 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bea:	881a      	ldrh	r2, [r3, #0]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bf6:	1c9a      	adds	r2, r3, #2
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	3b01      	subs	r3, #1
 8003c04:	b29a      	uxth	r2, r3
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c0a:	e05a      	b.n	8003cc2 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d11b      	bne.n	8003c52 <HAL_SPI_TransmitReceive+0x1ac>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d016      	beq.n	8003c52 <HAL_SPI_TransmitReceive+0x1ac>
 8003c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d113      	bne.n	8003c52 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c2e:	881a      	ldrh	r2, [r3, #0]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c3a:	1c9a      	adds	r2, r3, #2
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	3b01      	subs	r3, #1
 8003c48:	b29a      	uxth	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d11c      	bne.n	8003c9a <HAL_SPI_TransmitReceive+0x1f4>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d016      	beq.n	8003c9a <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68da      	ldr	r2, [r3, #12]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c76:	b292      	uxth	r2, r2
 8003c78:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7e:	1c9a      	adds	r2, r3, #2
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	3b01      	subs	r3, #1
 8003c8e:	b29a      	uxth	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003c96:	2301      	movs	r3, #1
 8003c98:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003c9a:	f7fe fd89 	bl	80027b0 <HAL_GetTick>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d80b      	bhi.n	8003cc2 <HAL_SPI_TransmitReceive+0x21c>
 8003caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb0:	d007      	beq.n	8003cc2 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003cc0:	e109      	b.n	8003ed6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d19f      	bne.n	8003c0c <HAL_SPI_TransmitReceive+0x166>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d199      	bne.n	8003c0c <HAL_SPI_TransmitReceive+0x166>
 8003cd8:	e0e3      	b.n	8003ea2 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <HAL_SPI_TransmitReceive+0x244>
 8003ce2:	8a7b      	ldrh	r3, [r7, #18]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	f040 80cf 	bne.w	8003e88 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d912      	bls.n	8003d1a <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf8:	881a      	ldrh	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d04:	1c9a      	adds	r2, r3, #2
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	3b02      	subs	r3, #2
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d18:	e0b6      	b.n	8003e88 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	330c      	adds	r3, #12
 8003d24:	7812      	ldrb	r2, [r2, #0]
 8003d26:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d2c:	1c5a      	adds	r2, r3, #1
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	3b01      	subs	r3, #1
 8003d3a:	b29a      	uxth	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d40:	e0a2      	b.n	8003e88 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d134      	bne.n	8003dba <HAL_SPI_TransmitReceive+0x314>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d02f      	beq.n	8003dba <HAL_SPI_TransmitReceive+0x314>
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d12c      	bne.n	8003dba <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d912      	bls.n	8003d90 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d6e:	881a      	ldrh	r2, [r3, #0]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d7a:	1c9a      	adds	r2, r3, #2
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	3b02      	subs	r3, #2
 8003d88:	b29a      	uxth	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d8e:	e012      	b.n	8003db6 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	330c      	adds	r3, #12
 8003d9a:	7812      	ldrb	r2, [r2, #0]
 8003d9c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da2:	1c5a      	adds	r2, r3, #1
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	3b01      	subs	r3, #1
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003db6:	2300      	movs	r3, #0
 8003db8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d148      	bne.n	8003e5a <HAL_SPI_TransmitReceive+0x3b4>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d042      	beq.n	8003e5a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d923      	bls.n	8003e28 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68da      	ldr	r2, [r3, #12]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dea:	b292      	uxth	r2, r2
 8003dec:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df2:	1c9a      	adds	r2, r3, #2
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	3b02      	subs	r3, #2
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d81f      	bhi.n	8003e56 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	685a      	ldr	r2, [r3, #4]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e24:	605a      	str	r2, [r3, #4]
 8003e26:	e016      	b.n	8003e56 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f103 020c 	add.w	r2, r3, #12
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e34:	7812      	ldrb	r2, [r2, #0]
 8003e36:	b2d2      	uxtb	r2, r2
 8003e38:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3e:	1c5a      	adds	r2, r3, #1
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	3b01      	subs	r3, #1
 8003e4e:	b29a      	uxth	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e56:	2301      	movs	r3, #1
 8003e58:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003e5a:	f7fe fca9 	bl	80027b0 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d803      	bhi.n	8003e72 <HAL_SPI_TransmitReceive+0x3cc>
 8003e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e70:	d102      	bne.n	8003e78 <HAL_SPI_TransmitReceive+0x3d2>
 8003e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d107      	bne.n	8003e88 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003e86:	e026      	b.n	8003ed6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	f47f af57 	bne.w	8003d42 <HAL_SPI_TransmitReceive+0x29c>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f47f af50 	bne.w	8003d42 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ea2:	69fa      	ldr	r2, [r7, #28]
 8003ea4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f000 f93e 	bl	8004128 <SPI_EndRxTxTransaction>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d005      	beq.n	8003ebe <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2220      	movs	r2, #32
 8003ebc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d003      	beq.n	8003ece <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ecc:	e003      	b.n	8003ed6 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003ede:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3728      	adds	r7, #40	@ 0x28
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
	...

08003eec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b088      	sub	sp, #32
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	60b9      	str	r1, [r7, #8]
 8003ef6:	603b      	str	r3, [r7, #0]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003efc:	f7fe fc58 	bl	80027b0 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f04:	1a9b      	subs	r3, r3, r2
 8003f06:	683a      	ldr	r2, [r7, #0]
 8003f08:	4413      	add	r3, r2
 8003f0a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f0c:	f7fe fc50 	bl	80027b0 <HAL_GetTick>
 8003f10:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f12:	4b39      	ldr	r3, [pc, #228]	@ (8003ff8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	015b      	lsls	r3, r3, #5
 8003f18:	0d1b      	lsrs	r3, r3, #20
 8003f1a:	69fa      	ldr	r2, [r7, #28]
 8003f1c:	fb02 f303 	mul.w	r3, r2, r3
 8003f20:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f22:	e054      	b.n	8003fce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f2a:	d050      	beq.n	8003fce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f2c:	f7fe fc40 	bl	80027b0 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	69fa      	ldr	r2, [r7, #28]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d902      	bls.n	8003f42 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d13d      	bne.n	8003fbe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	685a      	ldr	r2, [r3, #4]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f50:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f5a:	d111      	bne.n	8003f80 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f64:	d004      	beq.n	8003f70 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f6e:	d107      	bne.n	8003f80 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f7e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f88:	d10f      	bne.n	8003faa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f98:	601a      	str	r2, [r3, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fa8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e017      	b.n	8003fee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d101      	bne.n	8003fc8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	68ba      	ldr	r2, [r7, #8]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	bf0c      	ite	eq
 8003fde:	2301      	moveq	r3, #1
 8003fe0:	2300      	movne	r3, #0
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	79fb      	ldrb	r3, [r7, #7]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d19b      	bne.n	8003f24 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003fec:	2300      	movs	r3, #0
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3720      	adds	r7, #32
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	20000058 	.word	0x20000058

08003ffc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b08a      	sub	sp, #40	@ 0x28
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	60b9      	str	r1, [r7, #8]
 8004006:	607a      	str	r2, [r7, #4]
 8004008:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800400a:	2300      	movs	r3, #0
 800400c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800400e:	f7fe fbcf 	bl	80027b0 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004016:	1a9b      	subs	r3, r3, r2
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	4413      	add	r3, r2
 800401c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800401e:	f7fe fbc7 	bl	80027b0 <HAL_GetTick>
 8004022:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	330c      	adds	r3, #12
 800402a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800402c:	4b3d      	ldr	r3, [pc, #244]	@ (8004124 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	4613      	mov	r3, r2
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	4413      	add	r3, r2
 8004036:	00da      	lsls	r2, r3, #3
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	0d1b      	lsrs	r3, r3, #20
 800403c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800403e:	fb02 f303 	mul.w	r3, r2, r3
 8004042:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004044:	e060      	b.n	8004108 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800404c:	d107      	bne.n	800405e <SPI_WaitFifoStateUntilTimeout+0x62>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d104      	bne.n	800405e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	b2db      	uxtb	r3, r3
 800405a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800405c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004064:	d050      	beq.n	8004108 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004066:	f7fe fba3 	bl	80027b0 <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	6a3b      	ldr	r3, [r7, #32]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004072:	429a      	cmp	r2, r3
 8004074:	d902      	bls.n	800407c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004078:	2b00      	cmp	r3, #0
 800407a:	d13d      	bne.n	80040f8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800408a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004094:	d111      	bne.n	80040ba <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800409e:	d004      	beq.n	80040aa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040a8:	d107      	bne.n	80040ba <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040b8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040c2:	d10f      	bne.n	80040e4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040d2:	601a      	str	r2, [r3, #0]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040e2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e010      	b.n	800411a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d101      	bne.n	8004102 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80040fe:	2300      	movs	r3, #0
 8004100:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	3b01      	subs	r3, #1
 8004106:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	689a      	ldr	r2, [r3, #8]
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	4013      	ands	r3, r2
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	429a      	cmp	r2, r3
 8004116:	d196      	bne.n	8004046 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3728      	adds	r7, #40	@ 0x28
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	20000058 	.word	0x20000058

08004128 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b088      	sub	sp, #32
 800412c:	af02      	add	r7, sp, #8
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	9300      	str	r3, [sp, #0]
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	2200      	movs	r2, #0
 800413c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004140:	68f8      	ldr	r0, [r7, #12]
 8004142:	f7ff ff5b 	bl	8003ffc <SPI_WaitFifoStateUntilTimeout>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d007      	beq.n	800415c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004150:	f043 0220 	orr.w	r2, r3, #32
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004158:	2303      	movs	r3, #3
 800415a:	e046      	b.n	80041ea <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800415c:	4b25      	ldr	r3, [pc, #148]	@ (80041f4 <SPI_EndRxTxTransaction+0xcc>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a25      	ldr	r2, [pc, #148]	@ (80041f8 <SPI_EndRxTxTransaction+0xd0>)
 8004162:	fba2 2303 	umull	r2, r3, r2, r3
 8004166:	0d5b      	lsrs	r3, r3, #21
 8004168:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800416c:	fb02 f303 	mul.w	r3, r2, r3
 8004170:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800417a:	d112      	bne.n	80041a2 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	9300      	str	r3, [sp, #0]
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	2200      	movs	r2, #0
 8004184:	2180      	movs	r1, #128	@ 0x80
 8004186:	68f8      	ldr	r0, [r7, #12]
 8004188:	f7ff feb0 	bl	8003eec <SPI_WaitFlagStateUntilTimeout>
 800418c:	4603      	mov	r3, r0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d016      	beq.n	80041c0 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004196:	f043 0220 	orr.w	r2, r3, #32
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e023      	b.n	80041ea <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00a      	beq.n	80041be <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	3b01      	subs	r3, #1
 80041ac:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b8:	2b80      	cmp	r3, #128	@ 0x80
 80041ba:	d0f2      	beq.n	80041a2 <SPI_EndRxTxTransaction+0x7a>
 80041bc:	e000      	b.n	80041c0 <SPI_EndRxTxTransaction+0x98>
        break;
 80041be:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	9300      	str	r3, [sp, #0]
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f7ff ff15 	bl	8003ffc <SPI_WaitFifoStateUntilTimeout>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d007      	beq.n	80041e8 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041dc:	f043 0220 	orr.w	r2, r3, #32
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e000      	b.n	80041ea <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3718      	adds	r7, #24
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	20000058 	.word	0x20000058
 80041f8:	165e9f81 	.word	0x165e9f81

080041fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e049      	b.n	80042a2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004214:	b2db      	uxtb	r3, r3
 8004216:	2b00      	cmp	r3, #0
 8004218:	d106      	bne.n	8004228 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f7fe f950 	bl	80024c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2202      	movs	r2, #2
 800422c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3304      	adds	r3, #4
 8004238:	4619      	mov	r1, r3
 800423a:	4610      	mov	r0, r2
 800423c:	f000 fc4c 	bl	8004ad8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3708      	adds	r7, #8
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
	...

080042ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b085      	sub	sp, #20
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d001      	beq.n	80042c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e04c      	b.n	800435e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2202      	movs	r2, #2
 80042c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a26      	ldr	r2, [pc, #152]	@ (800436c <HAL_TIM_Base_Start+0xc0>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d022      	beq.n	800431c <HAL_TIM_Base_Start+0x70>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042de:	d01d      	beq.n	800431c <HAL_TIM_Base_Start+0x70>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a22      	ldr	r2, [pc, #136]	@ (8004370 <HAL_TIM_Base_Start+0xc4>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d018      	beq.n	800431c <HAL_TIM_Base_Start+0x70>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a21      	ldr	r2, [pc, #132]	@ (8004374 <HAL_TIM_Base_Start+0xc8>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d013      	beq.n	800431c <HAL_TIM_Base_Start+0x70>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a1f      	ldr	r2, [pc, #124]	@ (8004378 <HAL_TIM_Base_Start+0xcc>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d00e      	beq.n	800431c <HAL_TIM_Base_Start+0x70>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a1e      	ldr	r2, [pc, #120]	@ (800437c <HAL_TIM_Base_Start+0xd0>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d009      	beq.n	800431c <HAL_TIM_Base_Start+0x70>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a1c      	ldr	r2, [pc, #112]	@ (8004380 <HAL_TIM_Base_Start+0xd4>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d004      	beq.n	800431c <HAL_TIM_Base_Start+0x70>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a1b      	ldr	r2, [pc, #108]	@ (8004384 <HAL_TIM_Base_Start+0xd8>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d115      	bne.n	8004348 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	689a      	ldr	r2, [r3, #8]
 8004322:	4b19      	ldr	r3, [pc, #100]	@ (8004388 <HAL_TIM_Base_Start+0xdc>)
 8004324:	4013      	ands	r3, r2
 8004326:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2b06      	cmp	r3, #6
 800432c:	d015      	beq.n	800435a <HAL_TIM_Base_Start+0xae>
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004334:	d011      	beq.n	800435a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f042 0201 	orr.w	r2, r2, #1
 8004344:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004346:	e008      	b.n	800435a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f042 0201 	orr.w	r2, r2, #1
 8004356:	601a      	str	r2, [r3, #0]
 8004358:	e000      	b.n	800435c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800435a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	3714      	adds	r7, #20
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	40010000 	.word	0x40010000
 8004370:	40000400 	.word	0x40000400
 8004374:	40000800 	.word	0x40000800
 8004378:	40000c00 	.word	0x40000c00
 800437c:	40010400 	.word	0x40010400
 8004380:	40014000 	.word	0x40014000
 8004384:	40001800 	.word	0x40001800
 8004388:	00010007 	.word	0x00010007

0800438c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800438c:	b480      	push	{r7}
 800438e:	b085      	sub	sp, #20
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800439a:	b2db      	uxtb	r3, r3
 800439c:	2b01      	cmp	r3, #1
 800439e:	d001      	beq.n	80043a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e054      	b.n	800444e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2202      	movs	r2, #2
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	68da      	ldr	r2, [r3, #12]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f042 0201 	orr.w	r2, r2, #1
 80043ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a26      	ldr	r2, [pc, #152]	@ (800445c <HAL_TIM_Base_Start_IT+0xd0>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d022      	beq.n	800440c <HAL_TIM_Base_Start_IT+0x80>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043ce:	d01d      	beq.n	800440c <HAL_TIM_Base_Start_IT+0x80>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a22      	ldr	r2, [pc, #136]	@ (8004460 <HAL_TIM_Base_Start_IT+0xd4>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d018      	beq.n	800440c <HAL_TIM_Base_Start_IT+0x80>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a21      	ldr	r2, [pc, #132]	@ (8004464 <HAL_TIM_Base_Start_IT+0xd8>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d013      	beq.n	800440c <HAL_TIM_Base_Start_IT+0x80>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a1f      	ldr	r2, [pc, #124]	@ (8004468 <HAL_TIM_Base_Start_IT+0xdc>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d00e      	beq.n	800440c <HAL_TIM_Base_Start_IT+0x80>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a1e      	ldr	r2, [pc, #120]	@ (800446c <HAL_TIM_Base_Start_IT+0xe0>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d009      	beq.n	800440c <HAL_TIM_Base_Start_IT+0x80>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a1c      	ldr	r2, [pc, #112]	@ (8004470 <HAL_TIM_Base_Start_IT+0xe4>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d004      	beq.n	800440c <HAL_TIM_Base_Start_IT+0x80>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a1b      	ldr	r2, [pc, #108]	@ (8004474 <HAL_TIM_Base_Start_IT+0xe8>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d115      	bne.n	8004438 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	689a      	ldr	r2, [r3, #8]
 8004412:	4b19      	ldr	r3, [pc, #100]	@ (8004478 <HAL_TIM_Base_Start_IT+0xec>)
 8004414:	4013      	ands	r3, r2
 8004416:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2b06      	cmp	r3, #6
 800441c:	d015      	beq.n	800444a <HAL_TIM_Base_Start_IT+0xbe>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004424:	d011      	beq.n	800444a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f042 0201 	orr.w	r2, r2, #1
 8004434:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004436:	e008      	b.n	800444a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0201 	orr.w	r2, r2, #1
 8004446:	601a      	str	r2, [r3, #0]
 8004448:	e000      	b.n	800444c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800444a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3714      	adds	r7, #20
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	40010000 	.word	0x40010000
 8004460:	40000400 	.word	0x40000400
 8004464:	40000800 	.word	0x40000800
 8004468:	40000c00 	.word	0x40000c00
 800446c:	40010400 	.word	0x40010400
 8004470:	40014000 	.word	0x40014000
 8004474:	40001800 	.word	0x40001800
 8004478:	00010007 	.word	0x00010007

0800447c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b086      	sub	sp, #24
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d101      	bne.n	8004490 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e08f      	b.n	80045b0 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b00      	cmp	r3, #0
 800449a:	d106      	bne.n	80044aa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f7fd ff97 	bl	80023d8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2202      	movs	r2, #2
 80044ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6899      	ldr	r1, [r3, #8]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	4b3e      	ldr	r3, [pc, #248]	@ (80045b8 <HAL_TIM_Encoder_Init+0x13c>)
 80044be:	400b      	ands	r3, r1
 80044c0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	3304      	adds	r3, #4
 80044ca:	4619      	mov	r1, r3
 80044cc:	4610      	mov	r0, r2
 80044ce:	f000 fb03 	bl	8004ad8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	6a1b      	ldr	r3, [r3, #32]
 80044e8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	697a      	ldr	r2, [r7, #20]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	4b31      	ldr	r3, [pc, #196]	@ (80045bc <HAL_TIM_Encoder_Init+0x140>)
 80044f8:	4013      	ands	r3, r2
 80044fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	689a      	ldr	r2, [r3, #8]
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	699b      	ldr	r3, [r3, #24]
 8004504:	021b      	lsls	r3, r3, #8
 8004506:	4313      	orrs	r3, r2
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	4313      	orrs	r3, r2
 800450c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800450e:	693a      	ldr	r2, [r7, #16]
 8004510:	4b2b      	ldr	r3, [pc, #172]	@ (80045c0 <HAL_TIM_Encoder_Init+0x144>)
 8004512:	4013      	ands	r3, r2
 8004514:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	4b2a      	ldr	r3, [pc, #168]	@ (80045c4 <HAL_TIM_Encoder_Init+0x148>)
 800451a:	4013      	ands	r3, r2
 800451c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	68da      	ldr	r2, [r3, #12]
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	69db      	ldr	r3, [r3, #28]
 8004526:	021b      	lsls	r3, r3, #8
 8004528:	4313      	orrs	r3, r2
 800452a:	693a      	ldr	r2, [r7, #16]
 800452c:	4313      	orrs	r3, r2
 800452e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	691b      	ldr	r3, [r3, #16]
 8004534:	011a      	lsls	r2, r3, #4
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	6a1b      	ldr	r3, [r3, #32]
 800453a:	031b      	lsls	r3, r3, #12
 800453c:	4313      	orrs	r3, r2
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	4313      	orrs	r3, r2
 8004542:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800454a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004552:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	685a      	ldr	r2, [r3, #4]
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	695b      	ldr	r3, [r3, #20]
 800455c:	011b      	lsls	r3, r3, #4
 800455e:	4313      	orrs	r3, r2
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	4313      	orrs	r3, r2
 8004564:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2201      	movs	r2, #1
 8004582:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2201      	movs	r2, #1
 80045a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3718      	adds	r7, #24
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	fffebff8 	.word	0xfffebff8
 80045bc:	fffffcfc 	.word	0xfffffcfc
 80045c0:	fffff3f3 	.word	0xfffff3f3
 80045c4:	ffff0f0f 	.word	0xffff0f0f

080045c8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045d8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80045e0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045e8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80045f0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d110      	bne.n	800461a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80045f8:	7bfb      	ldrb	r3, [r7, #15]
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d102      	bne.n	8004604 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80045fe:	7b7b      	ldrb	r3, [r7, #13]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d001      	beq.n	8004608 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e069      	b.n	80046dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2202      	movs	r2, #2
 800460c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004618:	e031      	b.n	800467e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	2b04      	cmp	r3, #4
 800461e:	d110      	bne.n	8004642 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004620:	7bbb      	ldrb	r3, [r7, #14]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d102      	bne.n	800462c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004626:	7b3b      	ldrb	r3, [r7, #12]
 8004628:	2b01      	cmp	r3, #1
 800462a:	d001      	beq.n	8004630 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e055      	b.n	80046dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2202      	movs	r2, #2
 8004634:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2202      	movs	r2, #2
 800463c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004640:	e01d      	b.n	800467e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004642:	7bfb      	ldrb	r3, [r7, #15]
 8004644:	2b01      	cmp	r3, #1
 8004646:	d108      	bne.n	800465a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004648:	7bbb      	ldrb	r3, [r7, #14]
 800464a:	2b01      	cmp	r3, #1
 800464c:	d105      	bne.n	800465a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800464e:	7b7b      	ldrb	r3, [r7, #13]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d102      	bne.n	800465a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004654:	7b3b      	ldrb	r3, [r7, #12]
 8004656:	2b01      	cmp	r3, #1
 8004658:	d001      	beq.n	800465e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e03e      	b.n	80046dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2202      	movs	r2, #2
 8004662:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2202      	movs	r2, #2
 800466a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2202      	movs	r2, #2
 8004672:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2202      	movs	r2, #2
 800467a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d003      	beq.n	800468c <HAL_TIM_Encoder_Start+0xc4>
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	2b04      	cmp	r3, #4
 8004688:	d008      	beq.n	800469c <HAL_TIM_Encoder_Start+0xd4>
 800468a:	e00f      	b.n	80046ac <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2201      	movs	r2, #1
 8004692:	2100      	movs	r1, #0
 8004694:	4618      	mov	r0, r3
 8004696:	f000 fb65 	bl	8004d64 <TIM_CCxChannelCmd>
      break;
 800469a:	e016      	b.n	80046ca <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2201      	movs	r2, #1
 80046a2:	2104      	movs	r1, #4
 80046a4:	4618      	mov	r0, r3
 80046a6:	f000 fb5d 	bl	8004d64 <TIM_CCxChannelCmd>
      break;
 80046aa:	e00e      	b.n	80046ca <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2201      	movs	r2, #1
 80046b2:	2100      	movs	r1, #0
 80046b4:	4618      	mov	r0, r3
 80046b6:	f000 fb55 	bl	8004d64 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2201      	movs	r2, #1
 80046c0:	2104      	movs	r1, #4
 80046c2:	4618      	mov	r0, r3
 80046c4:	f000 fb4e 	bl	8004d64 <TIM_CCxChannelCmd>
      break;
 80046c8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f042 0201 	orr.w	r2, r2, #1
 80046d8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3710      	adds	r7, #16
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d020      	beq.n	8004748 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f003 0302 	and.w	r3, r3, #2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d01b      	beq.n	8004748 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f06f 0202 	mvn.w	r2, #2
 8004718:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2201      	movs	r2, #1
 800471e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	699b      	ldr	r3, [r3, #24]
 8004726:	f003 0303 	and.w	r3, r3, #3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d003      	beq.n	8004736 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 f9b4 	bl	8004a9c <HAL_TIM_IC_CaptureCallback>
 8004734:	e005      	b.n	8004742 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 f9a6 	bl	8004a88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 f9b7 	bl	8004ab0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	f003 0304 	and.w	r3, r3, #4
 800474e:	2b00      	cmp	r3, #0
 8004750:	d020      	beq.n	8004794 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f003 0304 	and.w	r3, r3, #4
 8004758:	2b00      	cmp	r3, #0
 800475a:	d01b      	beq.n	8004794 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f06f 0204 	mvn.w	r2, #4
 8004764:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2202      	movs	r2, #2
 800476a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	699b      	ldr	r3, [r3, #24]
 8004772:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004776:	2b00      	cmp	r3, #0
 8004778:	d003      	beq.n	8004782 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f98e 	bl	8004a9c <HAL_TIM_IC_CaptureCallback>
 8004780:	e005      	b.n	800478e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f000 f980 	bl	8004a88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 f991 	bl	8004ab0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	f003 0308 	and.w	r3, r3, #8
 800479a:	2b00      	cmp	r3, #0
 800479c:	d020      	beq.n	80047e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f003 0308 	and.w	r3, r3, #8
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d01b      	beq.n	80047e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f06f 0208 	mvn.w	r2, #8
 80047b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2204      	movs	r2, #4
 80047b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	69db      	ldr	r3, [r3, #28]
 80047be:	f003 0303 	and.w	r3, r3, #3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d003      	beq.n	80047ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 f968 	bl	8004a9c <HAL_TIM_IC_CaptureCallback>
 80047cc:	e005      	b.n	80047da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f000 f95a 	bl	8004a88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f000 f96b 	bl	8004ab0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	f003 0310 	and.w	r3, r3, #16
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d020      	beq.n	800482c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f003 0310 	and.w	r3, r3, #16
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d01b      	beq.n	800482c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f06f 0210 	mvn.w	r2, #16
 80047fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2208      	movs	r2, #8
 8004802:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	69db      	ldr	r3, [r3, #28]
 800480a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800480e:	2b00      	cmp	r3, #0
 8004810:	d003      	beq.n	800481a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f000 f942 	bl	8004a9c <HAL_TIM_IC_CaptureCallback>
 8004818:	e005      	b.n	8004826 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 f934 	bl	8004a88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f000 f945 	bl	8004ab0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	f003 0301 	and.w	r3, r3, #1
 8004832:	2b00      	cmp	r3, #0
 8004834:	d00c      	beq.n	8004850 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f003 0301 	and.w	r3, r3, #1
 800483c:	2b00      	cmp	r3, #0
 800483e:	d007      	beq.n	8004850 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f06f 0201 	mvn.w	r2, #1
 8004848:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f7fd fd00 	bl	8002250 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004856:	2b00      	cmp	r3, #0
 8004858:	d104      	bne.n	8004864 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004860:	2b00      	cmp	r3, #0
 8004862:	d00c      	beq.n	800487e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800486a:	2b00      	cmp	r3, #0
 800486c:	d007      	beq.n	800487e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004876:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f000 fb31 	bl	8004ee0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00c      	beq.n	80048a2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800488e:	2b00      	cmp	r3, #0
 8004890:	d007      	beq.n	80048a2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800489a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f000 fb29 	bl	8004ef4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d00c      	beq.n	80048c6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d007      	beq.n	80048c6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80048be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f000 f8ff 	bl	8004ac4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	f003 0320 	and.w	r3, r3, #32
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00c      	beq.n	80048ea <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f003 0320 	and.w	r3, r3, #32
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d007      	beq.n	80048ea <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f06f 0220 	mvn.w	r2, #32
 80048e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f000 faf1 	bl	8004ecc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048ea:	bf00      	nop
 80048ec:	3710      	adds	r7, #16
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
	...

080048f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048fe:	2300      	movs	r3, #0
 8004900:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004908:	2b01      	cmp	r3, #1
 800490a:	d101      	bne.n	8004910 <HAL_TIM_ConfigClockSource+0x1c>
 800490c:	2302      	movs	r3, #2
 800490e:	e0b4      	b.n	8004a7a <HAL_TIM_ConfigClockSource+0x186>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2202      	movs	r2, #2
 800491c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004928:	68ba      	ldr	r2, [r7, #8]
 800492a:	4b56      	ldr	r3, [pc, #344]	@ (8004a84 <HAL_TIM_ConfigClockSource+0x190>)
 800492c:	4013      	ands	r3, r2
 800492e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004936:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	68ba      	ldr	r2, [r7, #8]
 800493e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004948:	d03e      	beq.n	80049c8 <HAL_TIM_ConfigClockSource+0xd4>
 800494a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800494e:	f200 8087 	bhi.w	8004a60 <HAL_TIM_ConfigClockSource+0x16c>
 8004952:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004956:	f000 8086 	beq.w	8004a66 <HAL_TIM_ConfigClockSource+0x172>
 800495a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800495e:	d87f      	bhi.n	8004a60 <HAL_TIM_ConfigClockSource+0x16c>
 8004960:	2b70      	cmp	r3, #112	@ 0x70
 8004962:	d01a      	beq.n	800499a <HAL_TIM_ConfigClockSource+0xa6>
 8004964:	2b70      	cmp	r3, #112	@ 0x70
 8004966:	d87b      	bhi.n	8004a60 <HAL_TIM_ConfigClockSource+0x16c>
 8004968:	2b60      	cmp	r3, #96	@ 0x60
 800496a:	d050      	beq.n	8004a0e <HAL_TIM_ConfigClockSource+0x11a>
 800496c:	2b60      	cmp	r3, #96	@ 0x60
 800496e:	d877      	bhi.n	8004a60 <HAL_TIM_ConfigClockSource+0x16c>
 8004970:	2b50      	cmp	r3, #80	@ 0x50
 8004972:	d03c      	beq.n	80049ee <HAL_TIM_ConfigClockSource+0xfa>
 8004974:	2b50      	cmp	r3, #80	@ 0x50
 8004976:	d873      	bhi.n	8004a60 <HAL_TIM_ConfigClockSource+0x16c>
 8004978:	2b40      	cmp	r3, #64	@ 0x40
 800497a:	d058      	beq.n	8004a2e <HAL_TIM_ConfigClockSource+0x13a>
 800497c:	2b40      	cmp	r3, #64	@ 0x40
 800497e:	d86f      	bhi.n	8004a60 <HAL_TIM_ConfigClockSource+0x16c>
 8004980:	2b30      	cmp	r3, #48	@ 0x30
 8004982:	d064      	beq.n	8004a4e <HAL_TIM_ConfigClockSource+0x15a>
 8004984:	2b30      	cmp	r3, #48	@ 0x30
 8004986:	d86b      	bhi.n	8004a60 <HAL_TIM_ConfigClockSource+0x16c>
 8004988:	2b20      	cmp	r3, #32
 800498a:	d060      	beq.n	8004a4e <HAL_TIM_ConfigClockSource+0x15a>
 800498c:	2b20      	cmp	r3, #32
 800498e:	d867      	bhi.n	8004a60 <HAL_TIM_ConfigClockSource+0x16c>
 8004990:	2b00      	cmp	r3, #0
 8004992:	d05c      	beq.n	8004a4e <HAL_TIM_ConfigClockSource+0x15a>
 8004994:	2b10      	cmp	r3, #16
 8004996:	d05a      	beq.n	8004a4e <HAL_TIM_ConfigClockSource+0x15a>
 8004998:	e062      	b.n	8004a60 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049aa:	f000 f9bb 	bl	8004d24 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80049bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	68ba      	ldr	r2, [r7, #8]
 80049c4:	609a      	str	r2, [r3, #8]
      break;
 80049c6:	e04f      	b.n	8004a68 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049d8:	f000 f9a4 	bl	8004d24 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	689a      	ldr	r2, [r3, #8]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049ea:	609a      	str	r2, [r3, #8]
      break;
 80049ec:	e03c      	b.n	8004a68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049fa:	461a      	mov	r2, r3
 80049fc:	f000 f918 	bl	8004c30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2150      	movs	r1, #80	@ 0x50
 8004a06:	4618      	mov	r0, r3
 8004a08:	f000 f971 	bl	8004cee <TIM_ITRx_SetConfig>
      break;
 8004a0c:	e02c      	b.n	8004a68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a1a:	461a      	mov	r2, r3
 8004a1c:	f000 f937 	bl	8004c8e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2160      	movs	r1, #96	@ 0x60
 8004a26:	4618      	mov	r0, r3
 8004a28:	f000 f961 	bl	8004cee <TIM_ITRx_SetConfig>
      break;
 8004a2c:	e01c      	b.n	8004a68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	f000 f8f8 	bl	8004c30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2140      	movs	r1, #64	@ 0x40
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 f951 	bl	8004cee <TIM_ITRx_SetConfig>
      break;
 8004a4c:	e00c      	b.n	8004a68 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4619      	mov	r1, r3
 8004a58:	4610      	mov	r0, r2
 8004a5a:	f000 f948 	bl	8004cee <TIM_ITRx_SetConfig>
      break;
 8004a5e:	e003      	b.n	8004a68 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	73fb      	strb	r3, [r7, #15]
      break;
 8004a64:	e000      	b.n	8004a68 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3710      	adds	r7, #16
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	fffeff88 	.word	0xfffeff88

08004a88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a90:	bf00      	nop
 8004a92:	370c      	adds	r7, #12
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr

08004a9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004aa4:	bf00      	nop
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ab8:	bf00      	nop
 8004aba:	370c      	adds	r7, #12
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr

08004ac4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004acc:	bf00      	nop
 8004ace:	370c      	adds	r7, #12
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr

08004ad8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	4a46      	ldr	r2, [pc, #280]	@ (8004c04 <TIM_Base_SetConfig+0x12c>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d013      	beq.n	8004b18 <TIM_Base_SetConfig+0x40>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004af6:	d00f      	beq.n	8004b18 <TIM_Base_SetConfig+0x40>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a43      	ldr	r2, [pc, #268]	@ (8004c08 <TIM_Base_SetConfig+0x130>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d00b      	beq.n	8004b18 <TIM_Base_SetConfig+0x40>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a42      	ldr	r2, [pc, #264]	@ (8004c0c <TIM_Base_SetConfig+0x134>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d007      	beq.n	8004b18 <TIM_Base_SetConfig+0x40>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a41      	ldr	r2, [pc, #260]	@ (8004c10 <TIM_Base_SetConfig+0x138>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d003      	beq.n	8004b18 <TIM_Base_SetConfig+0x40>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a40      	ldr	r2, [pc, #256]	@ (8004c14 <TIM_Base_SetConfig+0x13c>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d108      	bne.n	8004b2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a35      	ldr	r2, [pc, #212]	@ (8004c04 <TIM_Base_SetConfig+0x12c>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d02b      	beq.n	8004b8a <TIM_Base_SetConfig+0xb2>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b38:	d027      	beq.n	8004b8a <TIM_Base_SetConfig+0xb2>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a32      	ldr	r2, [pc, #200]	@ (8004c08 <TIM_Base_SetConfig+0x130>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d023      	beq.n	8004b8a <TIM_Base_SetConfig+0xb2>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a31      	ldr	r2, [pc, #196]	@ (8004c0c <TIM_Base_SetConfig+0x134>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d01f      	beq.n	8004b8a <TIM_Base_SetConfig+0xb2>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a30      	ldr	r2, [pc, #192]	@ (8004c10 <TIM_Base_SetConfig+0x138>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d01b      	beq.n	8004b8a <TIM_Base_SetConfig+0xb2>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a2f      	ldr	r2, [pc, #188]	@ (8004c14 <TIM_Base_SetConfig+0x13c>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d017      	beq.n	8004b8a <TIM_Base_SetConfig+0xb2>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a2e      	ldr	r2, [pc, #184]	@ (8004c18 <TIM_Base_SetConfig+0x140>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d013      	beq.n	8004b8a <TIM_Base_SetConfig+0xb2>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a2d      	ldr	r2, [pc, #180]	@ (8004c1c <TIM_Base_SetConfig+0x144>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d00f      	beq.n	8004b8a <TIM_Base_SetConfig+0xb2>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a2c      	ldr	r2, [pc, #176]	@ (8004c20 <TIM_Base_SetConfig+0x148>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d00b      	beq.n	8004b8a <TIM_Base_SetConfig+0xb2>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a2b      	ldr	r2, [pc, #172]	@ (8004c24 <TIM_Base_SetConfig+0x14c>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d007      	beq.n	8004b8a <TIM_Base_SetConfig+0xb2>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a2a      	ldr	r2, [pc, #168]	@ (8004c28 <TIM_Base_SetConfig+0x150>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d003      	beq.n	8004b8a <TIM_Base_SetConfig+0xb2>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a29      	ldr	r2, [pc, #164]	@ (8004c2c <TIM_Base_SetConfig+0x154>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d108      	bne.n	8004b9c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	689a      	ldr	r2, [r3, #8]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a10      	ldr	r2, [pc, #64]	@ (8004c04 <TIM_Base_SetConfig+0x12c>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d003      	beq.n	8004bd0 <TIM_Base_SetConfig+0xf8>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a12      	ldr	r2, [pc, #72]	@ (8004c14 <TIM_Base_SetConfig+0x13c>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d103      	bne.n	8004bd8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	691a      	ldr	r2, [r3, #16]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	f003 0301 	and.w	r3, r3, #1
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d105      	bne.n	8004bf6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	f023 0201 	bic.w	r2, r3, #1
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	611a      	str	r2, [r3, #16]
  }
}
 8004bf6:	bf00      	nop
 8004bf8:	3714      	adds	r7, #20
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	40010000 	.word	0x40010000
 8004c08:	40000400 	.word	0x40000400
 8004c0c:	40000800 	.word	0x40000800
 8004c10:	40000c00 	.word	0x40000c00
 8004c14:	40010400 	.word	0x40010400
 8004c18:	40014000 	.word	0x40014000
 8004c1c:	40014400 	.word	0x40014400
 8004c20:	40014800 	.word	0x40014800
 8004c24:	40001800 	.word	0x40001800
 8004c28:	40001c00 	.word	0x40001c00
 8004c2c:	40002000 	.word	0x40002000

08004c30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b087      	sub	sp, #28
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6a1b      	ldr	r3, [r3, #32]
 8004c40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6a1b      	ldr	r3, [r3, #32]
 8004c46:	f023 0201 	bic.w	r2, r3, #1
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	699b      	ldr	r3, [r3, #24]
 8004c52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	011b      	lsls	r3, r3, #4
 8004c60:	693a      	ldr	r2, [r7, #16]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	f023 030a 	bic.w	r3, r3, #10
 8004c6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	697a      	ldr	r2, [r7, #20]
 8004c80:	621a      	str	r2, [r3, #32]
}
 8004c82:	bf00      	nop
 8004c84:	371c      	adds	r7, #28
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b087      	sub	sp, #28
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	60f8      	str	r0, [r7, #12]
 8004c96:	60b9      	str	r1, [r7, #8]
 8004c98:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6a1b      	ldr	r3, [r3, #32]
 8004ca4:	f023 0210 	bic.w	r2, r3, #16
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	699b      	ldr	r3, [r3, #24]
 8004cb0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004cb8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	031b      	lsls	r3, r3, #12
 8004cbe:	693a      	ldr	r2, [r7, #16]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004cca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	011b      	lsls	r3, r3, #4
 8004cd0:	697a      	ldr	r2, [r7, #20]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	621a      	str	r2, [r3, #32]
}
 8004ce2:	bf00      	nop
 8004ce4:	371c      	adds	r7, #28
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr

08004cee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cee:	b480      	push	{r7}
 8004cf0:	b085      	sub	sp, #20
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	6078      	str	r0, [r7, #4]
 8004cf6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d06:	683a      	ldr	r2, [r7, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	f043 0307 	orr.w	r3, r3, #7
 8004d10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	609a      	str	r2, [r3, #8]
}
 8004d18:	bf00      	nop
 8004d1a:	3714      	adds	r7, #20
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b087      	sub	sp, #28
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	607a      	str	r2, [r7, #4]
 8004d30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	021a      	lsls	r2, r3, #8
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	431a      	orrs	r2, r3
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	697a      	ldr	r2, [r7, #20]
 8004d56:	609a      	str	r2, [r3, #8]
}
 8004d58:	bf00      	nop
 8004d5a:	371c      	adds	r7, #28
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b087      	sub	sp, #28
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	f003 031f 	and.w	r3, r3, #31
 8004d76:	2201      	movs	r2, #1
 8004d78:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6a1a      	ldr	r2, [r3, #32]
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	43db      	mvns	r3, r3
 8004d86:	401a      	ands	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6a1a      	ldr	r2, [r3, #32]
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	f003 031f 	and.w	r3, r3, #31
 8004d96:	6879      	ldr	r1, [r7, #4]
 8004d98:	fa01 f303 	lsl.w	r3, r1, r3
 8004d9c:	431a      	orrs	r2, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	621a      	str	r2, [r3, #32]
}
 8004da2:	bf00      	nop
 8004da4:	371c      	adds	r7, #28
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr
	...

08004db0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d101      	bne.n	8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004dc4:	2302      	movs	r3, #2
 8004dc6:	e06d      	b.n	8004ea4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2202      	movs	r2, #2
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a30      	ldr	r2, [pc, #192]	@ (8004eb0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d004      	beq.n	8004dfc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a2f      	ldr	r2, [pc, #188]	@ (8004eb4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d108      	bne.n	8004e0e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004e02:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	68fa      	ldr	r2, [r7, #12]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e14:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68fa      	ldr	r2, [r7, #12]
 8004e26:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a20      	ldr	r2, [pc, #128]	@ (8004eb0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d022      	beq.n	8004e78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e3a:	d01d      	beq.n	8004e78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a1d      	ldr	r2, [pc, #116]	@ (8004eb8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d018      	beq.n	8004e78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a1c      	ldr	r2, [pc, #112]	@ (8004ebc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d013      	beq.n	8004e78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a1a      	ldr	r2, [pc, #104]	@ (8004ec0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d00e      	beq.n	8004e78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a15      	ldr	r2, [pc, #84]	@ (8004eb4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d009      	beq.n	8004e78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a16      	ldr	r2, [pc, #88]	@ (8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d004      	beq.n	8004e78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a15      	ldr	r2, [pc, #84]	@ (8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d10c      	bne.n	8004e92 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e7e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	68ba      	ldr	r2, [r7, #8]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68ba      	ldr	r2, [r7, #8]
 8004e90:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ea2:	2300      	movs	r3, #0
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3714      	adds	r7, #20
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr
 8004eb0:	40010000 	.word	0x40010000
 8004eb4:	40010400 	.word	0x40010400
 8004eb8:	40000400 	.word	0x40000400
 8004ebc:	40000800 	.word	0x40000800
 8004ec0:	40000c00 	.word	0x40000c00
 8004ec4:	40014000 	.word	0x40014000
 8004ec8:	40001800 	.word	0x40001800

08004ecc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ed4:	bf00      	nop
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b083      	sub	sp, #12
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004efc:	bf00      	nop
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004f0c:	4904      	ldr	r1, [pc, #16]	@ (8004f20 <MX_FATFS_Init+0x18>)
 8004f0e:	4805      	ldr	r0, [pc, #20]	@ (8004f24 <MX_FATFS_Init+0x1c>)
 8004f10:	f002 fb42 	bl	8007598 <FATFS_LinkDriver>
 8004f14:	4603      	mov	r3, r0
 8004f16:	461a      	mov	r2, r3
 8004f18:	4b03      	ldr	r3, [pc, #12]	@ (8004f28 <MX_FATFS_Init+0x20>)
 8004f1a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004f1c:	bf00      	nop
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	20001e70 	.word	0x20001e70
 8004f24:	20000064 	.word	0x20000064
 8004f28:	20001e6c 	.word	0x20001e6c

08004f2c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004f30:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr

08004f3c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	4603      	mov	r3, r0
 8004f44:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8004f46:	4b06      	ldr	r3, [pc, #24]	@ (8004f60 <USER_initialize+0x24>)
 8004f48:	2201      	movs	r2, #1
 8004f4a:	701a      	strb	r2, [r3, #0]
    return Stat;
 8004f4c:	4b04      	ldr	r3, [pc, #16]	@ (8004f60 <USER_initialize+0x24>)
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	370c      	adds	r7, #12
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop
 8004f60:	20000061 	.word	0x20000061

08004f64 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8004f6e:	4b06      	ldr	r3, [pc, #24]	@ (8004f88 <USER_status+0x24>)
 8004f70:	2201      	movs	r2, #1
 8004f72:	701a      	strb	r2, [r3, #0]
    return Stat;
 8004f74:	4b04      	ldr	r3, [pc, #16]	@ (8004f88 <USER_status+0x24>)
 8004f76:	781b      	ldrb	r3, [r3, #0]
 8004f78:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	370c      	adds	r7, #12
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop
 8004f88:	20000061 	.word	0x20000061

08004f8c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b085      	sub	sp, #20
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60b9      	str	r1, [r7, #8]
 8004f94:	607a      	str	r2, [r7, #4]
 8004f96:	603b      	str	r3, [r7, #0]
 8004f98:	4603      	mov	r3, r0
 8004f9a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8004f9c:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3714      	adds	r7, #20
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004faa:	b480      	push	{r7}
 8004fac:	b085      	sub	sp, #20
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
 8004fb4:	603b      	str	r3, [r7, #0]
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8004fba:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3714      	adds	r7, #20
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	4603      	mov	r3, r0
 8004fd0:	603a      	str	r2, [r7, #0]
 8004fd2:	71fb      	strb	r3, [r7, #7]
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	73fb      	strb	r3, [r7, #15]
    return res;
 8004fdc:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3714      	adds	r7, #20
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
	...

08004fec <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004ff6:	79fb      	ldrb	r3, [r7, #7]
 8004ff8:	4a08      	ldr	r2, [pc, #32]	@ (800501c <disk_status+0x30>)
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	4413      	add	r3, r2
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	79fa      	ldrb	r2, [r7, #7]
 8005004:	4905      	ldr	r1, [pc, #20]	@ (800501c <disk_status+0x30>)
 8005006:	440a      	add	r2, r1
 8005008:	7a12      	ldrb	r2, [r2, #8]
 800500a:	4610      	mov	r0, r2
 800500c:	4798      	blx	r3
 800500e:	4603      	mov	r3, r0
 8005010:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005012:	7bfb      	ldrb	r3, [r7, #15]
}
 8005014:	4618      	mov	r0, r3
 8005016:	3710      	adds	r7, #16
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}
 800501c:	20001e9c 	.word	0x20001e9c

08005020 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	4603      	mov	r3, r0
 8005028:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800502a:	2300      	movs	r3, #0
 800502c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800502e:	79fb      	ldrb	r3, [r7, #7]
 8005030:	4a0d      	ldr	r2, [pc, #52]	@ (8005068 <disk_initialize+0x48>)
 8005032:	5cd3      	ldrb	r3, [r2, r3]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d111      	bne.n	800505c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8005038:	79fb      	ldrb	r3, [r7, #7]
 800503a:	4a0b      	ldr	r2, [pc, #44]	@ (8005068 <disk_initialize+0x48>)
 800503c:	2101      	movs	r1, #1
 800503e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005040:	79fb      	ldrb	r3, [r7, #7]
 8005042:	4a09      	ldr	r2, [pc, #36]	@ (8005068 <disk_initialize+0x48>)
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4413      	add	r3, r2
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	79fa      	ldrb	r2, [r7, #7]
 800504e:	4906      	ldr	r1, [pc, #24]	@ (8005068 <disk_initialize+0x48>)
 8005050:	440a      	add	r2, r1
 8005052:	7a12      	ldrb	r2, [r2, #8]
 8005054:	4610      	mov	r0, r2
 8005056:	4798      	blx	r3
 8005058:	4603      	mov	r3, r0
 800505a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800505c:	7bfb      	ldrb	r3, [r7, #15]
}
 800505e:	4618      	mov	r0, r3
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	20001e9c 	.word	0x20001e9c

0800506c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800506c:	b590      	push	{r4, r7, lr}
 800506e:	b087      	sub	sp, #28
 8005070:	af00      	add	r7, sp, #0
 8005072:	60b9      	str	r1, [r7, #8]
 8005074:	607a      	str	r2, [r7, #4]
 8005076:	603b      	str	r3, [r7, #0]
 8005078:	4603      	mov	r3, r0
 800507a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800507c:	7bfb      	ldrb	r3, [r7, #15]
 800507e:	4a0a      	ldr	r2, [pc, #40]	@ (80050a8 <disk_read+0x3c>)
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	4413      	add	r3, r2
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	689c      	ldr	r4, [r3, #8]
 8005088:	7bfb      	ldrb	r3, [r7, #15]
 800508a:	4a07      	ldr	r2, [pc, #28]	@ (80050a8 <disk_read+0x3c>)
 800508c:	4413      	add	r3, r2
 800508e:	7a18      	ldrb	r0, [r3, #8]
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	68b9      	ldr	r1, [r7, #8]
 8005096:	47a0      	blx	r4
 8005098:	4603      	mov	r3, r0
 800509a:	75fb      	strb	r3, [r7, #23]
  return res;
 800509c:	7dfb      	ldrb	r3, [r7, #23]
}
 800509e:	4618      	mov	r0, r3
 80050a0:	371c      	adds	r7, #28
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd90      	pop	{r4, r7, pc}
 80050a6:	bf00      	nop
 80050a8:	20001e9c 	.word	0x20001e9c

080050ac <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80050ac:	b590      	push	{r4, r7, lr}
 80050ae:	b087      	sub	sp, #28
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60b9      	str	r1, [r7, #8]
 80050b4:	607a      	str	r2, [r7, #4]
 80050b6:	603b      	str	r3, [r7, #0]
 80050b8:	4603      	mov	r3, r0
 80050ba:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80050bc:	7bfb      	ldrb	r3, [r7, #15]
 80050be:	4a0a      	ldr	r2, [pc, #40]	@ (80050e8 <disk_write+0x3c>)
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	4413      	add	r3, r2
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	68dc      	ldr	r4, [r3, #12]
 80050c8:	7bfb      	ldrb	r3, [r7, #15]
 80050ca:	4a07      	ldr	r2, [pc, #28]	@ (80050e8 <disk_write+0x3c>)
 80050cc:	4413      	add	r3, r2
 80050ce:	7a18      	ldrb	r0, [r3, #8]
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	68b9      	ldr	r1, [r7, #8]
 80050d6:	47a0      	blx	r4
 80050d8:	4603      	mov	r3, r0
 80050da:	75fb      	strb	r3, [r7, #23]
  return res;
 80050dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80050de:	4618      	mov	r0, r3
 80050e0:	371c      	adds	r7, #28
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd90      	pop	{r4, r7, pc}
 80050e6:	bf00      	nop
 80050e8:	20001e9c 	.word	0x20001e9c

080050ec <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	4603      	mov	r3, r0
 80050f4:	603a      	str	r2, [r7, #0]
 80050f6:	71fb      	strb	r3, [r7, #7]
 80050f8:	460b      	mov	r3, r1
 80050fa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80050fc:	79fb      	ldrb	r3, [r7, #7]
 80050fe:	4a09      	ldr	r2, [pc, #36]	@ (8005124 <disk_ioctl+0x38>)
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	4413      	add	r3, r2
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	79fa      	ldrb	r2, [r7, #7]
 800510a:	4906      	ldr	r1, [pc, #24]	@ (8005124 <disk_ioctl+0x38>)
 800510c:	440a      	add	r2, r1
 800510e:	7a10      	ldrb	r0, [r2, #8]
 8005110:	79b9      	ldrb	r1, [r7, #6]
 8005112:	683a      	ldr	r2, [r7, #0]
 8005114:	4798      	blx	r3
 8005116:	4603      	mov	r3, r0
 8005118:	73fb      	strb	r3, [r7, #15]
  return res;
 800511a:	7bfb      	ldrb	r3, [r7, #15]
}
 800511c:	4618      	mov	r0, r3
 800511e:	3710      	adds	r7, #16
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}
 8005124:	20001e9c 	.word	0x20001e9c

08005128 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	3301      	adds	r3, #1
 8005134:	781b      	ldrb	r3, [r3, #0]
 8005136:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8005138:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800513c:	021b      	lsls	r3, r3, #8
 800513e:	b21a      	sxth	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	b21b      	sxth	r3, r3
 8005146:	4313      	orrs	r3, r2
 8005148:	b21b      	sxth	r3, r3
 800514a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800514c:	89fb      	ldrh	r3, [r7, #14]
}
 800514e:	4618      	mov	r0, r3
 8005150:	3714      	adds	r7, #20
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr

0800515a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800515a:	b480      	push	{r7}
 800515c:	b085      	sub	sp, #20
 800515e:	af00      	add	r7, sp, #0
 8005160:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	3303      	adds	r3, #3
 8005166:	781b      	ldrb	r3, [r3, #0]
 8005168:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	021b      	lsls	r3, r3, #8
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	3202      	adds	r2, #2
 8005172:	7812      	ldrb	r2, [r2, #0]
 8005174:	4313      	orrs	r3, r2
 8005176:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	021b      	lsls	r3, r3, #8
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	3201      	adds	r2, #1
 8005180:	7812      	ldrb	r2, [r2, #0]
 8005182:	4313      	orrs	r3, r2
 8005184:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	021b      	lsls	r3, r3, #8
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	7812      	ldrb	r2, [r2, #0]
 800518e:	4313      	orrs	r3, r2
 8005190:	60fb      	str	r3, [r7, #12]
	return rv;
 8005192:	68fb      	ldr	r3, [r7, #12]
}
 8005194:	4618      	mov	r0, r3
 8005196:	3714      	adds	r7, #20
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	460b      	mov	r3, r1
 80051aa:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	1c5a      	adds	r2, r3, #1
 80051b0:	607a      	str	r2, [r7, #4]
 80051b2:	887a      	ldrh	r2, [r7, #2]
 80051b4:	b2d2      	uxtb	r2, r2
 80051b6:	701a      	strb	r2, [r3, #0]
 80051b8:	887b      	ldrh	r3, [r7, #2]
 80051ba:	0a1b      	lsrs	r3, r3, #8
 80051bc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	1c5a      	adds	r2, r3, #1
 80051c2:	607a      	str	r2, [r7, #4]
 80051c4:	887a      	ldrh	r2, [r7, #2]
 80051c6:	b2d2      	uxtb	r2, r2
 80051c8:	701a      	strb	r2, [r3, #0]
}
 80051ca:	bf00      	nop
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr

080051d6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80051d6:	b480      	push	{r7}
 80051d8:	b083      	sub	sp, #12
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
 80051de:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	1c5a      	adds	r2, r3, #1
 80051e4:	607a      	str	r2, [r7, #4]
 80051e6:	683a      	ldr	r2, [r7, #0]
 80051e8:	b2d2      	uxtb	r2, r2
 80051ea:	701a      	strb	r2, [r3, #0]
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	0a1b      	lsrs	r3, r3, #8
 80051f0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	1c5a      	adds	r2, r3, #1
 80051f6:	607a      	str	r2, [r7, #4]
 80051f8:	683a      	ldr	r2, [r7, #0]
 80051fa:	b2d2      	uxtb	r2, r2
 80051fc:	701a      	strb	r2, [r3, #0]
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	0a1b      	lsrs	r3, r3, #8
 8005202:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	1c5a      	adds	r2, r3, #1
 8005208:	607a      	str	r2, [r7, #4]
 800520a:	683a      	ldr	r2, [r7, #0]
 800520c:	b2d2      	uxtb	r2, r2
 800520e:	701a      	strb	r2, [r3, #0]
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	0a1b      	lsrs	r3, r3, #8
 8005214:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	1c5a      	adds	r2, r3, #1
 800521a:	607a      	str	r2, [r7, #4]
 800521c:	683a      	ldr	r2, [r7, #0]
 800521e:	b2d2      	uxtb	r2, r2
 8005220:	701a      	strb	r2, [r3, #0]
}
 8005222:	bf00      	nop
 8005224:	370c      	adds	r7, #12
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr

0800522e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800522e:	b480      	push	{r7}
 8005230:	b087      	sub	sp, #28
 8005232:	af00      	add	r7, sp, #0
 8005234:	60f8      	str	r0, [r7, #12]
 8005236:	60b9      	str	r1, [r7, #8]
 8005238:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00d      	beq.n	8005264 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8005248:	693a      	ldr	r2, [r7, #16]
 800524a:	1c53      	adds	r3, r2, #1
 800524c:	613b      	str	r3, [r7, #16]
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	1c59      	adds	r1, r3, #1
 8005252:	6179      	str	r1, [r7, #20]
 8005254:	7812      	ldrb	r2, [r2, #0]
 8005256:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	3b01      	subs	r3, #1
 800525c:	607b      	str	r3, [r7, #4]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1f1      	bne.n	8005248 <mem_cpy+0x1a>
	}
}
 8005264:	bf00      	nop
 8005266:	371c      	adds	r7, #28
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005270:	b480      	push	{r7}
 8005272:	b087      	sub	sp, #28
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	1c5a      	adds	r2, r3, #1
 8005284:	617a      	str	r2, [r7, #20]
 8005286:	68ba      	ldr	r2, [r7, #8]
 8005288:	b2d2      	uxtb	r2, r2
 800528a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	3b01      	subs	r3, #1
 8005290:	607b      	str	r3, [r7, #4]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d1f3      	bne.n	8005280 <mem_set+0x10>
}
 8005298:	bf00      	nop
 800529a:	bf00      	nop
 800529c:	371c      	adds	r7, #28
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr

080052a6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80052a6:	b480      	push	{r7}
 80052a8:	b089      	sub	sp, #36	@ 0x24
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	60f8      	str	r0, [r7, #12]
 80052ae:	60b9      	str	r1, [r7, #8]
 80052b0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	61fb      	str	r3, [r7, #28]
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80052ba:	2300      	movs	r3, #0
 80052bc:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	1c5a      	adds	r2, r3, #1
 80052c2:	61fa      	str	r2, [r7, #28]
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	4619      	mov	r1, r3
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	1c5a      	adds	r2, r3, #1
 80052cc:	61ba      	str	r2, [r7, #24]
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	1acb      	subs	r3, r1, r3
 80052d2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	3b01      	subs	r3, #1
 80052d8:	607b      	str	r3, [r7, #4]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d002      	beq.n	80052e6 <mem_cmp+0x40>
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d0eb      	beq.n	80052be <mem_cmp+0x18>

	return r;
 80052e6:	697b      	ldr	r3, [r7, #20]
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3724      	adds	r7, #36	@ 0x24
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr

080052f4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80052fe:	e002      	b.n	8005306 <chk_chr+0x12>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	3301      	adds	r3, #1
 8005304:	607b      	str	r3, [r7, #4]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d005      	beq.n	800531a <chk_chr+0x26>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	461a      	mov	r2, r3
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	4293      	cmp	r3, r2
 8005318:	d1f2      	bne.n	8005300 <chk_chr+0xc>
	return *str;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	781b      	ldrb	r3, [r3, #0]
}
 800531e:	4618      	mov	r0, r3
 8005320:	370c      	adds	r7, #12
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr

0800532a <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800532a:	b580      	push	{r7, lr}
 800532c:	b082      	sub	sp, #8
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d009      	beq.n	800534c <lock_fs+0x22>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	4618      	mov	r0, r3
 800533e:	f002 f93a 	bl	80075b6 <ff_req_grant>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d001      	beq.n	800534c <lock_fs+0x22>
 8005348:	2301      	movs	r3, #1
 800534a:	e000      	b.n	800534e <lock_fs+0x24>
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3708      	adds	r7, #8
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	b082      	sub	sp, #8
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
 800535e:	460b      	mov	r3, r1
 8005360:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d00d      	beq.n	8005384 <unlock_fs+0x2e>
 8005368:	78fb      	ldrb	r3, [r7, #3]
 800536a:	2b0c      	cmp	r3, #12
 800536c:	d00a      	beq.n	8005384 <unlock_fs+0x2e>
 800536e:	78fb      	ldrb	r3, [r7, #3]
 8005370:	2b0b      	cmp	r3, #11
 8005372:	d007      	beq.n	8005384 <unlock_fs+0x2e>
 8005374:	78fb      	ldrb	r3, [r7, #3]
 8005376:	2b0f      	cmp	r3, #15
 8005378:	d004      	beq.n	8005384 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	4618      	mov	r0, r3
 8005380:	f002 f92e 	bl	80075e0 <ff_rel_grant>
	}
}
 8005384:	bf00      	nop
 8005386:	3708      	adds	r7, #8
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800538c:	b480      	push	{r7}
 800538e:	b085      	sub	sp, #20
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005396:	2300      	movs	r3, #0
 8005398:	60bb      	str	r3, [r7, #8]
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	60fb      	str	r3, [r7, #12]
 800539e:	e029      	b.n	80053f4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80053a0:	4a27      	ldr	r2, [pc, #156]	@ (8005440 <chk_lock+0xb4>)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	011b      	lsls	r3, r3, #4
 80053a6:	4413      	add	r3, r2
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d01d      	beq.n	80053ea <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80053ae:	4a24      	ldr	r2, [pc, #144]	@ (8005440 <chk_lock+0xb4>)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	4413      	add	r3, r2
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	429a      	cmp	r2, r3
 80053be:	d116      	bne.n	80053ee <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80053c0:	4a1f      	ldr	r2, [pc, #124]	@ (8005440 <chk_lock+0xb4>)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	011b      	lsls	r3, r3, #4
 80053c6:	4413      	add	r3, r2
 80053c8:	3304      	adds	r3, #4
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d10c      	bne.n	80053ee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80053d4:	4a1a      	ldr	r2, [pc, #104]	@ (8005440 <chk_lock+0xb4>)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	011b      	lsls	r3, r3, #4
 80053da:	4413      	add	r3, r2
 80053dc:	3308      	adds	r3, #8
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d102      	bne.n	80053ee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80053e8:	e007      	b.n	80053fa <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80053ea:	2301      	movs	r3, #1
 80053ec:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	3301      	adds	r3, #1
 80053f2:	60fb      	str	r3, [r7, #12]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d9d2      	bls.n	80053a0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2b02      	cmp	r3, #2
 80053fe:	d109      	bne.n	8005414 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d102      	bne.n	800540c <chk_lock+0x80>
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	2b02      	cmp	r3, #2
 800540a:	d101      	bne.n	8005410 <chk_lock+0x84>
 800540c:	2300      	movs	r3, #0
 800540e:	e010      	b.n	8005432 <chk_lock+0xa6>
 8005410:	2312      	movs	r3, #18
 8005412:	e00e      	b.n	8005432 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d108      	bne.n	800542c <chk_lock+0xa0>
 800541a:	4a09      	ldr	r2, [pc, #36]	@ (8005440 <chk_lock+0xb4>)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	011b      	lsls	r3, r3, #4
 8005420:	4413      	add	r3, r2
 8005422:	330c      	adds	r3, #12
 8005424:	881b      	ldrh	r3, [r3, #0]
 8005426:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800542a:	d101      	bne.n	8005430 <chk_lock+0xa4>
 800542c:	2310      	movs	r3, #16
 800542e:	e000      	b.n	8005432 <chk_lock+0xa6>
 8005430:	2300      	movs	r3, #0
}
 8005432:	4618      	mov	r0, r3
 8005434:	3714      	adds	r7, #20
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr
 800543e:	bf00      	nop
 8005440:	20001e7c 	.word	0x20001e7c

08005444 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005444:	b480      	push	{r7}
 8005446:	b083      	sub	sp, #12
 8005448:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800544a:	2300      	movs	r3, #0
 800544c:	607b      	str	r3, [r7, #4]
 800544e:	e002      	b.n	8005456 <enq_lock+0x12>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	3301      	adds	r3, #1
 8005454:	607b      	str	r3, [r7, #4]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2b01      	cmp	r3, #1
 800545a:	d806      	bhi.n	800546a <enq_lock+0x26>
 800545c:	4a09      	ldr	r2, [pc, #36]	@ (8005484 <enq_lock+0x40>)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	011b      	lsls	r3, r3, #4
 8005462:	4413      	add	r3, r2
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d1f2      	bne.n	8005450 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2b02      	cmp	r3, #2
 800546e:	bf14      	ite	ne
 8005470:	2301      	movne	r3, #1
 8005472:	2300      	moveq	r3, #0
 8005474:	b2db      	uxtb	r3, r3
}
 8005476:	4618      	mov	r0, r3
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	20001e7c 	.word	0x20001e7c

08005488 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005488:	b480      	push	{r7}
 800548a:	b085      	sub	sp, #20
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005492:	2300      	movs	r3, #0
 8005494:	60fb      	str	r3, [r7, #12]
 8005496:	e01f      	b.n	80054d8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005498:	4a41      	ldr	r2, [pc, #260]	@ (80055a0 <inc_lock+0x118>)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	011b      	lsls	r3, r3, #4
 800549e:	4413      	add	r3, r2
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d113      	bne.n	80054d2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80054aa:	4a3d      	ldr	r2, [pc, #244]	@ (80055a0 <inc_lock+0x118>)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	011b      	lsls	r3, r3, #4
 80054b0:	4413      	add	r3, r2
 80054b2:	3304      	adds	r3, #4
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d109      	bne.n	80054d2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80054be:	4a38      	ldr	r2, [pc, #224]	@ (80055a0 <inc_lock+0x118>)
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	011b      	lsls	r3, r3, #4
 80054c4:	4413      	add	r3, r2
 80054c6:	3308      	adds	r3, #8
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d006      	beq.n	80054e0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	3301      	adds	r3, #1
 80054d6:	60fb      	str	r3, [r7, #12]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d9dc      	bls.n	8005498 <inc_lock+0x10>
 80054de:	e000      	b.n	80054e2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80054e0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2b02      	cmp	r3, #2
 80054e6:	d132      	bne.n	800554e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80054e8:	2300      	movs	r3, #0
 80054ea:	60fb      	str	r3, [r7, #12]
 80054ec:	e002      	b.n	80054f4 <inc_lock+0x6c>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	3301      	adds	r3, #1
 80054f2:	60fb      	str	r3, [r7, #12]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d806      	bhi.n	8005508 <inc_lock+0x80>
 80054fa:	4a29      	ldr	r2, [pc, #164]	@ (80055a0 <inc_lock+0x118>)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	011b      	lsls	r3, r3, #4
 8005500:	4413      	add	r3, r2
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d1f2      	bne.n	80054ee <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2b02      	cmp	r3, #2
 800550c:	d101      	bne.n	8005512 <inc_lock+0x8a>
 800550e:	2300      	movs	r3, #0
 8005510:	e040      	b.n	8005594 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	4922      	ldr	r1, [pc, #136]	@ (80055a0 <inc_lock+0x118>)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	440b      	add	r3, r1
 800551e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	689a      	ldr	r2, [r3, #8]
 8005524:	491e      	ldr	r1, [pc, #120]	@ (80055a0 <inc_lock+0x118>)
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	011b      	lsls	r3, r3, #4
 800552a:	440b      	add	r3, r1
 800552c:	3304      	adds	r3, #4
 800552e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	695a      	ldr	r2, [r3, #20]
 8005534:	491a      	ldr	r1, [pc, #104]	@ (80055a0 <inc_lock+0x118>)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	011b      	lsls	r3, r3, #4
 800553a:	440b      	add	r3, r1
 800553c:	3308      	adds	r3, #8
 800553e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005540:	4a17      	ldr	r2, [pc, #92]	@ (80055a0 <inc_lock+0x118>)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	011b      	lsls	r3, r3, #4
 8005546:	4413      	add	r3, r2
 8005548:	330c      	adds	r3, #12
 800554a:	2200      	movs	r2, #0
 800554c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d009      	beq.n	8005568 <inc_lock+0xe0>
 8005554:	4a12      	ldr	r2, [pc, #72]	@ (80055a0 <inc_lock+0x118>)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	011b      	lsls	r3, r3, #4
 800555a:	4413      	add	r3, r2
 800555c:	330c      	adds	r3, #12
 800555e:	881b      	ldrh	r3, [r3, #0]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d001      	beq.n	8005568 <inc_lock+0xe0>
 8005564:	2300      	movs	r3, #0
 8005566:	e015      	b.n	8005594 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d108      	bne.n	8005580 <inc_lock+0xf8>
 800556e:	4a0c      	ldr	r2, [pc, #48]	@ (80055a0 <inc_lock+0x118>)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	011b      	lsls	r3, r3, #4
 8005574:	4413      	add	r3, r2
 8005576:	330c      	adds	r3, #12
 8005578:	881b      	ldrh	r3, [r3, #0]
 800557a:	3301      	adds	r3, #1
 800557c:	b29a      	uxth	r2, r3
 800557e:	e001      	b.n	8005584 <inc_lock+0xfc>
 8005580:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005584:	4906      	ldr	r1, [pc, #24]	@ (80055a0 <inc_lock+0x118>)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	011b      	lsls	r3, r3, #4
 800558a:	440b      	add	r3, r1
 800558c:	330c      	adds	r3, #12
 800558e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	3301      	adds	r3, #1
}
 8005594:	4618      	mov	r0, r3
 8005596:	3714      	adds	r7, #20
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr
 80055a0:	20001e7c 	.word	0x20001e7c

080055a4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b085      	sub	sp, #20
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	3b01      	subs	r3, #1
 80055b0:	607b      	str	r3, [r7, #4]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d825      	bhi.n	8005604 <dec_lock+0x60>
		n = Files[i].ctr;
 80055b8:	4a17      	ldr	r2, [pc, #92]	@ (8005618 <dec_lock+0x74>)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	011b      	lsls	r3, r3, #4
 80055be:	4413      	add	r3, r2
 80055c0:	330c      	adds	r3, #12
 80055c2:	881b      	ldrh	r3, [r3, #0]
 80055c4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80055c6:	89fb      	ldrh	r3, [r7, #14]
 80055c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055cc:	d101      	bne.n	80055d2 <dec_lock+0x2e>
 80055ce:	2300      	movs	r3, #0
 80055d0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80055d2:	89fb      	ldrh	r3, [r7, #14]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d002      	beq.n	80055de <dec_lock+0x3a>
 80055d8:	89fb      	ldrh	r3, [r7, #14]
 80055da:	3b01      	subs	r3, #1
 80055dc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80055de:	4a0e      	ldr	r2, [pc, #56]	@ (8005618 <dec_lock+0x74>)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	011b      	lsls	r3, r3, #4
 80055e4:	4413      	add	r3, r2
 80055e6:	330c      	adds	r3, #12
 80055e8:	89fa      	ldrh	r2, [r7, #14]
 80055ea:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80055ec:	89fb      	ldrh	r3, [r7, #14]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d105      	bne.n	80055fe <dec_lock+0x5a>
 80055f2:	4a09      	ldr	r2, [pc, #36]	@ (8005618 <dec_lock+0x74>)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	011b      	lsls	r3, r3, #4
 80055f8:	4413      	add	r3, r2
 80055fa:	2200      	movs	r2, #0
 80055fc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80055fe:	2300      	movs	r3, #0
 8005600:	737b      	strb	r3, [r7, #13]
 8005602:	e001      	b.n	8005608 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005604:	2302      	movs	r3, #2
 8005606:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005608:	7b7b      	ldrb	r3, [r7, #13]
}
 800560a:	4618      	mov	r0, r3
 800560c:	3714      	adds	r7, #20
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
 8005616:	bf00      	nop
 8005618:	20001e7c 	.word	0x20001e7c

0800561c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800561c:	b480      	push	{r7}
 800561e:	b085      	sub	sp, #20
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005624:	2300      	movs	r3, #0
 8005626:	60fb      	str	r3, [r7, #12]
 8005628:	e010      	b.n	800564c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800562a:	4a0d      	ldr	r2, [pc, #52]	@ (8005660 <clear_lock+0x44>)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	011b      	lsls	r3, r3, #4
 8005630:	4413      	add	r3, r2
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	429a      	cmp	r2, r3
 8005638:	d105      	bne.n	8005646 <clear_lock+0x2a>
 800563a:	4a09      	ldr	r2, [pc, #36]	@ (8005660 <clear_lock+0x44>)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	011b      	lsls	r3, r3, #4
 8005640:	4413      	add	r3, r2
 8005642:	2200      	movs	r2, #0
 8005644:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	3301      	adds	r3, #1
 800564a:	60fb      	str	r3, [r7, #12]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2b01      	cmp	r3, #1
 8005650:	d9eb      	bls.n	800562a <clear_lock+0xe>
	}
}
 8005652:	bf00      	nop
 8005654:	bf00      	nop
 8005656:	3714      	adds	r7, #20
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr
 8005660:	20001e7c 	.word	0x20001e7c

08005664 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b086      	sub	sp, #24
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800566c:	2300      	movs	r3, #0
 800566e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	78db      	ldrb	r3, [r3, #3]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d034      	beq.n	80056e2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800567c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	7858      	ldrb	r0, [r3, #1]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005688:	2301      	movs	r3, #1
 800568a:	697a      	ldr	r2, [r7, #20]
 800568c:	f7ff fd0e 	bl	80050ac <disk_write>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d002      	beq.n	800569c <sync_window+0x38>
			res = FR_DISK_ERR;
 8005696:	2301      	movs	r3, #1
 8005698:	73fb      	strb	r3, [r7, #15]
 800569a:	e022      	b.n	80056e2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2200      	movs	r2, #0
 80056a0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	1ad2      	subs	r2, r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d217      	bcs.n	80056e2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	789b      	ldrb	r3, [r3, #2]
 80056b6:	613b      	str	r3, [r7, #16]
 80056b8:	e010      	b.n	80056dc <sync_window+0x78>
					wsect += fs->fsize;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a1b      	ldr	r3, [r3, #32]
 80056be:	697a      	ldr	r2, [r7, #20]
 80056c0:	4413      	add	r3, r2
 80056c2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	7858      	ldrb	r0, [r3, #1]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80056ce:	2301      	movs	r3, #1
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	f7ff fceb 	bl	80050ac <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	3b01      	subs	r3, #1
 80056da:	613b      	str	r3, [r7, #16]
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d8eb      	bhi.n	80056ba <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80056e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3718      	adds	r7, #24
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}

080056ec <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80056f6:	2300      	movs	r3, #0
 80056f8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056fe:	683a      	ldr	r2, [r7, #0]
 8005700:	429a      	cmp	r2, r3
 8005702:	d01b      	beq.n	800573c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7ff ffad 	bl	8005664 <sync_window>
 800570a:	4603      	mov	r3, r0
 800570c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800570e:	7bfb      	ldrb	r3, [r7, #15]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d113      	bne.n	800573c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	7858      	ldrb	r0, [r3, #1]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800571e:	2301      	movs	r3, #1
 8005720:	683a      	ldr	r2, [r7, #0]
 8005722:	f7ff fca3 	bl	800506c <disk_read>
 8005726:	4603      	mov	r3, r0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d004      	beq.n	8005736 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800572c:	f04f 33ff 	mov.w	r3, #4294967295
 8005730:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005732:	2301      	movs	r3, #1
 8005734:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	683a      	ldr	r2, [r7, #0]
 800573a:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 800573c:	7bfb      	ldrb	r3, [r7, #15]
}
 800573e:	4618      	mov	r0, r3
 8005740:	3710      	adds	r7, #16
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
	...

08005748 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f7ff ff87 	bl	8005664 <sync_window>
 8005756:	4603      	mov	r3, r0
 8005758:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800575a:	7bfb      	ldrb	r3, [r7, #15]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d159      	bne.n	8005814 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	2b03      	cmp	r3, #3
 8005766:	d149      	bne.n	80057fc <sync_fs+0xb4>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	791b      	ldrb	r3, [r3, #4]
 800576c:	2b01      	cmp	r3, #1
 800576e:	d145      	bne.n	80057fc <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	899b      	ldrh	r3, [r3, #12]
 800577a:	461a      	mov	r2, r3
 800577c:	2100      	movs	r1, #0
 800577e:	f7ff fd77 	bl	8005270 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	3338      	adds	r3, #56	@ 0x38
 8005786:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800578a:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800578e:	4618      	mov	r0, r3
 8005790:	f7ff fd06 	bl	80051a0 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	3338      	adds	r3, #56	@ 0x38
 8005798:	4921      	ldr	r1, [pc, #132]	@ (8005820 <sync_fs+0xd8>)
 800579a:	4618      	mov	r0, r3
 800579c:	f7ff fd1b 	bl	80051d6 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	3338      	adds	r3, #56	@ 0x38
 80057a4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80057a8:	491e      	ldr	r1, [pc, #120]	@ (8005824 <sync_fs+0xdc>)
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7ff fd13 	bl	80051d6 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	3338      	adds	r3, #56	@ 0x38
 80057b4:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	699b      	ldr	r3, [r3, #24]
 80057bc:	4619      	mov	r1, r3
 80057be:	4610      	mov	r0, r2
 80057c0:	f7ff fd09 	bl	80051d6 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	3338      	adds	r3, #56	@ 0x38
 80057c8:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	695b      	ldr	r3, [r3, #20]
 80057d0:	4619      	mov	r1, r3
 80057d2:	4610      	mov	r0, r2
 80057d4:	f7ff fcff 	bl	80051d6 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057dc:	1c5a      	adds	r2, r3, #1
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	7858      	ldrb	r0, [r3, #1]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057f0:	2301      	movs	r3, #1
 80057f2:	f7ff fc5b 	bl	80050ac <disk_write>
			fs->fsi_flag = 0;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	785b      	ldrb	r3, [r3, #1]
 8005800:	2200      	movs	r2, #0
 8005802:	2100      	movs	r1, #0
 8005804:	4618      	mov	r0, r3
 8005806:	f7ff fc71 	bl	80050ec <disk_ioctl>
 800580a:	4603      	mov	r3, r0
 800580c:	2b00      	cmp	r3, #0
 800580e:	d001      	beq.n	8005814 <sync_fs+0xcc>
 8005810:	2301      	movs	r3, #1
 8005812:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005814:	7bfb      	ldrb	r3, [r7, #15]
}
 8005816:	4618      	mov	r0, r3
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	41615252 	.word	0x41615252
 8005824:	61417272 	.word	0x61417272

08005828 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	3b02      	subs	r3, #2
 8005836:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	69db      	ldr	r3, [r3, #28]
 800583c:	3b02      	subs	r3, #2
 800583e:	683a      	ldr	r2, [r7, #0]
 8005840:	429a      	cmp	r2, r3
 8005842:	d301      	bcc.n	8005848 <clust2sect+0x20>
 8005844:	2300      	movs	r3, #0
 8005846:	e008      	b.n	800585a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	895b      	ldrh	r3, [r3, #10]
 800584c:	461a      	mov	r2, r3
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	fb03 f202 	mul.w	r2, r3, r2
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005858:	4413      	add	r3, r2
}
 800585a:	4618      	mov	r0, r3
 800585c:	370c      	adds	r7, #12
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr

08005866 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005866:	b580      	push	{r7, lr}
 8005868:	b086      	sub	sp, #24
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
 800586e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	2b01      	cmp	r3, #1
 800587a:	d904      	bls.n	8005886 <get_fat+0x20>
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	69db      	ldr	r3, [r3, #28]
 8005880:	683a      	ldr	r2, [r7, #0]
 8005882:	429a      	cmp	r2, r3
 8005884:	d302      	bcc.n	800588c <get_fat+0x26>
		val = 1;	/* Internal error */
 8005886:	2301      	movs	r3, #1
 8005888:	617b      	str	r3, [r7, #20]
 800588a:	e0ba      	b.n	8005a02 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800588c:	f04f 33ff 	mov.w	r3, #4294967295
 8005890:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	781b      	ldrb	r3, [r3, #0]
 8005896:	2b03      	cmp	r3, #3
 8005898:	f000 8082 	beq.w	80059a0 <get_fat+0x13a>
 800589c:	2b03      	cmp	r3, #3
 800589e:	f300 80a6 	bgt.w	80059ee <get_fat+0x188>
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d002      	beq.n	80058ac <get_fat+0x46>
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d055      	beq.n	8005956 <get_fat+0xf0>
 80058aa:	e0a0      	b.n	80059ee <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	60fb      	str	r3, [r7, #12]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	085b      	lsrs	r3, r3, #1
 80058b4:	68fa      	ldr	r2, [r7, #12]
 80058b6:	4413      	add	r3, r2
 80058b8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	899b      	ldrh	r3, [r3, #12]
 80058c2:	4619      	mov	r1, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80058ca:	4413      	add	r3, r2
 80058cc:	4619      	mov	r1, r3
 80058ce:	6938      	ldr	r0, [r7, #16]
 80058d0:	f7ff ff0c 	bl	80056ec <move_window>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f040 808c 	bne.w	80059f4 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	1c5a      	adds	r2, r3, #1
 80058e0:	60fa      	str	r2, [r7, #12]
 80058e2:	693a      	ldr	r2, [r7, #16]
 80058e4:	8992      	ldrh	r2, [r2, #12]
 80058e6:	fbb3 f1f2 	udiv	r1, r3, r2
 80058ea:	fb01 f202 	mul.w	r2, r1, r2
 80058ee:	1a9b      	subs	r3, r3, r2
 80058f0:	693a      	ldr	r2, [r7, #16]
 80058f2:	4413      	add	r3, r2
 80058f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80058f8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	899b      	ldrh	r3, [r3, #12]
 8005902:	4619      	mov	r1, r3
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	fbb3 f3f1 	udiv	r3, r3, r1
 800590a:	4413      	add	r3, r2
 800590c:	4619      	mov	r1, r3
 800590e:	6938      	ldr	r0, [r7, #16]
 8005910:	f7ff feec 	bl	80056ec <move_window>
 8005914:	4603      	mov	r3, r0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d16e      	bne.n	80059f8 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	899b      	ldrh	r3, [r3, #12]
 800591e:	461a      	mov	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	fbb3 f1f2 	udiv	r1, r3, r2
 8005926:	fb01 f202 	mul.w	r2, r1, r2
 800592a:	1a9b      	subs	r3, r3, r2
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	4413      	add	r3, r2
 8005930:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005934:	021b      	lsls	r3, r3, #8
 8005936:	68ba      	ldr	r2, [r7, #8]
 8005938:	4313      	orrs	r3, r2
 800593a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	d002      	beq.n	800594c <get_fat+0xe6>
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	091b      	lsrs	r3, r3, #4
 800594a:	e002      	b.n	8005952 <get_fat+0xec>
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005952:	617b      	str	r3, [r7, #20]
			break;
 8005954:	e055      	b.n	8005a02 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	899b      	ldrh	r3, [r3, #12]
 800595e:	085b      	lsrs	r3, r3, #1
 8005960:	b29b      	uxth	r3, r3
 8005962:	4619      	mov	r1, r3
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	fbb3 f3f1 	udiv	r3, r3, r1
 800596a:	4413      	add	r3, r2
 800596c:	4619      	mov	r1, r3
 800596e:	6938      	ldr	r0, [r7, #16]
 8005970:	f7ff febc 	bl	80056ec <move_window>
 8005974:	4603      	mov	r3, r0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d140      	bne.n	80059fc <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	005b      	lsls	r3, r3, #1
 8005984:	693a      	ldr	r2, [r7, #16]
 8005986:	8992      	ldrh	r2, [r2, #12]
 8005988:	fbb3 f0f2 	udiv	r0, r3, r2
 800598c:	fb00 f202 	mul.w	r2, r0, r2
 8005990:	1a9b      	subs	r3, r3, r2
 8005992:	440b      	add	r3, r1
 8005994:	4618      	mov	r0, r3
 8005996:	f7ff fbc7 	bl	8005128 <ld_word>
 800599a:	4603      	mov	r3, r0
 800599c:	617b      	str	r3, [r7, #20]
			break;
 800599e:	e030      	b.n	8005a02 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	899b      	ldrh	r3, [r3, #12]
 80059a8:	089b      	lsrs	r3, r3, #2
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	4619      	mov	r1, r3
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	fbb3 f3f1 	udiv	r3, r3, r1
 80059b4:	4413      	add	r3, r2
 80059b6:	4619      	mov	r1, r3
 80059b8:	6938      	ldr	r0, [r7, #16]
 80059ba:	f7ff fe97 	bl	80056ec <move_window>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d11d      	bne.n	8005a00 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	009b      	lsls	r3, r3, #2
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	8992      	ldrh	r2, [r2, #12]
 80059d2:	fbb3 f0f2 	udiv	r0, r3, r2
 80059d6:	fb00 f202 	mul.w	r2, r0, r2
 80059da:	1a9b      	subs	r3, r3, r2
 80059dc:	440b      	add	r3, r1
 80059de:	4618      	mov	r0, r3
 80059e0:	f7ff fbbb 	bl	800515a <ld_dword>
 80059e4:	4603      	mov	r3, r0
 80059e6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80059ea:	617b      	str	r3, [r7, #20]
			break;
 80059ec:	e009      	b.n	8005a02 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80059ee:	2301      	movs	r3, #1
 80059f0:	617b      	str	r3, [r7, #20]
 80059f2:	e006      	b.n	8005a02 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80059f4:	bf00      	nop
 80059f6:	e004      	b.n	8005a02 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80059f8:	bf00      	nop
 80059fa:	e002      	b.n	8005a02 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80059fc:	bf00      	nop
 80059fe:	e000      	b.n	8005a02 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005a00:	bf00      	nop
		}
	}

	return val;
 8005a02:	697b      	ldr	r3, [r7, #20]
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3718      	adds	r7, #24
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}

08005a0c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005a0c:	b590      	push	{r4, r7, lr}
 8005a0e:	b089      	sub	sp, #36	@ 0x24
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	60b9      	str	r1, [r7, #8]
 8005a16:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005a18:	2302      	movs	r3, #2
 8005a1a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	f240 8109 	bls.w	8005c36 <put_fat+0x22a>
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	69db      	ldr	r3, [r3, #28]
 8005a28:	68ba      	ldr	r2, [r7, #8]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	f080 8103 	bcs.w	8005c36 <put_fat+0x22a>
		switch (fs->fs_type) {
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	2b03      	cmp	r3, #3
 8005a36:	f000 80b6 	beq.w	8005ba6 <put_fat+0x19a>
 8005a3a:	2b03      	cmp	r3, #3
 8005a3c:	f300 80fb 	bgt.w	8005c36 <put_fat+0x22a>
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d003      	beq.n	8005a4c <put_fat+0x40>
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	f000 8083 	beq.w	8005b50 <put_fat+0x144>
 8005a4a:	e0f4      	b.n	8005c36 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	61bb      	str	r3, [r7, #24]
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	085b      	lsrs	r3, r3, #1
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	4413      	add	r3, r2
 8005a58:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	899b      	ldrh	r3, [r3, #12]
 8005a62:	4619      	mov	r1, r3
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a6a:	4413      	add	r3, r2
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	68f8      	ldr	r0, [r7, #12]
 8005a70:	f7ff fe3c 	bl	80056ec <move_window>
 8005a74:	4603      	mov	r3, r0
 8005a76:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005a78:	7ffb      	ldrb	r3, [r7, #31]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	f040 80d4 	bne.w	8005c28 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	1c5a      	adds	r2, r3, #1
 8005a8a:	61ba      	str	r2, [r7, #24]
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	8992      	ldrh	r2, [r2, #12]
 8005a90:	fbb3 f0f2 	udiv	r0, r3, r2
 8005a94:	fb00 f202 	mul.w	r2, r0, r2
 8005a98:	1a9b      	subs	r3, r3, r2
 8005a9a:	440b      	add	r3, r1
 8005a9c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	f003 0301 	and.w	r3, r3, #1
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d00d      	beq.n	8005ac4 <put_fat+0xb8>
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	b25b      	sxtb	r3, r3
 8005aae:	f003 030f 	and.w	r3, r3, #15
 8005ab2:	b25a      	sxtb	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	b25b      	sxtb	r3, r3
 8005ab8:	011b      	lsls	r3, r3, #4
 8005aba:	b25b      	sxtb	r3, r3
 8005abc:	4313      	orrs	r3, r2
 8005abe:	b25b      	sxtb	r3, r3
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	e001      	b.n	8005ac8 <put_fat+0xbc>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	899b      	ldrh	r3, [r3, #12]
 8005ada:	4619      	mov	r1, r3
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8005ae2:	4413      	add	r3, r2
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	68f8      	ldr	r0, [r7, #12]
 8005ae8:	f7ff fe00 	bl	80056ec <move_window>
 8005aec:	4603      	mov	r3, r0
 8005aee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005af0:	7ffb      	ldrb	r3, [r7, #31]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	f040 809a 	bne.w	8005c2c <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	899b      	ldrh	r3, [r3, #12]
 8005b02:	461a      	mov	r2, r3
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	fbb3 f0f2 	udiv	r0, r3, r2
 8005b0a:	fb00 f202 	mul.w	r2, r0, r2
 8005b0e:	1a9b      	subs	r3, r3, r2
 8005b10:	440b      	add	r3, r1
 8005b12:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	f003 0301 	and.w	r3, r3, #1
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d003      	beq.n	8005b26 <put_fat+0x11a>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	091b      	lsrs	r3, r3, #4
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	e00e      	b.n	8005b44 <put_fat+0x138>
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	781b      	ldrb	r3, [r3, #0]
 8005b2a:	b25b      	sxtb	r3, r3
 8005b2c:	f023 030f 	bic.w	r3, r3, #15
 8005b30:	b25a      	sxtb	r2, r3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	0a1b      	lsrs	r3, r3, #8
 8005b36:	b25b      	sxtb	r3, r3
 8005b38:	f003 030f 	and.w	r3, r3, #15
 8005b3c:	b25b      	sxtb	r3, r3
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	b25b      	sxtb	r3, r3
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	697a      	ldr	r2, [r7, #20]
 8005b46:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	70da      	strb	r2, [r3, #3]
			break;
 8005b4e:	e072      	b.n	8005c36 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	899b      	ldrh	r3, [r3, #12]
 8005b58:	085b      	lsrs	r3, r3, #1
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b64:	4413      	add	r3, r2
 8005b66:	4619      	mov	r1, r3
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	f7ff fdbf 	bl	80056ec <move_window>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005b72:	7ffb      	ldrb	r3, [r7, #31]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d15b      	bne.n	8005c30 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	005b      	lsls	r3, r3, #1
 8005b82:	68fa      	ldr	r2, [r7, #12]
 8005b84:	8992      	ldrh	r2, [r2, #12]
 8005b86:	fbb3 f0f2 	udiv	r0, r3, r2
 8005b8a:	fb00 f202 	mul.w	r2, r0, r2
 8005b8e:	1a9b      	subs	r3, r3, r2
 8005b90:	440b      	add	r3, r1
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	b292      	uxth	r2, r2
 8005b96:	4611      	mov	r1, r2
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f7ff fb01 	bl	80051a0 <st_word>
			fs->wflag = 1;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	70da      	strb	r2, [r3, #3]
			break;
 8005ba4:	e047      	b.n	8005c36 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	899b      	ldrh	r3, [r3, #12]
 8005bae:	089b      	lsrs	r3, r3, #2
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	4619      	mov	r1, r3
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8005bba:	4413      	add	r3, r2
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	68f8      	ldr	r0, [r7, #12]
 8005bc0:	f7ff fd94 	bl	80056ec <move_window>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005bc8:	7ffb      	ldrb	r3, [r7, #31]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d132      	bne.n	8005c34 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	68fa      	ldr	r2, [r7, #12]
 8005be0:	8992      	ldrh	r2, [r2, #12]
 8005be2:	fbb3 f0f2 	udiv	r0, r3, r2
 8005be6:	fb00 f202 	mul.w	r2, r0, r2
 8005bea:	1a9b      	subs	r3, r3, r2
 8005bec:	440b      	add	r3, r1
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7ff fab3 	bl	800515a <ld_dword>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005bfa:	4323      	orrs	r3, r4
 8005bfc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	68fa      	ldr	r2, [r7, #12]
 8005c0a:	8992      	ldrh	r2, [r2, #12]
 8005c0c:	fbb3 f0f2 	udiv	r0, r3, r2
 8005c10:	fb00 f202 	mul.w	r2, r0, r2
 8005c14:	1a9b      	subs	r3, r3, r2
 8005c16:	440b      	add	r3, r1
 8005c18:	6879      	ldr	r1, [r7, #4]
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f7ff fadb 	bl	80051d6 <st_dword>
			fs->wflag = 1;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2201      	movs	r2, #1
 8005c24:	70da      	strb	r2, [r3, #3]
			break;
 8005c26:	e006      	b.n	8005c36 <put_fat+0x22a>
			if (res != FR_OK) break;
 8005c28:	bf00      	nop
 8005c2a:	e004      	b.n	8005c36 <put_fat+0x22a>
			if (res != FR_OK) break;
 8005c2c:	bf00      	nop
 8005c2e:	e002      	b.n	8005c36 <put_fat+0x22a>
			if (res != FR_OK) break;
 8005c30:	bf00      	nop
 8005c32:	e000      	b.n	8005c36 <put_fat+0x22a>
			if (res != FR_OK) break;
 8005c34:	bf00      	nop
		}
	}
	return res;
 8005c36:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3724      	adds	r7, #36	@ 0x24
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd90      	pop	{r4, r7, pc}

08005c40 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b088      	sub	sp, #32
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d904      	bls.n	8005c66 <remove_chain+0x26>
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	69db      	ldr	r3, [r3, #28]
 8005c60:	68ba      	ldr	r2, [r7, #8]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d301      	bcc.n	8005c6a <remove_chain+0x2a>
 8005c66:	2302      	movs	r3, #2
 8005c68:	e04b      	b.n	8005d02 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00c      	beq.n	8005c8a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005c70:	f04f 32ff 	mov.w	r2, #4294967295
 8005c74:	6879      	ldr	r1, [r7, #4]
 8005c76:	69b8      	ldr	r0, [r7, #24]
 8005c78:	f7ff fec8 	bl	8005a0c <put_fat>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8005c80:	7ffb      	ldrb	r3, [r7, #31]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d001      	beq.n	8005c8a <remove_chain+0x4a>
 8005c86:	7ffb      	ldrb	r3, [r7, #31]
 8005c88:	e03b      	b.n	8005d02 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005c8a:	68b9      	ldr	r1, [r7, #8]
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f7ff fdea 	bl	8005866 <get_fat>
 8005c92:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d031      	beq.n	8005cfe <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d101      	bne.n	8005ca4 <remove_chain+0x64>
 8005ca0:	2302      	movs	r3, #2
 8005ca2:	e02e      	b.n	8005d02 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005caa:	d101      	bne.n	8005cb0 <remove_chain+0x70>
 8005cac:	2301      	movs	r3, #1
 8005cae:	e028      	b.n	8005d02 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	68b9      	ldr	r1, [r7, #8]
 8005cb4:	69b8      	ldr	r0, [r7, #24]
 8005cb6:	f7ff fea9 	bl	8005a0c <put_fat>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005cbe:	7ffb      	ldrb	r3, [r7, #31]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d001      	beq.n	8005cc8 <remove_chain+0x88>
 8005cc4:	7ffb      	ldrb	r3, [r7, #31]
 8005cc6:	e01c      	b.n	8005d02 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005cc8:	69bb      	ldr	r3, [r7, #24]
 8005cca:	699a      	ldr	r2, [r3, #24]
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	69db      	ldr	r3, [r3, #28]
 8005cd0:	3b02      	subs	r3, #2
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d20b      	bcs.n	8005cee <remove_chain+0xae>
			fs->free_clst++;
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	1c5a      	adds	r2, r3, #1
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	791b      	ldrb	r3, [r3, #4]
 8005ce4:	f043 0301 	orr.w	r3, r3, #1
 8005ce8:	b2da      	uxtb	r2, r3
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	69db      	ldr	r3, [r3, #28]
 8005cf6:	68ba      	ldr	r2, [r7, #8]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d3c6      	bcc.n	8005c8a <remove_chain+0x4a>
 8005cfc:	e000      	b.n	8005d00 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005cfe:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3720      	adds	r7, #32
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}

08005d0a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005d0a:	b580      	push	{r7, lr}
 8005d0c:	b088      	sub	sp, #32
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	6078      	str	r0, [r7, #4]
 8005d12:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d10d      	bne.n	8005d3c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	695b      	ldr	r3, [r3, #20]
 8005d24:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d004      	beq.n	8005d36 <create_chain+0x2c>
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	69db      	ldr	r3, [r3, #28]
 8005d30:	69ba      	ldr	r2, [r7, #24]
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d31b      	bcc.n	8005d6e <create_chain+0x64>
 8005d36:	2301      	movs	r3, #1
 8005d38:	61bb      	str	r3, [r7, #24]
 8005d3a:	e018      	b.n	8005d6e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005d3c:	6839      	ldr	r1, [r7, #0]
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f7ff fd91 	bl	8005866 <get_fat>
 8005d44:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d801      	bhi.n	8005d50 <create_chain+0x46>
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e070      	b.n	8005e32 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d56:	d101      	bne.n	8005d5c <create_chain+0x52>
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	e06a      	b.n	8005e32 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	69db      	ldr	r3, [r3, #28]
 8005d60:	68fa      	ldr	r2, [r7, #12]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d201      	bcs.n	8005d6a <create_chain+0x60>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	e063      	b.n	8005e32 <create_chain+0x128>
		scl = clst;
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	3301      	adds	r3, #1
 8005d76:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	69db      	ldr	r3, [r3, #28]
 8005d7c:	69fa      	ldr	r2, [r7, #28]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d307      	bcc.n	8005d92 <create_chain+0x88>
				ncl = 2;
 8005d82:	2302      	movs	r3, #2
 8005d84:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8005d86:	69fa      	ldr	r2, [r7, #28]
 8005d88:	69bb      	ldr	r3, [r7, #24]
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d901      	bls.n	8005d92 <create_chain+0x88>
 8005d8e:	2300      	movs	r3, #0
 8005d90:	e04f      	b.n	8005e32 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005d92:	69f9      	ldr	r1, [r7, #28]
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f7ff fd66 	bl	8005866 <get_fat>
 8005d9a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d00e      	beq.n	8005dc0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d003      	beq.n	8005db0 <create_chain+0xa6>
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dae:	d101      	bne.n	8005db4 <create_chain+0xaa>
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	e03e      	b.n	8005e32 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8005db4:	69fa      	ldr	r2, [r7, #28]
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d1da      	bne.n	8005d72 <create_chain+0x68>
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	e038      	b.n	8005e32 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8005dc0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8005dc6:	69f9      	ldr	r1, [r7, #28]
 8005dc8:	6938      	ldr	r0, [r7, #16]
 8005dca:	f7ff fe1f 	bl	8005a0c <put_fat>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8005dd2:	7dfb      	ldrb	r3, [r7, #23]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d109      	bne.n	8005dec <create_chain+0xe2>
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d006      	beq.n	8005dec <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005dde:	69fa      	ldr	r2, [r7, #28]
 8005de0:	6839      	ldr	r1, [r7, #0]
 8005de2:	6938      	ldr	r0, [r7, #16]
 8005de4:	f7ff fe12 	bl	8005a0c <put_fat>
 8005de8:	4603      	mov	r3, r0
 8005dea:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005dec:	7dfb      	ldrb	r3, [r7, #23]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d116      	bne.n	8005e20 <create_chain+0x116>
		fs->last_clst = ncl;
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	69fa      	ldr	r2, [r7, #28]
 8005df6:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	699a      	ldr	r2, [r3, #24]
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	69db      	ldr	r3, [r3, #28]
 8005e00:	3b02      	subs	r3, #2
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d804      	bhi.n	8005e10 <create_chain+0x106>
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	699b      	ldr	r3, [r3, #24]
 8005e0a:	1e5a      	subs	r2, r3, #1
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	791b      	ldrb	r3, [r3, #4]
 8005e14:	f043 0301 	orr.w	r3, r3, #1
 8005e18:	b2da      	uxtb	r2, r3
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	711a      	strb	r2, [r3, #4]
 8005e1e:	e007      	b.n	8005e30 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005e20:	7dfb      	ldrb	r3, [r7, #23]
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d102      	bne.n	8005e2c <create_chain+0x122>
 8005e26:	f04f 33ff 	mov.w	r3, #4294967295
 8005e2a:	e000      	b.n	8005e2e <create_chain+0x124>
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005e30:	69fb      	ldr	r3, [r7, #28]
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3720      	adds	r7, #32
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}

08005e3a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8005e3a:	b480      	push	{r7}
 8005e3c:	b087      	sub	sp, #28
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
 8005e42:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e4e:	3304      	adds	r3, #4
 8005e50:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	899b      	ldrh	r3, [r3, #12]
 8005e56:	461a      	mov	r2, r3
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e5e:	68fa      	ldr	r2, [r7, #12]
 8005e60:	8952      	ldrh	r2, [r2, #10]
 8005e62:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e66:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	1d1a      	adds	r2, r3, #4
 8005e6c:	613a      	str	r2, [r7, #16]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d101      	bne.n	8005e7c <clmt_clust+0x42>
 8005e78:	2300      	movs	r3, #0
 8005e7a:	e010      	b.n	8005e9e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8005e7c:	697a      	ldr	r2, [r7, #20]
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d307      	bcc.n	8005e94 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	617b      	str	r3, [r7, #20]
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	3304      	adds	r3, #4
 8005e90:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005e92:	e7e9      	b.n	8005e68 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8005e94:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	4413      	add	r3, r2
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	371c      	adds	r7, #28
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr

08005eaa <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005eaa:	b580      	push	{r7, lr}
 8005eac:	b086      	sub	sp, #24
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
 8005eb2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ec0:	d204      	bcs.n	8005ecc <dir_sdi+0x22>
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	f003 031f 	and.w	r3, r3, #31
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d001      	beq.n	8005ed0 <dir_sdi+0x26>
		return FR_INT_ERR;
 8005ecc:	2302      	movs	r3, #2
 8005ece:	e071      	b.n	8005fb4 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	683a      	ldr	r2, [r7, #0]
 8005ed4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d106      	bne.n	8005ef0 <dir_sdi+0x46>
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	781b      	ldrb	r3, [r3, #0]
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	d902      	bls.n	8005ef0 <dir_sdi+0x46>
		clst = fs->dirbase;
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eee:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d10c      	bne.n	8005f10 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	095b      	lsrs	r3, r3, #5
 8005efa:	693a      	ldr	r2, [r7, #16]
 8005efc:	8912      	ldrh	r2, [r2, #8]
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d301      	bcc.n	8005f06 <dir_sdi+0x5c>
 8005f02:	2302      	movs	r3, #2
 8005f04:	e056      	b.n	8005fb4 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	61da      	str	r2, [r3, #28]
 8005f0e:	e02d      	b.n	8005f6c <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	895b      	ldrh	r3, [r3, #10]
 8005f14:	461a      	mov	r2, r3
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	899b      	ldrh	r3, [r3, #12]
 8005f1a:	fb02 f303 	mul.w	r3, r2, r3
 8005f1e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005f20:	e019      	b.n	8005f56 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6979      	ldr	r1, [r7, #20]
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7ff fc9d 	bl	8005866 <get_fat>
 8005f2c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f34:	d101      	bne.n	8005f3a <dir_sdi+0x90>
 8005f36:	2301      	movs	r3, #1
 8005f38:	e03c      	b.n	8005fb4 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d904      	bls.n	8005f4a <dir_sdi+0xa0>
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	69db      	ldr	r3, [r3, #28]
 8005f44:	697a      	ldr	r2, [r7, #20]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d301      	bcc.n	8005f4e <dir_sdi+0xa4>
 8005f4a:	2302      	movs	r3, #2
 8005f4c:	e032      	b.n	8005fb4 <dir_sdi+0x10a>
			ofs -= csz;
 8005f4e:	683a      	ldr	r2, [r7, #0]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	1ad3      	subs	r3, r2, r3
 8005f54:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005f56:	683a      	ldr	r2, [r7, #0]
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d2e1      	bcs.n	8005f22 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8005f5e:	6979      	ldr	r1, [r7, #20]
 8005f60:	6938      	ldr	r0, [r7, #16]
 8005f62:	f7ff fc61 	bl	8005828 <clust2sect>
 8005f66:	4602      	mov	r2, r0
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	697a      	ldr	r2, [r7, #20]
 8005f70:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	69db      	ldr	r3, [r3, #28]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d101      	bne.n	8005f7e <dir_sdi+0xd4>
 8005f7a:	2302      	movs	r3, #2
 8005f7c:	e01a      	b.n	8005fb4 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	69da      	ldr	r2, [r3, #28]
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	899b      	ldrh	r3, [r3, #12]
 8005f86:	4619      	mov	r1, r3
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f8e:	441a      	add	r2, r3
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	899b      	ldrh	r3, [r3, #12]
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	fbb3 f0f2 	udiv	r0, r3, r2
 8005fa6:	fb00 f202 	mul.w	r2, r0, r2
 8005faa:	1a9b      	subs	r3, r3, r2
 8005fac:	18ca      	adds	r2, r1, r3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3718      	adds	r7, #24
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b086      	sub	sp, #24
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	695b      	ldr	r3, [r3, #20]
 8005fd0:	3320      	adds	r3, #32
 8005fd2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	69db      	ldr	r3, [r3, #28]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d003      	beq.n	8005fe4 <dir_next+0x28>
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005fe2:	d301      	bcc.n	8005fe8 <dir_next+0x2c>
 8005fe4:	2304      	movs	r3, #4
 8005fe6:	e0bb      	b.n	8006160 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	899b      	ldrh	r3, [r3, #12]
 8005fec:	461a      	mov	r2, r3
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	fbb3 f1f2 	udiv	r1, r3, r2
 8005ff4:	fb01 f202 	mul.w	r2, r1, r2
 8005ff8:	1a9b      	subs	r3, r3, r2
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	f040 809d 	bne.w	800613a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	69db      	ldr	r3, [r3, #28]
 8006004:	1c5a      	adds	r2, r3, #1
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	699b      	ldr	r3, [r3, #24]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d10b      	bne.n	800602a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	095b      	lsrs	r3, r3, #5
 8006016:	68fa      	ldr	r2, [r7, #12]
 8006018:	8912      	ldrh	r2, [r2, #8]
 800601a:	4293      	cmp	r3, r2
 800601c:	f0c0 808d 	bcc.w	800613a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	61da      	str	r2, [r3, #28]
 8006026:	2304      	movs	r3, #4
 8006028:	e09a      	b.n	8006160 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	899b      	ldrh	r3, [r3, #12]
 800602e:	461a      	mov	r2, r3
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	fbb3 f3f2 	udiv	r3, r3, r2
 8006036:	68fa      	ldr	r2, [r7, #12]
 8006038:	8952      	ldrh	r2, [r2, #10]
 800603a:	3a01      	subs	r2, #1
 800603c:	4013      	ands	r3, r2
 800603e:	2b00      	cmp	r3, #0
 8006040:	d17b      	bne.n	800613a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006042:	687a      	ldr	r2, [r7, #4]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	4619      	mov	r1, r3
 800604a:	4610      	mov	r0, r2
 800604c:	f7ff fc0b 	bl	8005866 <get_fat>
 8006050:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	2b01      	cmp	r3, #1
 8006056:	d801      	bhi.n	800605c <dir_next+0xa0>
 8006058:	2302      	movs	r3, #2
 800605a:	e081      	b.n	8006160 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006062:	d101      	bne.n	8006068 <dir_next+0xac>
 8006064:	2301      	movs	r3, #1
 8006066:	e07b      	b.n	8006160 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	69db      	ldr	r3, [r3, #28]
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	429a      	cmp	r2, r3
 8006070:	d359      	bcc.n	8006126 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d104      	bne.n	8006082 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	61da      	str	r2, [r3, #28]
 800607e:	2304      	movs	r3, #4
 8006080:	e06e      	b.n	8006160 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006082:	687a      	ldr	r2, [r7, #4]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	699b      	ldr	r3, [r3, #24]
 8006088:	4619      	mov	r1, r3
 800608a:	4610      	mov	r0, r2
 800608c:	f7ff fe3d 	bl	8005d0a <create_chain>
 8006090:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <dir_next+0xe0>
 8006098:	2307      	movs	r3, #7
 800609a:	e061      	b.n	8006160 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d101      	bne.n	80060a6 <dir_next+0xea>
 80060a2:	2302      	movs	r3, #2
 80060a4:	e05c      	b.n	8006160 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ac:	d101      	bne.n	80060b2 <dir_next+0xf6>
 80060ae:	2301      	movs	r3, #1
 80060b0:	e056      	b.n	8006160 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80060b2:	68f8      	ldr	r0, [r7, #12]
 80060b4:	f7ff fad6 	bl	8005664 <sync_window>
 80060b8:	4603      	mov	r3, r0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d001      	beq.n	80060c2 <dir_next+0x106>
 80060be:	2301      	movs	r3, #1
 80060c0:	e04e      	b.n	8006160 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	899b      	ldrh	r3, [r3, #12]
 80060cc:	461a      	mov	r2, r3
 80060ce:	2100      	movs	r1, #0
 80060d0:	f7ff f8ce 	bl	8005270 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80060d4:	2300      	movs	r3, #0
 80060d6:	613b      	str	r3, [r7, #16]
 80060d8:	6979      	ldr	r1, [r7, #20]
 80060da:	68f8      	ldr	r0, [r7, #12]
 80060dc:	f7ff fba4 	bl	8005828 <clust2sect>
 80060e0:	4602      	mov	r2, r0
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80060e6:	e012      	b.n	800610e <dir_next+0x152>
						fs->wflag = 1;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2201      	movs	r2, #1
 80060ec:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80060ee:	68f8      	ldr	r0, [r7, #12]
 80060f0:	f7ff fab8 	bl	8005664 <sync_window>
 80060f4:	4603      	mov	r3, r0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d001      	beq.n	80060fe <dir_next+0x142>
 80060fa:	2301      	movs	r3, #1
 80060fc:	e030      	b.n	8006160 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	3301      	adds	r3, #1
 8006102:	613b      	str	r3, [r7, #16]
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006108:	1c5a      	adds	r2, r3, #1
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	635a      	str	r2, [r3, #52]	@ 0x34
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	895b      	ldrh	r3, [r3, #10]
 8006112:	461a      	mov	r2, r3
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	4293      	cmp	r3, r2
 8006118:	d3e6      	bcc.n	80060e8 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	1ad2      	subs	r2, r2, r3
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800612c:	6979      	ldr	r1, [r7, #20]
 800612e:	68f8      	ldr	r0, [r7, #12]
 8006130:	f7ff fb7a 	bl	8005828 <clust2sect>
 8006134:	4602      	mov	r2, r0
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68ba      	ldr	r2, [r7, #8]
 800613e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	899b      	ldrh	r3, [r3, #12]
 800614a:	461a      	mov	r2, r3
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006152:	fb00 f202 	mul.w	r2, r0, r2
 8006156:	1a9b      	subs	r3, r3, r2
 8006158:	18ca      	adds	r2, r1, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800615e:	2300      	movs	r3, #0
}
 8006160:	4618      	mov	r0, r3
 8006162:	3718      	adds	r7, #24
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8006178:	2100      	movs	r1, #0
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7ff fe95 	bl	8005eaa <dir_sdi>
 8006180:	4603      	mov	r3, r0
 8006182:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006184:	7dfb      	ldrb	r3, [r7, #23]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d12b      	bne.n	80061e2 <dir_alloc+0x7a>
		n = 0;
 800618a:	2300      	movs	r3, #0
 800618c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	69db      	ldr	r3, [r3, #28]
 8006192:	4619      	mov	r1, r3
 8006194:	68f8      	ldr	r0, [r7, #12]
 8006196:	f7ff faa9 	bl	80056ec <move_window>
 800619a:	4603      	mov	r3, r0
 800619c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800619e:	7dfb      	ldrb	r3, [r7, #23]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d11d      	bne.n	80061e0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a1b      	ldr	r3, [r3, #32]
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	2be5      	cmp	r3, #229	@ 0xe5
 80061ac:	d004      	beq.n	80061b8 <dir_alloc+0x50>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6a1b      	ldr	r3, [r3, #32]
 80061b2:	781b      	ldrb	r3, [r3, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d107      	bne.n	80061c8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	3301      	adds	r3, #1
 80061bc:	613b      	str	r3, [r7, #16]
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d102      	bne.n	80061cc <dir_alloc+0x64>
 80061c6:	e00c      	b.n	80061e2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80061c8:	2300      	movs	r3, #0
 80061ca:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80061cc:	2101      	movs	r1, #1
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f7ff fef4 	bl	8005fbc <dir_next>
 80061d4:	4603      	mov	r3, r0
 80061d6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80061d8:	7dfb      	ldrb	r3, [r7, #23]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d0d7      	beq.n	800618e <dir_alloc+0x26>
 80061de:	e000      	b.n	80061e2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80061e0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80061e2:	7dfb      	ldrb	r3, [r7, #23]
 80061e4:	2b04      	cmp	r3, #4
 80061e6:	d101      	bne.n	80061ec <dir_alloc+0x84>
 80061e8:	2307      	movs	r3, #7
 80061ea:	75fb      	strb	r3, [r7, #23]
	return res;
 80061ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3718      	adds	r7, #24
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}

080061f6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80061f6:	b580      	push	{r7, lr}
 80061f8:	b084      	sub	sp, #16
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
 80061fe:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	331a      	adds	r3, #26
 8006204:	4618      	mov	r0, r3
 8006206:	f7fe ff8f 	bl	8005128 <ld_word>
 800620a:	4603      	mov	r3, r0
 800620c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	2b03      	cmp	r3, #3
 8006214:	d109      	bne.n	800622a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	3314      	adds	r3, #20
 800621a:	4618      	mov	r0, r3
 800621c:	f7fe ff84 	bl	8005128 <ld_word>
 8006220:	4603      	mov	r3, r0
 8006222:	041b      	lsls	r3, r3, #16
 8006224:	68fa      	ldr	r2, [r7, #12]
 8006226:	4313      	orrs	r3, r2
 8006228:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800622a:	68fb      	ldr	r3, [r7, #12]
}
 800622c:	4618      	mov	r0, r3
 800622e:	3710      	adds	r7, #16
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}

08006234 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b084      	sub	sp, #16
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	331a      	adds	r3, #26
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	b292      	uxth	r2, r2
 8006248:	4611      	mov	r1, r2
 800624a:	4618      	mov	r0, r3
 800624c:	f7fe ffa8 	bl	80051a0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	781b      	ldrb	r3, [r3, #0]
 8006254:	2b03      	cmp	r3, #3
 8006256:	d109      	bne.n	800626c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	f103 0214 	add.w	r2, r3, #20
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	0c1b      	lsrs	r3, r3, #16
 8006262:	b29b      	uxth	r3, r3
 8006264:	4619      	mov	r1, r3
 8006266:	4610      	mov	r0, r2
 8006268:	f7fe ff9a 	bl	80051a0 <st_word>
	}
}
 800626c:	bf00      	nop
 800626e:	3710      	adds	r7, #16
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}

08006274 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b086      	sub	sp, #24
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006282:	2100      	movs	r1, #0
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f7ff fe10 	bl	8005eaa <dir_sdi>
 800628a:	4603      	mov	r3, r0
 800628c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800628e:	7dfb      	ldrb	r3, [r7, #23]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d001      	beq.n	8006298 <dir_find+0x24>
 8006294:	7dfb      	ldrb	r3, [r7, #23]
 8006296:	e03e      	b.n	8006316 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	69db      	ldr	r3, [r3, #28]
 800629c:	4619      	mov	r1, r3
 800629e:	6938      	ldr	r0, [r7, #16]
 80062a0:	f7ff fa24 	bl	80056ec <move_window>
 80062a4:	4603      	mov	r3, r0
 80062a6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80062a8:	7dfb      	ldrb	r3, [r7, #23]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d12f      	bne.n	800630e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a1b      	ldr	r3, [r3, #32]
 80062b2:	781b      	ldrb	r3, [r3, #0]
 80062b4:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80062b6:	7bfb      	ldrb	r3, [r7, #15]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d102      	bne.n	80062c2 <dir_find+0x4e>
 80062bc:	2304      	movs	r3, #4
 80062be:	75fb      	strb	r3, [r7, #23]
 80062c0:	e028      	b.n	8006314 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a1b      	ldr	r3, [r3, #32]
 80062c6:	330b      	adds	r3, #11
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062ce:	b2da      	uxtb	r2, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6a1b      	ldr	r3, [r3, #32]
 80062d8:	330b      	adds	r3, #11
 80062da:	781b      	ldrb	r3, [r3, #0]
 80062dc:	f003 0308 	and.w	r3, r3, #8
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10a      	bne.n	80062fa <dir_find+0x86>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6a18      	ldr	r0, [r3, #32]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	3324      	adds	r3, #36	@ 0x24
 80062ec:	220b      	movs	r2, #11
 80062ee:	4619      	mov	r1, r3
 80062f0:	f7fe ffd9 	bl	80052a6 <mem_cmp>
 80062f4:	4603      	mov	r3, r0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00b      	beq.n	8006312 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80062fa:	2100      	movs	r1, #0
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f7ff fe5d 	bl	8005fbc <dir_next>
 8006302:	4603      	mov	r3, r0
 8006304:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006306:	7dfb      	ldrb	r3, [r7, #23]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d0c5      	beq.n	8006298 <dir_find+0x24>
 800630c:	e002      	b.n	8006314 <dir_find+0xa0>
		if (res != FR_OK) break;
 800630e:	bf00      	nop
 8006310:	e000      	b.n	8006314 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006312:	bf00      	nop

	return res;
 8006314:	7dfb      	ldrb	r3, [r7, #23]
}
 8006316:	4618      	mov	r0, r3
 8006318:	3718      	adds	r7, #24
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}

0800631e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800631e:	b580      	push	{r7, lr}
 8006320:	b084      	sub	sp, #16
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800632c:	2101      	movs	r1, #1
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f7ff ff1a 	bl	8006168 <dir_alloc>
 8006334:	4603      	mov	r3, r0
 8006336:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006338:	7bfb      	ldrb	r3, [r7, #15]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d11c      	bne.n	8006378 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	69db      	ldr	r3, [r3, #28]
 8006342:	4619      	mov	r1, r3
 8006344:	68b8      	ldr	r0, [r7, #8]
 8006346:	f7ff f9d1 	bl	80056ec <move_window>
 800634a:	4603      	mov	r3, r0
 800634c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800634e:	7bfb      	ldrb	r3, [r7, #15]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d111      	bne.n	8006378 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a1b      	ldr	r3, [r3, #32]
 8006358:	2220      	movs	r2, #32
 800635a:	2100      	movs	r1, #0
 800635c:	4618      	mov	r0, r3
 800635e:	f7fe ff87 	bl	8005270 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a18      	ldr	r0, [r3, #32]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	3324      	adds	r3, #36	@ 0x24
 800636a:	220b      	movs	r2, #11
 800636c:	4619      	mov	r1, r3
 800636e:	f7fe ff5e 	bl	800522e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	2201      	movs	r2, #1
 8006376:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006378:	7bfb      	ldrb	r3, [r7, #15]
}
 800637a:	4618      	mov	r0, r3
 800637c:	3710      	adds	r7, #16
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
	...

08006384 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b088      	sub	sp, #32
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	60fb      	str	r3, [r7, #12]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	3324      	adds	r3, #36	@ 0x24
 8006398:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800639a:	220b      	movs	r2, #11
 800639c:	2120      	movs	r1, #32
 800639e:	68b8      	ldr	r0, [r7, #8]
 80063a0:	f7fe ff66 	bl	8005270 <mem_set>
	si = i = 0; ni = 8;
 80063a4:	2300      	movs	r3, #0
 80063a6:	613b      	str	r3, [r7, #16]
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	61fb      	str	r3, [r7, #28]
 80063ac:	2308      	movs	r3, #8
 80063ae:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	1c5a      	adds	r2, r3, #1
 80063b4:	61fa      	str	r2, [r7, #28]
 80063b6:	68fa      	ldr	r2, [r7, #12]
 80063b8:	4413      	add	r3, r2
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80063be:	7efb      	ldrb	r3, [r7, #27]
 80063c0:	2b20      	cmp	r3, #32
 80063c2:	d94e      	bls.n	8006462 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80063c4:	7efb      	ldrb	r3, [r7, #27]
 80063c6:	2b2f      	cmp	r3, #47	@ 0x2f
 80063c8:	d006      	beq.n	80063d8 <create_name+0x54>
 80063ca:	7efb      	ldrb	r3, [r7, #27]
 80063cc:	2b5c      	cmp	r3, #92	@ 0x5c
 80063ce:	d110      	bne.n	80063f2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80063d0:	e002      	b.n	80063d8 <create_name+0x54>
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	3301      	adds	r3, #1
 80063d6:	61fb      	str	r3, [r7, #28]
 80063d8:	68fa      	ldr	r2, [r7, #12]
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	4413      	add	r3, r2
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	2b2f      	cmp	r3, #47	@ 0x2f
 80063e2:	d0f6      	beq.n	80063d2 <create_name+0x4e>
 80063e4:	68fa      	ldr	r2, [r7, #12]
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	4413      	add	r3, r2
 80063ea:	781b      	ldrb	r3, [r3, #0]
 80063ec:	2b5c      	cmp	r3, #92	@ 0x5c
 80063ee:	d0f0      	beq.n	80063d2 <create_name+0x4e>
			break;
 80063f0:	e038      	b.n	8006464 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80063f2:	7efb      	ldrb	r3, [r7, #27]
 80063f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80063f6:	d003      	beq.n	8006400 <create_name+0x7c>
 80063f8:	693a      	ldr	r2, [r7, #16]
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d30c      	bcc.n	800641a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	2b0b      	cmp	r3, #11
 8006404:	d002      	beq.n	800640c <create_name+0x88>
 8006406:	7efb      	ldrb	r3, [r7, #27]
 8006408:	2b2e      	cmp	r3, #46	@ 0x2e
 800640a:	d001      	beq.n	8006410 <create_name+0x8c>
 800640c:	2306      	movs	r3, #6
 800640e:	e044      	b.n	800649a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8006410:	2308      	movs	r3, #8
 8006412:	613b      	str	r3, [r7, #16]
 8006414:	230b      	movs	r3, #11
 8006416:	617b      	str	r3, [r7, #20]
			continue;
 8006418:	e022      	b.n	8006460 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800641a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800641e:	2b00      	cmp	r3, #0
 8006420:	da04      	bge.n	800642c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8006422:	7efb      	ldrb	r3, [r7, #27]
 8006424:	3b80      	subs	r3, #128	@ 0x80
 8006426:	4a1f      	ldr	r2, [pc, #124]	@ (80064a4 <create_name+0x120>)
 8006428:	5cd3      	ldrb	r3, [r2, r3]
 800642a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800642c:	7efb      	ldrb	r3, [r7, #27]
 800642e:	4619      	mov	r1, r3
 8006430:	481d      	ldr	r0, [pc, #116]	@ (80064a8 <create_name+0x124>)
 8006432:	f7fe ff5f 	bl	80052f4 <chk_chr>
 8006436:	4603      	mov	r3, r0
 8006438:	2b00      	cmp	r3, #0
 800643a:	d001      	beq.n	8006440 <create_name+0xbc>
 800643c:	2306      	movs	r3, #6
 800643e:	e02c      	b.n	800649a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8006440:	7efb      	ldrb	r3, [r7, #27]
 8006442:	2b60      	cmp	r3, #96	@ 0x60
 8006444:	d905      	bls.n	8006452 <create_name+0xce>
 8006446:	7efb      	ldrb	r3, [r7, #27]
 8006448:	2b7a      	cmp	r3, #122	@ 0x7a
 800644a:	d802      	bhi.n	8006452 <create_name+0xce>
 800644c:	7efb      	ldrb	r3, [r7, #27]
 800644e:	3b20      	subs	r3, #32
 8006450:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	1c5a      	adds	r2, r3, #1
 8006456:	613a      	str	r2, [r7, #16]
 8006458:	68ba      	ldr	r2, [r7, #8]
 800645a:	4413      	add	r3, r2
 800645c:	7efa      	ldrb	r2, [r7, #27]
 800645e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8006460:	e7a6      	b.n	80063b0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006462:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	69fb      	ldr	r3, [r7, #28]
 8006468:	441a      	add	r2, r3
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d101      	bne.n	8006478 <create_name+0xf4>
 8006474:	2306      	movs	r3, #6
 8006476:	e010      	b.n	800649a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	781b      	ldrb	r3, [r3, #0]
 800647c:	2be5      	cmp	r3, #229	@ 0xe5
 800647e:	d102      	bne.n	8006486 <create_name+0x102>
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	2205      	movs	r2, #5
 8006484:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006486:	7efb      	ldrb	r3, [r7, #27]
 8006488:	2b20      	cmp	r3, #32
 800648a:	d801      	bhi.n	8006490 <create_name+0x10c>
 800648c:	2204      	movs	r2, #4
 800648e:	e000      	b.n	8006492 <create_name+0x10e>
 8006490:	2200      	movs	r2, #0
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	330b      	adds	r3, #11
 8006496:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8006498:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800649a:	4618      	mov	r0, r3
 800649c:	3720      	adds	r7, #32
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop
 80064a4:	0800a54c 	.word	0x0800a54c
 80064a8:	0800a4e8 	.word	0x0800a4e8

080064ac <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b086      	sub	sp, #24
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80064c0:	e002      	b.n	80064c8 <follow_path+0x1c>
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	3301      	adds	r3, #1
 80064c6:	603b      	str	r3, [r7, #0]
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	781b      	ldrb	r3, [r3, #0]
 80064cc:	2b2f      	cmp	r3, #47	@ 0x2f
 80064ce:	d0f8      	beq.n	80064c2 <follow_path+0x16>
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	781b      	ldrb	r3, [r3, #0]
 80064d4:	2b5c      	cmp	r3, #92	@ 0x5c
 80064d6:	d0f4      	beq.n	80064c2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	2200      	movs	r2, #0
 80064dc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	2b1f      	cmp	r3, #31
 80064e4:	d80a      	bhi.n	80064fc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2280      	movs	r2, #128	@ 0x80
 80064ea:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80064ee:	2100      	movs	r1, #0
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f7ff fcda 	bl	8005eaa <dir_sdi>
 80064f6:	4603      	mov	r3, r0
 80064f8:	75fb      	strb	r3, [r7, #23]
 80064fa:	e048      	b.n	800658e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80064fc:	463b      	mov	r3, r7
 80064fe:	4619      	mov	r1, r3
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f7ff ff3f 	bl	8006384 <create_name>
 8006506:	4603      	mov	r3, r0
 8006508:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800650a:	7dfb      	ldrb	r3, [r7, #23]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d139      	bne.n	8006584 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f7ff feaf 	bl	8006274 <dir_find>
 8006516:	4603      	mov	r3, r0
 8006518:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006520:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006522:	7dfb      	ldrb	r3, [r7, #23]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d00a      	beq.n	800653e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006528:	7dfb      	ldrb	r3, [r7, #23]
 800652a:	2b04      	cmp	r3, #4
 800652c:	d12c      	bne.n	8006588 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800652e:	7afb      	ldrb	r3, [r7, #11]
 8006530:	f003 0304 	and.w	r3, r3, #4
 8006534:	2b00      	cmp	r3, #0
 8006536:	d127      	bne.n	8006588 <follow_path+0xdc>
 8006538:	2305      	movs	r3, #5
 800653a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800653c:	e024      	b.n	8006588 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800653e:	7afb      	ldrb	r3, [r7, #11]
 8006540:	f003 0304 	and.w	r3, r3, #4
 8006544:	2b00      	cmp	r3, #0
 8006546:	d121      	bne.n	800658c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	799b      	ldrb	r3, [r3, #6]
 800654c:	f003 0310 	and.w	r3, r3, #16
 8006550:	2b00      	cmp	r3, #0
 8006552:	d102      	bne.n	800655a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006554:	2305      	movs	r3, #5
 8006556:	75fb      	strb	r3, [r7, #23]
 8006558:	e019      	b.n	800658e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	695b      	ldr	r3, [r3, #20]
 8006564:	68fa      	ldr	r2, [r7, #12]
 8006566:	8992      	ldrh	r2, [r2, #12]
 8006568:	fbb3 f0f2 	udiv	r0, r3, r2
 800656c:	fb00 f202 	mul.w	r2, r0, r2
 8006570:	1a9b      	subs	r3, r3, r2
 8006572:	440b      	add	r3, r1
 8006574:	4619      	mov	r1, r3
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	f7ff fe3d 	bl	80061f6 <ld_clust>
 800657c:	4602      	mov	r2, r0
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006582:	e7bb      	b.n	80064fc <follow_path+0x50>
			if (res != FR_OK) break;
 8006584:	bf00      	nop
 8006586:	e002      	b.n	800658e <follow_path+0xe2>
				break;
 8006588:	bf00      	nop
 800658a:	e000      	b.n	800658e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800658c:	bf00      	nop
			}
		}
	}

	return res;
 800658e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006590:	4618      	mov	r0, r3
 8006592:	3718      	adds	r7, #24
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}

08006598 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006598:	b480      	push	{r7}
 800659a:	b087      	sub	sp, #28
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80065a0:	f04f 33ff 	mov.w	r3, #4294967295
 80065a4:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d031      	beq.n	8006612 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	617b      	str	r3, [r7, #20]
 80065b4:	e002      	b.n	80065bc <get_ldnumber+0x24>
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	3301      	adds	r3, #1
 80065ba:	617b      	str	r3, [r7, #20]
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	2b20      	cmp	r3, #32
 80065c2:	d903      	bls.n	80065cc <get_ldnumber+0x34>
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	781b      	ldrb	r3, [r3, #0]
 80065c8:	2b3a      	cmp	r3, #58	@ 0x3a
 80065ca:	d1f4      	bne.n	80065b6 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	2b3a      	cmp	r3, #58	@ 0x3a
 80065d2:	d11c      	bne.n	800660e <get_ldnumber+0x76>
			tp = *path;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	1c5a      	adds	r2, r3, #1
 80065de:	60fa      	str	r2, [r7, #12]
 80065e0:	781b      	ldrb	r3, [r3, #0]
 80065e2:	3b30      	subs	r3, #48	@ 0x30
 80065e4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	2b09      	cmp	r3, #9
 80065ea:	d80e      	bhi.n	800660a <get_ldnumber+0x72>
 80065ec:	68fa      	ldr	r2, [r7, #12]
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d10a      	bne.n	800660a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d107      	bne.n	800660a <get_ldnumber+0x72>
					vol = (int)i;
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	3301      	adds	r3, #1
 8006602:	617b      	str	r3, [r7, #20]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	e002      	b.n	8006614 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800660e:	2300      	movs	r3, #0
 8006610:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006612:	693b      	ldr	r3, [r7, #16]
}
 8006614:	4618      	mov	r0, r3
 8006616:	371c      	adds	r7, #28
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b082      	sub	sp, #8
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	70da      	strb	r2, [r3, #3]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f04f 32ff 	mov.w	r2, #4294967295
 8006636:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006638:	6839      	ldr	r1, [r7, #0]
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f7ff f856 	bl	80056ec <move_window>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <check_fs+0x2a>
 8006646:	2304      	movs	r3, #4
 8006648:	e038      	b.n	80066bc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	3338      	adds	r3, #56	@ 0x38
 800664e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006652:	4618      	mov	r0, r3
 8006654:	f7fe fd68 	bl	8005128 <ld_word>
 8006658:	4603      	mov	r3, r0
 800665a:	461a      	mov	r2, r3
 800665c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006660:	429a      	cmp	r2, r3
 8006662:	d001      	beq.n	8006668 <check_fs+0x48>
 8006664:	2303      	movs	r3, #3
 8006666:	e029      	b.n	80066bc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800666e:	2be9      	cmp	r3, #233	@ 0xe9
 8006670:	d009      	beq.n	8006686 <check_fs+0x66>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006678:	2beb      	cmp	r3, #235	@ 0xeb
 800667a:	d11e      	bne.n	80066ba <check_fs+0x9a>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006682:	2b90      	cmp	r3, #144	@ 0x90
 8006684:	d119      	bne.n	80066ba <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	3338      	adds	r3, #56	@ 0x38
 800668a:	3336      	adds	r3, #54	@ 0x36
 800668c:	4618      	mov	r0, r3
 800668e:	f7fe fd64 	bl	800515a <ld_dword>
 8006692:	4603      	mov	r3, r0
 8006694:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006698:	4a0a      	ldr	r2, [pc, #40]	@ (80066c4 <check_fs+0xa4>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d101      	bne.n	80066a2 <check_fs+0x82>
 800669e:	2300      	movs	r3, #0
 80066a0:	e00c      	b.n	80066bc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	3338      	adds	r3, #56	@ 0x38
 80066a6:	3352      	adds	r3, #82	@ 0x52
 80066a8:	4618      	mov	r0, r3
 80066aa:	f7fe fd56 	bl	800515a <ld_dword>
 80066ae:	4603      	mov	r3, r0
 80066b0:	4a05      	ldr	r2, [pc, #20]	@ (80066c8 <check_fs+0xa8>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d101      	bne.n	80066ba <check_fs+0x9a>
 80066b6:	2300      	movs	r3, #0
 80066b8:	e000      	b.n	80066bc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80066ba:	2302      	movs	r3, #2
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3708      	adds	r7, #8
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	00544146 	.word	0x00544146
 80066c8:	33544146 	.word	0x33544146

080066cc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b096      	sub	sp, #88	@ 0x58
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	4613      	mov	r3, r2
 80066d8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	2200      	movs	r2, #0
 80066de:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f7ff ff59 	bl	8006598 <get_ldnumber>
 80066e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80066e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	da01      	bge.n	80066f2 <find_volume+0x26>
 80066ee:	230b      	movs	r3, #11
 80066f0:	e26a      	b.n	8006bc8 <find_volume+0x4fc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80066f2:	4aa3      	ldr	r2, [pc, #652]	@ (8006980 <find_volume+0x2b4>)
 80066f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066fa:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80066fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d101      	bne.n	8006706 <find_volume+0x3a>
 8006702:	230c      	movs	r3, #12
 8006704:	e260      	b.n	8006bc8 <find_volume+0x4fc>

	ENTER_FF(fs);						/* Lock the volume */
 8006706:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006708:	f7fe fe0f 	bl	800532a <lock_fs>
 800670c:	4603      	mov	r3, r0
 800670e:	2b00      	cmp	r3, #0
 8006710:	d101      	bne.n	8006716 <find_volume+0x4a>
 8006712:	230f      	movs	r3, #15
 8006714:	e258      	b.n	8006bc8 <find_volume+0x4fc>
	*rfs = fs;							/* Return pointer to the file system object */
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800671a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800671c:	79fb      	ldrb	r3, [r7, #7]
 800671e:	f023 0301 	bic.w	r3, r3, #1
 8006722:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006726:	781b      	ldrb	r3, [r3, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d01a      	beq.n	8006762 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800672c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800672e:	785b      	ldrb	r3, [r3, #1]
 8006730:	4618      	mov	r0, r3
 8006732:	f7fe fc5b 	bl	8004fec <disk_status>
 8006736:	4603      	mov	r3, r0
 8006738:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800673c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006740:	f003 0301 	and.w	r3, r3, #1
 8006744:	2b00      	cmp	r3, #0
 8006746:	d10c      	bne.n	8006762 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006748:	79fb      	ldrb	r3, [r7, #7]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d007      	beq.n	800675e <find_volume+0x92>
 800674e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006752:	f003 0304 	and.w	r3, r3, #4
 8006756:	2b00      	cmp	r3, #0
 8006758:	d001      	beq.n	800675e <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800675a:	230a      	movs	r3, #10
 800675c:	e234      	b.n	8006bc8 <find_volume+0x4fc>
			}
			return FR_OK;				/* The file system object is valid */
 800675e:	2300      	movs	r3, #0
 8006760:	e232      	b.n	8006bc8 <find_volume+0x4fc>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006764:	2200      	movs	r2, #0
 8006766:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006768:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800676a:	b2da      	uxtb	r2, r3
 800676c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800676e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006772:	785b      	ldrb	r3, [r3, #1]
 8006774:	4618      	mov	r0, r3
 8006776:	f7fe fc53 	bl	8005020 <disk_initialize>
 800677a:	4603      	mov	r3, r0
 800677c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006780:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006784:	f003 0301 	and.w	r3, r3, #1
 8006788:	2b00      	cmp	r3, #0
 800678a:	d001      	beq.n	8006790 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800678c:	2303      	movs	r3, #3
 800678e:	e21b      	b.n	8006bc8 <find_volume+0x4fc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006790:	79fb      	ldrb	r3, [r7, #7]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d007      	beq.n	80067a6 <find_volume+0xda>
 8006796:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800679a:	f003 0304 	and.w	r3, r3, #4
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d001      	beq.n	80067a6 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 80067a2:	230a      	movs	r3, #10
 80067a4:	e210      	b.n	8006bc8 <find_volume+0x4fc>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80067a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067a8:	7858      	ldrb	r0, [r3, #1]
 80067aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ac:	330c      	adds	r3, #12
 80067ae:	461a      	mov	r2, r3
 80067b0:	2102      	movs	r1, #2
 80067b2:	f7fe fc9b 	bl	80050ec <disk_ioctl>
 80067b6:	4603      	mov	r3, r0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d001      	beq.n	80067c0 <find_volume+0xf4>
 80067bc:	2301      	movs	r3, #1
 80067be:	e203      	b.n	8006bc8 <find_volume+0x4fc>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80067c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067c2:	899b      	ldrh	r3, [r3, #12]
 80067c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067c8:	d80d      	bhi.n	80067e6 <find_volume+0x11a>
 80067ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067cc:	899b      	ldrh	r3, [r3, #12]
 80067ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067d2:	d308      	bcc.n	80067e6 <find_volume+0x11a>
 80067d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d6:	899b      	ldrh	r3, [r3, #12]
 80067d8:	461a      	mov	r2, r3
 80067da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067dc:	899b      	ldrh	r3, [r3, #12]
 80067de:	3b01      	subs	r3, #1
 80067e0:	4013      	ands	r3, r2
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d001      	beq.n	80067ea <find_volume+0x11e>
 80067e6:	2301      	movs	r3, #1
 80067e8:	e1ee      	b.n	8006bc8 <find_volume+0x4fc>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80067ea:	2300      	movs	r3, #0
 80067ec:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80067ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80067f0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80067f2:	f7ff ff15 	bl	8006620 <check_fs>
 80067f6:	4603      	mov	r3, r0
 80067f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80067fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006800:	2b02      	cmp	r3, #2
 8006802:	d149      	bne.n	8006898 <find_volume+0x1cc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006804:	2300      	movs	r3, #0
 8006806:	643b      	str	r3, [r7, #64]	@ 0x40
 8006808:	e01e      	b.n	8006848 <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800680a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800680c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006810:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006812:	011b      	lsls	r3, r3, #4
 8006814:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8006818:	4413      	add	r3, r2
 800681a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800681c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800681e:	3304      	adds	r3, #4
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d006      	beq.n	8006834 <find_volume+0x168>
 8006826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006828:	3308      	adds	r3, #8
 800682a:	4618      	mov	r0, r3
 800682c:	f7fe fc95 	bl	800515a <ld_dword>
 8006830:	4602      	mov	r2, r0
 8006832:	e000      	b.n	8006836 <find_volume+0x16a>
 8006834:	2200      	movs	r2, #0
 8006836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	3358      	adds	r3, #88	@ 0x58
 800683c:	443b      	add	r3, r7
 800683e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006842:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006844:	3301      	adds	r3, #1
 8006846:	643b      	str	r3, [r7, #64]	@ 0x40
 8006848:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800684a:	2b03      	cmp	r3, #3
 800684c:	d9dd      	bls.n	800680a <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800684e:	2300      	movs	r3, #0
 8006850:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8006852:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006854:	2b00      	cmp	r3, #0
 8006856:	d002      	beq.n	800685e <find_volume+0x192>
 8006858:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800685a:	3b01      	subs	r3, #1
 800685c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800685e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006860:	009b      	lsls	r3, r3, #2
 8006862:	3358      	adds	r3, #88	@ 0x58
 8006864:	443b      	add	r3, r7
 8006866:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800686a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800686c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800686e:	2b00      	cmp	r3, #0
 8006870:	d005      	beq.n	800687e <find_volume+0x1b2>
 8006872:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006874:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006876:	f7ff fed3 	bl	8006620 <check_fs>
 800687a:	4603      	mov	r3, r0
 800687c:	e000      	b.n	8006880 <find_volume+0x1b4>
 800687e:	2303      	movs	r3, #3
 8006880:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006884:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006888:	2b01      	cmp	r3, #1
 800688a:	d905      	bls.n	8006898 <find_volume+0x1cc>
 800688c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800688e:	3301      	adds	r3, #1
 8006890:	643b      	str	r3, [r7, #64]	@ 0x40
 8006892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006894:	2b03      	cmp	r3, #3
 8006896:	d9e2      	bls.n	800685e <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006898:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800689c:	2b04      	cmp	r3, #4
 800689e:	d101      	bne.n	80068a4 <find_volume+0x1d8>
 80068a0:	2301      	movs	r3, #1
 80068a2:	e191      	b.n	8006bc8 <find_volume+0x4fc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80068a4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d901      	bls.n	80068b0 <find_volume+0x1e4>
 80068ac:	230d      	movs	r3, #13
 80068ae:	e18b      	b.n	8006bc8 <find_volume+0x4fc>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80068b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b2:	3338      	adds	r3, #56	@ 0x38
 80068b4:	330b      	adds	r3, #11
 80068b6:	4618      	mov	r0, r3
 80068b8:	f7fe fc36 	bl	8005128 <ld_word>
 80068bc:	4603      	mov	r3, r0
 80068be:	461a      	mov	r2, r3
 80068c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c2:	899b      	ldrh	r3, [r3, #12]
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d001      	beq.n	80068cc <find_volume+0x200>
 80068c8:	230d      	movs	r3, #13
 80068ca:	e17d      	b.n	8006bc8 <find_volume+0x4fc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80068cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ce:	3338      	adds	r3, #56	@ 0x38
 80068d0:	3316      	adds	r3, #22
 80068d2:	4618      	mov	r0, r3
 80068d4:	f7fe fc28 	bl	8005128 <ld_word>
 80068d8:	4603      	mov	r3, r0
 80068da:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80068dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d106      	bne.n	80068f0 <find_volume+0x224>
 80068e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e4:	3338      	adds	r3, #56	@ 0x38
 80068e6:	3324      	adds	r3, #36	@ 0x24
 80068e8:	4618      	mov	r0, r3
 80068ea:	f7fe fc36 	bl	800515a <ld_dword>
 80068ee:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80068f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80068f4:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80068f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068f8:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80068fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068fe:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006902:	789b      	ldrb	r3, [r3, #2]
 8006904:	2b01      	cmp	r3, #1
 8006906:	d005      	beq.n	8006914 <find_volume+0x248>
 8006908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800690a:	789b      	ldrb	r3, [r3, #2]
 800690c:	2b02      	cmp	r3, #2
 800690e:	d001      	beq.n	8006914 <find_volume+0x248>
 8006910:	230d      	movs	r3, #13
 8006912:	e159      	b.n	8006bc8 <find_volume+0x4fc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006916:	789b      	ldrb	r3, [r3, #2]
 8006918:	461a      	mov	r2, r3
 800691a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800691c:	fb02 f303 	mul.w	r3, r2, r3
 8006920:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006924:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006928:	461a      	mov	r2, r3
 800692a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800692c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800692e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006930:	895b      	ldrh	r3, [r3, #10]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d008      	beq.n	8006948 <find_volume+0x27c>
 8006936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006938:	895b      	ldrh	r3, [r3, #10]
 800693a:	461a      	mov	r2, r3
 800693c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800693e:	895b      	ldrh	r3, [r3, #10]
 8006940:	3b01      	subs	r3, #1
 8006942:	4013      	ands	r3, r2
 8006944:	2b00      	cmp	r3, #0
 8006946:	d001      	beq.n	800694c <find_volume+0x280>
 8006948:	230d      	movs	r3, #13
 800694a:	e13d      	b.n	8006bc8 <find_volume+0x4fc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800694c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800694e:	3338      	adds	r3, #56	@ 0x38
 8006950:	3311      	adds	r3, #17
 8006952:	4618      	mov	r0, r3
 8006954:	f7fe fbe8 	bl	8005128 <ld_word>
 8006958:	4603      	mov	r3, r0
 800695a:	461a      	mov	r2, r3
 800695c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800695e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006962:	891b      	ldrh	r3, [r3, #8]
 8006964:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006966:	8992      	ldrh	r2, [r2, #12]
 8006968:	0952      	lsrs	r2, r2, #5
 800696a:	b292      	uxth	r2, r2
 800696c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006970:	fb01 f202 	mul.w	r2, r1, r2
 8006974:	1a9b      	subs	r3, r3, r2
 8006976:	b29b      	uxth	r3, r3
 8006978:	2b00      	cmp	r3, #0
 800697a:	d003      	beq.n	8006984 <find_volume+0x2b8>
 800697c:	230d      	movs	r3, #13
 800697e:	e123      	b.n	8006bc8 <find_volume+0x4fc>
 8006980:	20001e74 	.word	0x20001e74

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006986:	3338      	adds	r3, #56	@ 0x38
 8006988:	3313      	adds	r3, #19
 800698a:	4618      	mov	r0, r3
 800698c:	f7fe fbcc 	bl	8005128 <ld_word>
 8006990:	4603      	mov	r3, r0
 8006992:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006994:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006996:	2b00      	cmp	r3, #0
 8006998:	d106      	bne.n	80069a8 <find_volume+0x2dc>
 800699a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800699c:	3338      	adds	r3, #56	@ 0x38
 800699e:	3320      	adds	r3, #32
 80069a0:	4618      	mov	r0, r3
 80069a2:	f7fe fbda 	bl	800515a <ld_dword>
 80069a6:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80069a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069aa:	3338      	adds	r3, #56	@ 0x38
 80069ac:	330e      	adds	r3, #14
 80069ae:	4618      	mov	r0, r3
 80069b0:	f7fe fbba 	bl	8005128 <ld_word>
 80069b4:	4603      	mov	r3, r0
 80069b6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80069b8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d101      	bne.n	80069c2 <find_volume+0x2f6>
 80069be:	230d      	movs	r3, #13
 80069c0:	e102      	b.n	8006bc8 <find_volume+0x4fc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80069c2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80069c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069c6:	4413      	add	r3, r2
 80069c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80069ca:	8911      	ldrh	r1, [r2, #8]
 80069cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80069ce:	8992      	ldrh	r2, [r2, #12]
 80069d0:	0952      	lsrs	r2, r2, #5
 80069d2:	b292      	uxth	r2, r2
 80069d4:	fbb1 f2f2 	udiv	r2, r1, r2
 80069d8:	b292      	uxth	r2, r2
 80069da:	4413      	add	r3, r2
 80069dc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80069de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d201      	bcs.n	80069ea <find_volume+0x31e>
 80069e6:	230d      	movs	r3, #13
 80069e8:	e0ee      	b.n	8006bc8 <find_volume+0x4fc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80069ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80069f2:	8952      	ldrh	r2, [r2, #10]
 80069f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80069f8:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80069fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d101      	bne.n	8006a04 <find_volume+0x338>
 8006a00:	230d      	movs	r3, #13
 8006a02:	e0e1      	b.n	8006bc8 <find_volume+0x4fc>
		fmt = FS_FAT32;
 8006a04:	2303      	movs	r3, #3
 8006a06:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a0c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d802      	bhi.n	8006a1a <find_volume+0x34e>
 8006a14:	2302      	movs	r3, #2
 8006a16:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1c:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d802      	bhi.n	8006a2a <find_volume+0x35e>
 8006a24:	2301      	movs	r3, #1
 8006a26:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a2c:	1c9a      	adds	r2, r3, #2
 8006a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a30:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8006a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a34:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006a36:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006a38:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006a3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a3c:	441a      	add	r2, r3
 8006a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a40:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8006a42:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a46:	441a      	add	r2, r3
 8006a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a4a:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8006a4c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006a50:	2b03      	cmp	r3, #3
 8006a52:	d11e      	bne.n	8006a92 <find_volume+0x3c6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a56:	3338      	adds	r3, #56	@ 0x38
 8006a58:	332a      	adds	r3, #42	@ 0x2a
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f7fe fb64 	bl	8005128 <ld_word>
 8006a60:	4603      	mov	r3, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d001      	beq.n	8006a6a <find_volume+0x39e>
 8006a66:	230d      	movs	r3, #13
 8006a68:	e0ae      	b.n	8006bc8 <find_volume+0x4fc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8006a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a6c:	891b      	ldrh	r3, [r3, #8]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d001      	beq.n	8006a76 <find_volume+0x3aa>
 8006a72:	230d      	movs	r3, #13
 8006a74:	e0a8      	b.n	8006bc8 <find_volume+0x4fc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a78:	3338      	adds	r3, #56	@ 0x38
 8006a7a:	332c      	adds	r3, #44	@ 0x2c
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f7fe fb6c 	bl	800515a <ld_dword>
 8006a82:	4602      	mov	r2, r0
 8006a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a86:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a8a:	69db      	ldr	r3, [r3, #28]
 8006a8c:	009b      	lsls	r3, r3, #2
 8006a8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a90:	e01f      	b.n	8006ad2 <find_volume+0x406>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a94:	891b      	ldrh	r3, [r3, #8]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d101      	bne.n	8006a9e <find_volume+0x3d2>
 8006a9a:	230d      	movs	r3, #13
 8006a9c:	e094      	b.n	8006bc8 <find_volume+0x4fc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006aa2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006aa4:	441a      	add	r2, r3
 8006aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa8:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006aaa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d103      	bne.n	8006aba <find_volume+0x3ee>
 8006ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ab4:	69db      	ldr	r3, [r3, #28]
 8006ab6:	005b      	lsls	r3, r3, #1
 8006ab8:	e00a      	b.n	8006ad0 <find_volume+0x404>
 8006aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006abc:	69da      	ldr	r2, [r3, #28]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	005b      	lsls	r3, r3, #1
 8006ac2:	4413      	add	r3, r2
 8006ac4:	085a      	lsrs	r2, r3, #1
 8006ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ac8:	69db      	ldr	r3, [r3, #28]
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8006ad0:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad4:	6a1a      	ldr	r2, [r3, #32]
 8006ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad8:	899b      	ldrh	r3, [r3, #12]
 8006ada:	4619      	mov	r1, r3
 8006adc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ade:	440b      	add	r3, r1
 8006ae0:	3b01      	subs	r3, #1
 8006ae2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006ae4:	8989      	ldrh	r1, [r1, #12]
 8006ae6:	fbb3 f3f1 	udiv	r3, r3, r1
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d201      	bcs.n	8006af2 <find_volume+0x426>
 8006aee:	230d      	movs	r3, #13
 8006af0:	e06a      	b.n	8006bc8 <find_volume+0x4fc>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af4:	f04f 32ff 	mov.w	r2, #4294967295
 8006af8:	619a      	str	r2, [r3, #24]
 8006afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006afc:	699a      	ldr	r2, [r3, #24]
 8006afe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b00:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8006b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b04:	2280      	movs	r2, #128	@ 0x80
 8006b06:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8006b08:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006b0c:	2b03      	cmp	r3, #3
 8006b0e:	d149      	bne.n	8006ba4 <find_volume+0x4d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8006b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b12:	3338      	adds	r3, #56	@ 0x38
 8006b14:	3330      	adds	r3, #48	@ 0x30
 8006b16:	4618      	mov	r0, r3
 8006b18:	f7fe fb06 	bl	8005128 <ld_word>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d140      	bne.n	8006ba4 <find_volume+0x4d8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8006b22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b24:	3301      	adds	r3, #1
 8006b26:	4619      	mov	r1, r3
 8006b28:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006b2a:	f7fe fddf 	bl	80056ec <move_window>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d137      	bne.n	8006ba4 <find_volume+0x4d8>
		{
			fs->fsi_flag = 0;
 8006b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b36:	2200      	movs	r2, #0
 8006b38:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b3c:	3338      	adds	r3, #56	@ 0x38
 8006b3e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006b42:	4618      	mov	r0, r3
 8006b44:	f7fe faf0 	bl	8005128 <ld_word>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d127      	bne.n	8006ba4 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8006b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b56:	3338      	adds	r3, #56	@ 0x38
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7fe fafe 	bl	800515a <ld_dword>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	4a1b      	ldr	r2, [pc, #108]	@ (8006bd0 <find_volume+0x504>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d11e      	bne.n	8006ba4 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8006b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b68:	3338      	adds	r3, #56	@ 0x38
 8006b6a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f7fe faf3 	bl	800515a <ld_dword>
 8006b74:	4603      	mov	r3, r0
 8006b76:	4a17      	ldr	r2, [pc, #92]	@ (8006bd4 <find_volume+0x508>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d113      	bne.n	8006ba4 <find_volume+0x4d8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8006b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b7e:	3338      	adds	r3, #56	@ 0x38
 8006b80:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7fe fae8 	bl	800515a <ld_dword>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b8e:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8006b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b92:	3338      	adds	r3, #56	@ 0x38
 8006b94:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f7fe fade 	bl	800515a <ld_dword>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba2:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8006ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba6:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8006baa:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8006bac:	4b0a      	ldr	r3, [pc, #40]	@ (8006bd8 <find_volume+0x50c>)
 8006bae:	881b      	ldrh	r3, [r3, #0]
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	4b08      	ldr	r3, [pc, #32]	@ (8006bd8 <find_volume+0x50c>)
 8006bb6:	801a      	strh	r2, [r3, #0]
 8006bb8:	4b07      	ldr	r3, [pc, #28]	@ (8006bd8 <find_volume+0x50c>)
 8006bba:	881a      	ldrh	r2, [r3, #0]
 8006bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bbe:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8006bc0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006bc2:	f7fe fd2b 	bl	800561c <clear_lock>
#endif
	return FR_OK;
 8006bc6:	2300      	movs	r3, #0
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3758      	adds	r7, #88	@ 0x58
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}
 8006bd0:	41615252 	.word	0x41615252
 8006bd4:	61417272 	.word	0x61417272
 8006bd8:	20001e78 	.word	0x20001e78

08006bdc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b084      	sub	sp, #16
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8006be6:	2309      	movs	r3, #9
 8006be8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d02e      	beq.n	8006c4e <validate+0x72>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d02a      	beq.n	8006c4e <validate+0x72>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	781b      	ldrb	r3, [r3, #0]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d025      	beq.n	8006c4e <validate+0x72>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	889a      	ldrh	r2, [r3, #4]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	88db      	ldrh	r3, [r3, #6]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d11e      	bne.n	8006c4e <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4618      	mov	r0, r3
 8006c16:	f7fe fb88 	bl	800532a <lock_fs>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d014      	beq.n	8006c4a <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	785b      	ldrb	r3, [r3, #1]
 8006c26:	4618      	mov	r0, r3
 8006c28:	f7fe f9e0 	bl	8004fec <disk_status>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	f003 0301 	and.w	r3, r3, #1
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d102      	bne.n	8006c3c <validate+0x60>
				res = FR_OK;
 8006c36:	2300      	movs	r3, #0
 8006c38:	73fb      	strb	r3, [r7, #15]
 8006c3a:	e008      	b.n	8006c4e <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2100      	movs	r1, #0
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7fe fb87 	bl	8005356 <unlock_fs>
 8006c48:	e001      	b.n	8006c4e <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8006c4a:	230f      	movs	r3, #15
 8006c4c:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8006c4e:	7bfb      	ldrb	r3, [r7, #15]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d102      	bne.n	8006c5a <validate+0x7e>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	e000      	b.n	8006c5c <validate+0x80>
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	683a      	ldr	r2, [r7, #0]
 8006c5e:	6013      	str	r3, [r2, #0]
	return res;
 8006c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3710      	adds	r7, #16
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8006c6a:	b580      	push	{r7, lr}
 8006c6c:	b098      	sub	sp, #96	@ 0x60
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	60f8      	str	r0, [r7, #12]
 8006c72:	60b9      	str	r1, [r7, #8]
 8006c74:	4613      	mov	r3, r2
 8006c76:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d101      	bne.n	8006c82 <f_open+0x18>
 8006c7e:	2309      	movs	r3, #9
 8006c80:	e1be      	b.n	8007000 <f_open+0x396>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8006c82:	79fb      	ldrb	r3, [r7, #7]
 8006c84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c88:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8006c8a:	79fa      	ldrb	r2, [r7, #7]
 8006c8c:	f107 0110 	add.w	r1, r7, #16
 8006c90:	f107 0308 	add.w	r3, r7, #8
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7ff fd19 	bl	80066cc <find_volume>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8006ca0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f040 819b 	bne.w	8006fe0 <f_open+0x376>
		dj.obj.fs = fs;
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8006cae:	68ba      	ldr	r2, [r7, #8]
 8006cb0:	f107 0314 	add.w	r3, r7, #20
 8006cb4:	4611      	mov	r1, r2
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7ff fbf8 	bl	80064ac <follow_path>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8006cc2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d118      	bne.n	8006cfc <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8006cca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006cce:	b25b      	sxtb	r3, r3
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	da03      	bge.n	8006cdc <f_open+0x72>
				res = FR_INVALID_NAME;
 8006cd4:	2306      	movs	r3, #6
 8006cd6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006cda:	e00f      	b.n	8006cfc <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006cdc:	79fb      	ldrb	r3, [r7, #7]
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	bf8c      	ite	hi
 8006ce2:	2301      	movhi	r3, #1
 8006ce4:	2300      	movls	r3, #0
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	461a      	mov	r2, r3
 8006cea:	f107 0314 	add.w	r3, r7, #20
 8006cee:	4611      	mov	r1, r2
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7fe fb4b 	bl	800538c <chk_lock>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8006cfc:	79fb      	ldrb	r3, [r7, #7]
 8006cfe:	f003 031c 	and.w	r3, r3, #28
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d07f      	beq.n	8006e06 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8006d06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d017      	beq.n	8006d3e <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8006d0e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d12:	2b04      	cmp	r3, #4
 8006d14:	d10e      	bne.n	8006d34 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006d16:	f7fe fb95 	bl	8005444 <enq_lock>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d006      	beq.n	8006d2e <f_open+0xc4>
 8006d20:	f107 0314 	add.w	r3, r7, #20
 8006d24:	4618      	mov	r0, r3
 8006d26:	f7ff fafa 	bl	800631e <dir_register>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	e000      	b.n	8006d30 <f_open+0xc6>
 8006d2e:	2312      	movs	r3, #18
 8006d30:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8006d34:	79fb      	ldrb	r3, [r7, #7]
 8006d36:	f043 0308 	orr.w	r3, r3, #8
 8006d3a:	71fb      	strb	r3, [r7, #7]
 8006d3c:	e010      	b.n	8006d60 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8006d3e:	7ebb      	ldrb	r3, [r7, #26]
 8006d40:	f003 0311 	and.w	r3, r3, #17
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d003      	beq.n	8006d50 <f_open+0xe6>
					res = FR_DENIED;
 8006d48:	2307      	movs	r3, #7
 8006d4a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006d4e:	e007      	b.n	8006d60 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8006d50:	79fb      	ldrb	r3, [r7, #7]
 8006d52:	f003 0304 	and.w	r3, r3, #4
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d002      	beq.n	8006d60 <f_open+0xf6>
 8006d5a:	2308      	movs	r3, #8
 8006d5c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8006d60:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d168      	bne.n	8006e3a <f_open+0x1d0>
 8006d68:	79fb      	ldrb	r3, [r7, #7]
 8006d6a:	f003 0308 	and.w	r3, r3, #8
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d063      	beq.n	8006e3a <f_open+0x1d0>
				dw = GET_FATTIME();
 8006d72:	f7fe f8db 	bl	8004f2c <get_fattime>
 8006d76:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8006d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d7a:	330e      	adds	r3, #14
 8006d7c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7fe fa29 	bl	80051d6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8006d84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d86:	3316      	adds	r3, #22
 8006d88:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f7fe fa23 	bl	80051d6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8006d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d92:	330b      	adds	r3, #11
 8006d94:	2220      	movs	r2, #32
 8006d96:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006d9c:	4611      	mov	r1, r2
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f7ff fa29 	bl	80061f6 <ld_clust>
 8006da4:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006daa:	2200      	movs	r2, #0
 8006dac:	4618      	mov	r0, r3
 8006dae:	f7ff fa41 	bl	8006234 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8006db2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006db4:	331c      	adds	r3, #28
 8006db6:	2100      	movs	r1, #0
 8006db8:	4618      	mov	r0, r3
 8006dba:	f7fe fa0c 	bl	80051d6 <st_dword>
					fs->wflag = 1;
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8006dc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d037      	beq.n	8006e3a <f_open+0x1d0>
						dw = fs->winsect;
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dce:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8006dd0:	f107 0314 	add.w	r3, r7, #20
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f7fe ff31 	bl	8005c40 <remove_chain>
 8006dde:	4603      	mov	r3, r0
 8006de0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8006de4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d126      	bne.n	8006e3a <f_open+0x1d0>
							res = move_window(fs, dw);
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006df0:	4618      	mov	r0, r3
 8006df2:	f7fe fc7b 	bl	80056ec <move_window>
 8006df6:	4603      	mov	r3, r0
 8006df8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e00:	3a01      	subs	r2, #1
 8006e02:	615a      	str	r2, [r3, #20]
 8006e04:	e019      	b.n	8006e3a <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8006e06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d115      	bne.n	8006e3a <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8006e0e:	7ebb      	ldrb	r3, [r7, #26]
 8006e10:	f003 0310 	and.w	r3, r3, #16
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d003      	beq.n	8006e20 <f_open+0x1b6>
					res = FR_NO_FILE;
 8006e18:	2304      	movs	r3, #4
 8006e1a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006e1e:	e00c      	b.n	8006e3a <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8006e20:	79fb      	ldrb	r3, [r7, #7]
 8006e22:	f003 0302 	and.w	r3, r3, #2
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d007      	beq.n	8006e3a <f_open+0x1d0>
 8006e2a:	7ebb      	ldrb	r3, [r7, #26]
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d002      	beq.n	8006e3a <f_open+0x1d0>
						res = FR_DENIED;
 8006e34:	2307      	movs	r3, #7
 8006e36:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8006e3a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d126      	bne.n	8006e90 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8006e42:	79fb      	ldrb	r3, [r7, #7]
 8006e44:	f003 0308 	and.w	r3, r3, #8
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d003      	beq.n	8006e54 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8006e4c:	79fb      	ldrb	r3, [r7, #7]
 8006e4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e52:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8006e5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006e62:	79fb      	ldrb	r3, [r7, #7]
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	bf8c      	ite	hi
 8006e68:	2301      	movhi	r3, #1
 8006e6a:	2300      	movls	r3, #0
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	461a      	mov	r2, r3
 8006e70:	f107 0314 	add.w	r3, r7, #20
 8006e74:	4611      	mov	r1, r2
 8006e76:	4618      	mov	r0, r3
 8006e78:	f7fe fb06 	bl	8005488 <inc_lock>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	691b      	ldr	r3, [r3, #16]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d102      	bne.n	8006e90 <f_open+0x226>
 8006e8a:	2302      	movs	r3, #2
 8006e8c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8006e90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	f040 80a3 	bne.w	8006fe0 <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e9e:	4611      	mov	r1, r2
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f7ff f9a8 	bl	80061f6 <ld_clust>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8006eac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eae:	331c      	adds	r3, #28
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f7fe f952 	bl	800515a <ld_dword>
 8006eb6:	4602      	mov	r2, r0
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8006ec2:	693a      	ldr	r2, [r7, #16]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	88da      	ldrh	r2, [r3, #6]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	79fa      	ldrb	r2, [r7, #7]
 8006ed4:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	3330      	adds	r3, #48	@ 0x30
 8006eec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006ef0:	2100      	movs	r1, #0
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f7fe f9bc 	bl	8005270 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8006ef8:	79fb      	ldrb	r3, [r7, #7]
 8006efa:	f003 0320 	and.w	r3, r3, #32
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d06e      	beq.n	8006fe0 <f_open+0x376>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	68db      	ldr	r3, [r3, #12]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d06a      	beq.n	8006fe0 <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	68da      	ldr	r2, [r3, #12]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	895b      	ldrh	r3, [r3, #10]
 8006f16:	461a      	mov	r2, r3
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	899b      	ldrh	r3, [r3, #12]
 8006f1c:	fb02 f303 	mul.w	r3, r2, r3
 8006f20:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	68db      	ldr	r3, [r3, #12]
 8006f2c:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f2e:	e016      	b.n	8006f5e <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006f34:	4618      	mov	r0, r3
 8006f36:	f7fe fc96 	bl	8005866 <get_fat>
 8006f3a:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8006f3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d802      	bhi.n	8006f48 <f_open+0x2de>
 8006f42:	2302      	movs	r3, #2
 8006f44:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8006f48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f4e:	d102      	bne.n	8006f56 <f_open+0x2ec>
 8006f50:	2301      	movs	r3, #1
 8006f52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006f56:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006f58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f5a:	1ad3      	subs	r3, r2, r3
 8006f5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f5e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d103      	bne.n	8006f6e <f_open+0x304>
 8006f66:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006f68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	d8e0      	bhi.n	8006f30 <f_open+0x2c6>
				}
				fp->clust = clst;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006f72:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8006f74:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d131      	bne.n	8006fe0 <f_open+0x376>
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	899b      	ldrh	r3, [r3, #12]
 8006f80:	461a      	mov	r2, r3
 8006f82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f84:	fbb3 f1f2 	udiv	r1, r3, r2
 8006f88:	fb01 f202 	mul.w	r2, r1, r2
 8006f8c:	1a9b      	subs	r3, r3, r2
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d026      	beq.n	8006fe0 <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006f96:	4618      	mov	r0, r3
 8006f98:	f7fe fc46 	bl	8005828 <clust2sect>
 8006f9c:	6478      	str	r0, [r7, #68]	@ 0x44
 8006f9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d103      	bne.n	8006fac <f_open+0x342>
						res = FR_INT_ERR;
 8006fa4:	2302      	movs	r3, #2
 8006fa6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006faa:	e019      	b.n	8006fe0 <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	899b      	ldrh	r3, [r3, #12]
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006fb4:	fbb3 f2f2 	udiv	r2, r3, r2
 8006fb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fba:	441a      	add	r2, r3
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	7858      	ldrb	r0, [r3, #1]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6a1a      	ldr	r2, [r3, #32]
 8006fce:	2301      	movs	r3, #1
 8006fd0:	f7fe f84c 	bl	800506c <disk_read>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d002      	beq.n	8006fe0 <f_open+0x376>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8006fe0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d002      	beq.n	8006fee <f_open+0x384>
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2200      	movs	r2, #0
 8006fec:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8006ff4:	4611      	mov	r1, r2
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f7fe f9ad 	bl	8005356 <unlock_fs>
 8006ffc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8007000:	4618      	mov	r0, r3
 8007002:	3760      	adds	r7, #96	@ 0x60
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b08c      	sub	sp, #48	@ 0x30
 800700c:	af00      	add	r7, sp, #0
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	607a      	str	r2, [r7, #4]
 8007014:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	2200      	movs	r2, #0
 800701e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f107 0210 	add.w	r2, r7, #16
 8007026:	4611      	mov	r1, r2
 8007028:	4618      	mov	r0, r3
 800702a:	f7ff fdd7 	bl	8006bdc <validate>
 800702e:	4603      	mov	r3, r0
 8007030:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007034:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007038:	2b00      	cmp	r3, #0
 800703a:	d107      	bne.n	800704c <f_write+0x44>
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	7d5b      	ldrb	r3, [r3, #21]
 8007040:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007044:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007048:	2b00      	cmp	r3, #0
 800704a:	d009      	beq.n	8007060 <f_write+0x58>
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8007052:	4611      	mov	r1, r2
 8007054:	4618      	mov	r0, r3
 8007056:	f7fe f97e 	bl	8005356 <unlock_fs>
 800705a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800705e:	e192      	b.n	8007386 <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	7d1b      	ldrb	r3, [r3, #20]
 8007064:	f003 0302 	and.w	r3, r3, #2
 8007068:	2b00      	cmp	r3, #0
 800706a:	d106      	bne.n	800707a <f_write+0x72>
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	2107      	movs	r1, #7
 8007070:	4618      	mov	r0, r3
 8007072:	f7fe f970 	bl	8005356 <unlock_fs>
 8007076:	2307      	movs	r3, #7
 8007078:	e185      	b.n	8007386 <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	699a      	ldr	r2, [r3, #24]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	441a      	add	r2, r3
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	699b      	ldr	r3, [r3, #24]
 8007086:	429a      	cmp	r2, r3
 8007088:	f080 816a 	bcs.w	8007360 <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	699b      	ldr	r3, [r3, #24]
 8007090:	43db      	mvns	r3, r3
 8007092:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8007094:	e164      	b.n	8007360 <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	699b      	ldr	r3, [r3, #24]
 800709a:	693a      	ldr	r2, [r7, #16]
 800709c:	8992      	ldrh	r2, [r2, #12]
 800709e:	fbb3 f1f2 	udiv	r1, r3, r2
 80070a2:	fb01 f202 	mul.w	r2, r1, r2
 80070a6:	1a9b      	subs	r3, r3, r2
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	f040 810f 	bne.w	80072cc <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	699b      	ldr	r3, [r3, #24]
 80070b2:	693a      	ldr	r2, [r7, #16]
 80070b4:	8992      	ldrh	r2, [r2, #12]
 80070b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80070ba:	693a      	ldr	r2, [r7, #16]
 80070bc:	8952      	ldrh	r2, [r2, #10]
 80070be:	3a01      	subs	r2, #1
 80070c0:	4013      	ands	r3, r2
 80070c2:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80070c4:	69bb      	ldr	r3, [r7, #24]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d14d      	bne.n	8007166 <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	699b      	ldr	r3, [r3, #24]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d10c      	bne.n	80070ec <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80070d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d11a      	bne.n	8007114 <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2100      	movs	r1, #0
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7fe fe11 	bl	8005d0a <create_chain>
 80070e8:	62b8      	str	r0, [r7, #40]	@ 0x28
 80070ea:	e013      	b.n	8007114 <f_write+0x10c>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d007      	beq.n	8007104 <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	699b      	ldr	r3, [r3, #24]
 80070f8:	4619      	mov	r1, r3
 80070fa:	68f8      	ldr	r0, [r7, #12]
 80070fc:	f7fe fe9d 	bl	8005e3a <clmt_clust>
 8007100:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007102:	e007      	b.n	8007114 <f_write+0x10c>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8007104:	68fa      	ldr	r2, [r7, #12]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	69db      	ldr	r3, [r3, #28]
 800710a:	4619      	mov	r1, r3
 800710c:	4610      	mov	r0, r2
 800710e:	f7fe fdfc 	bl	8005d0a <create_chain>
 8007112:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007116:	2b00      	cmp	r3, #0
 8007118:	f000 8127 	beq.w	800736a <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800711c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800711e:	2b01      	cmp	r3, #1
 8007120:	d109      	bne.n	8007136 <f_write+0x12e>
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2202      	movs	r2, #2
 8007126:	755a      	strb	r2, [r3, #21]
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	2102      	movs	r1, #2
 800712c:	4618      	mov	r0, r3
 800712e:	f7fe f912 	bl	8005356 <unlock_fs>
 8007132:	2302      	movs	r3, #2
 8007134:	e127      	b.n	8007386 <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800713c:	d109      	bne.n	8007152 <f_write+0x14a>
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2201      	movs	r2, #1
 8007142:	755a      	strb	r2, [r3, #21]
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	2101      	movs	r1, #1
 8007148:	4618      	mov	r0, r3
 800714a:	f7fe f904 	bl	8005356 <unlock_fs>
 800714e:	2301      	movs	r3, #1
 8007150:	e119      	b.n	8007386 <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007156:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d102      	bne.n	8007166 <f_write+0x15e>
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007164:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	7d1b      	ldrb	r3, [r3, #20]
 800716a:	b25b      	sxtb	r3, r3
 800716c:	2b00      	cmp	r3, #0
 800716e:	da1d      	bge.n	80071ac <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	7858      	ldrb	r0, [r3, #1]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	6a1a      	ldr	r2, [r3, #32]
 800717e:	2301      	movs	r3, #1
 8007180:	f7fd ff94 	bl	80050ac <disk_write>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d009      	beq.n	800719e <f_write+0x196>
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2201      	movs	r2, #1
 800718e:	755a      	strb	r2, [r3, #21]
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	2101      	movs	r1, #1
 8007194:	4618      	mov	r0, r3
 8007196:	f7fe f8de 	bl	8005356 <unlock_fs>
 800719a:	2301      	movs	r3, #1
 800719c:	e0f3      	b.n	8007386 <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	7d1b      	ldrb	r3, [r3, #20]
 80071a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80071a6:	b2da      	uxtb	r2, r3
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80071ac:	693a      	ldr	r2, [r7, #16]
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	69db      	ldr	r3, [r3, #28]
 80071b2:	4619      	mov	r1, r3
 80071b4:	4610      	mov	r0, r2
 80071b6:	f7fe fb37 	bl	8005828 <clust2sect>
 80071ba:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d109      	bne.n	80071d6 <f_write+0x1ce>
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2202      	movs	r2, #2
 80071c6:	755a      	strb	r2, [r3, #21]
 80071c8:	693b      	ldr	r3, [r7, #16]
 80071ca:	2102      	movs	r1, #2
 80071cc:	4618      	mov	r0, r3
 80071ce:	f7fe f8c2 	bl	8005356 <unlock_fs>
 80071d2:	2302      	movs	r3, #2
 80071d4:	e0d7      	b.n	8007386 <f_write+0x37e>
			sect += csect;
 80071d6:	697a      	ldr	r2, [r7, #20]
 80071d8:	69bb      	ldr	r3, [r7, #24]
 80071da:	4413      	add	r3, r2
 80071dc:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	899b      	ldrh	r3, [r3, #12]
 80071e2:	461a      	mov	r2, r3
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80071ea:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80071ec:	6a3b      	ldr	r3, [r7, #32]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d048      	beq.n	8007284 <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80071f2:	69ba      	ldr	r2, [r7, #24]
 80071f4:	6a3b      	ldr	r3, [r7, #32]
 80071f6:	4413      	add	r3, r2
 80071f8:	693a      	ldr	r2, [r7, #16]
 80071fa:	8952      	ldrh	r2, [r2, #10]
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d905      	bls.n	800720c <f_write+0x204>
					cc = fs->csize - csect;
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	895b      	ldrh	r3, [r3, #10]
 8007204:	461a      	mov	r2, r3
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	1ad3      	subs	r3, r2, r3
 800720a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	7858      	ldrb	r0, [r3, #1]
 8007210:	6a3b      	ldr	r3, [r7, #32]
 8007212:	697a      	ldr	r2, [r7, #20]
 8007214:	69f9      	ldr	r1, [r7, #28]
 8007216:	f7fd ff49 	bl	80050ac <disk_write>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d009      	beq.n	8007234 <f_write+0x22c>
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2201      	movs	r2, #1
 8007224:	755a      	strb	r2, [r3, #21]
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	2101      	movs	r1, #1
 800722a:	4618      	mov	r0, r3
 800722c:	f7fe f893 	bl	8005356 <unlock_fs>
 8007230:	2301      	movs	r3, #1
 8007232:	e0a8      	b.n	8007386 <f_write+0x37e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6a1a      	ldr	r2, [r3, #32]
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	1ad3      	subs	r3, r2, r3
 800723c:	6a3a      	ldr	r2, [r7, #32]
 800723e:	429a      	cmp	r2, r3
 8007240:	d918      	bls.n	8007274 <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6a1a      	ldr	r2, [r3, #32]
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	1ad3      	subs	r3, r2, r3
 8007250:	693a      	ldr	r2, [r7, #16]
 8007252:	8992      	ldrh	r2, [r2, #12]
 8007254:	fb02 f303 	mul.w	r3, r2, r3
 8007258:	69fa      	ldr	r2, [r7, #28]
 800725a:	18d1      	adds	r1, r2, r3
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	899b      	ldrh	r3, [r3, #12]
 8007260:	461a      	mov	r2, r3
 8007262:	f7fd ffe4 	bl	800522e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	7d1b      	ldrb	r3, [r3, #20]
 800726a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800726e:	b2da      	uxtb	r2, r3
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	899b      	ldrh	r3, [r3, #12]
 8007278:	461a      	mov	r2, r3
 800727a:	6a3b      	ldr	r3, [r7, #32]
 800727c:	fb02 f303 	mul.w	r3, r2, r3
 8007280:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8007282:	e050      	b.n	8007326 <f_write+0x31e>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6a1b      	ldr	r3, [r3, #32]
 8007288:	697a      	ldr	r2, [r7, #20]
 800728a:	429a      	cmp	r2, r3
 800728c:	d01b      	beq.n	80072c6 <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	699a      	ldr	r2, [r3, #24]
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007296:	429a      	cmp	r2, r3
 8007298:	d215      	bcs.n	80072c6 <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	7858      	ldrb	r0, [r3, #1]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80072a4:	2301      	movs	r3, #1
 80072a6:	697a      	ldr	r2, [r7, #20]
 80072a8:	f7fd fee0 	bl	800506c <disk_read>
 80072ac:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d009      	beq.n	80072c6 <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2201      	movs	r2, #1
 80072b6:	755a      	strb	r2, [r3, #21]
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	2101      	movs	r1, #1
 80072bc:	4618      	mov	r0, r3
 80072be:	f7fe f84a 	bl	8005356 <unlock_fs>
 80072c2:	2301      	movs	r3, #1
 80072c4:	e05f      	b.n	8007386 <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	697a      	ldr	r2, [r7, #20]
 80072ca:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	899b      	ldrh	r3, [r3, #12]
 80072d0:	4618      	mov	r0, r3
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	699b      	ldr	r3, [r3, #24]
 80072d6:	693a      	ldr	r2, [r7, #16]
 80072d8:	8992      	ldrh	r2, [r2, #12]
 80072da:	fbb3 f1f2 	udiv	r1, r3, r2
 80072de:	fb01 f202 	mul.w	r2, r1, r2
 80072e2:	1a9b      	subs	r3, r3, r2
 80072e4:	1ac3      	subs	r3, r0, r3
 80072e6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80072e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d901      	bls.n	80072f4 <f_write+0x2ec>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	699b      	ldr	r3, [r3, #24]
 80072fe:	693a      	ldr	r2, [r7, #16]
 8007300:	8992      	ldrh	r2, [r2, #12]
 8007302:	fbb3 f0f2 	udiv	r0, r3, r2
 8007306:	fb00 f202 	mul.w	r2, r0, r2
 800730a:	1a9b      	subs	r3, r3, r2
 800730c:	440b      	add	r3, r1
 800730e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007310:	69f9      	ldr	r1, [r7, #28]
 8007312:	4618      	mov	r0, r3
 8007314:	f7fd ff8b 	bl	800522e <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	7d1b      	ldrb	r3, [r3, #20]
 800731c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007320:	b2da      	uxtb	r2, r3
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8007326:	69fa      	ldr	r2, [r7, #28]
 8007328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800732a:	4413      	add	r3, r2
 800732c:	61fb      	str	r3, [r7, #28]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	699a      	ldr	r2, [r3, #24]
 8007332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007334:	441a      	add	r2, r3
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	619a      	str	r2, [r3, #24]
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	68da      	ldr	r2, [r3, #12]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	699b      	ldr	r3, [r3, #24]
 8007342:	429a      	cmp	r2, r3
 8007344:	bf38      	it	cc
 8007346:	461a      	movcc	r2, r3
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	60da      	str	r2, [r3, #12]
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	681a      	ldr	r2, [r3, #0]
 8007350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007352:	441a      	add	r2, r3
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	601a      	str	r2, [r3, #0]
 8007358:	687a      	ldr	r2, [r7, #4]
 800735a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800735c:	1ad3      	subs	r3, r2, r3
 800735e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2b00      	cmp	r3, #0
 8007364:	f47f ae97 	bne.w	8007096 <f_write+0x8e>
 8007368:	e000      	b.n	800736c <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800736a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	7d1b      	ldrb	r3, [r3, #20]
 8007370:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007374:	b2da      	uxtb	r2, r3
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	2100      	movs	r1, #0
 800737e:	4618      	mov	r0, r3
 8007380:	f7fd ffe9 	bl	8005356 <unlock_fs>
 8007384:	2300      	movs	r3, #0
}
 8007386:	4618      	mov	r0, r3
 8007388:	3730      	adds	r7, #48	@ 0x30
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}

0800738e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b086      	sub	sp, #24
 8007392:	af00      	add	r7, sp, #0
 8007394:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f107 0208 	add.w	r2, r7, #8
 800739c:	4611      	mov	r1, r2
 800739e:	4618      	mov	r0, r3
 80073a0:	f7ff fc1c 	bl	8006bdc <validate>
 80073a4:	4603      	mov	r3, r0
 80073a6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80073a8:	7dfb      	ldrb	r3, [r7, #23]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d16d      	bne.n	800748a <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	7d1b      	ldrb	r3, [r3, #20]
 80073b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d067      	beq.n	800748a <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	7d1b      	ldrb	r3, [r3, #20]
 80073be:	b25b      	sxtb	r3, r3
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	da1a      	bge.n	80073fa <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	7858      	ldrb	r0, [r3, #1]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6a1a      	ldr	r2, [r3, #32]
 80073d2:	2301      	movs	r3, #1
 80073d4:	f7fd fe6a 	bl	80050ac <disk_write>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d006      	beq.n	80073ec <f_sync+0x5e>
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	2101      	movs	r1, #1
 80073e2:	4618      	mov	r0, r3
 80073e4:	f7fd ffb7 	bl	8005356 <unlock_fs>
 80073e8:	2301      	movs	r3, #1
 80073ea:	e055      	b.n	8007498 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	7d1b      	ldrb	r3, [r3, #20]
 80073f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073f4:	b2da      	uxtb	r2, r3
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80073fa:	f7fd fd97 	bl	8004f2c <get_fattime>
 80073fe:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007400:	68ba      	ldr	r2, [r7, #8]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007406:	4619      	mov	r1, r3
 8007408:	4610      	mov	r0, r2
 800740a:	f7fe f96f 	bl	80056ec <move_window>
 800740e:	4603      	mov	r3, r0
 8007410:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007412:	7dfb      	ldrb	r3, [r7, #23]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d138      	bne.n	800748a <f_sync+0xfc>
					dir = fp->dir_ptr;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800741c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	330b      	adds	r3, #11
 8007422:	781a      	ldrb	r2, [r3, #0]
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	330b      	adds	r3, #11
 8007428:	f042 0220 	orr.w	r2, r2, #32
 800742c:	b2d2      	uxtb	r2, r2
 800742e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6818      	ldr	r0, [r3, #0]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	461a      	mov	r2, r3
 800743a:	68f9      	ldr	r1, [r7, #12]
 800743c:	f7fe fefa 	bl	8006234 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	f103 021c 	add.w	r2, r3, #28
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	4619      	mov	r1, r3
 800744c:	4610      	mov	r0, r2
 800744e:	f7fd fec2 	bl	80051d6 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	3316      	adds	r3, #22
 8007456:	6939      	ldr	r1, [r7, #16]
 8007458:	4618      	mov	r0, r3
 800745a:	f7fd febc 	bl	80051d6 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	3312      	adds	r3, #18
 8007462:	2100      	movs	r1, #0
 8007464:	4618      	mov	r0, r3
 8007466:	f7fd fe9b 	bl	80051a0 <st_word>
					fs->wflag = 1;
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	2201      	movs	r2, #1
 800746e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	4618      	mov	r0, r3
 8007474:	f7fe f968 	bl	8005748 <sync_fs>
 8007478:	4603      	mov	r3, r0
 800747a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	7d1b      	ldrb	r3, [r3, #20]
 8007480:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007484:	b2da      	uxtb	r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	7dfa      	ldrb	r2, [r7, #23]
 800748e:	4611      	mov	r1, r2
 8007490:	4618      	mov	r0, r3
 8007492:	f7fd ff60 	bl	8005356 <unlock_fs>
 8007496:	7dfb      	ldrb	r3, [r7, #23]
}
 8007498:	4618      	mov	r0, r3
 800749a:	3718      	adds	r7, #24
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f7ff ff70 	bl	800738e <f_sync>
 80074ae:	4603      	mov	r3, r0
 80074b0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80074b2:	7bfb      	ldrb	r3, [r7, #15]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d11d      	bne.n	80074f4 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f107 0208 	add.w	r2, r7, #8
 80074be:	4611      	mov	r1, r2
 80074c0:	4618      	mov	r0, r3
 80074c2:	f7ff fb8b 	bl	8006bdc <validate>
 80074c6:	4603      	mov	r3, r0
 80074c8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80074ca:	7bfb      	ldrb	r3, [r7, #15]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d111      	bne.n	80074f4 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	691b      	ldr	r3, [r3, #16]
 80074d4:	4618      	mov	r0, r3
 80074d6:	f7fe f865 	bl	80055a4 <dec_lock>
 80074da:	4603      	mov	r3, r0
 80074dc:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80074de:	7bfb      	ldrb	r3, [r7, #15]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d102      	bne.n	80074ea <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	2100      	movs	r1, #0
 80074ee:	4618      	mov	r0, r3
 80074f0:	f7fd ff31 	bl	8005356 <unlock_fs>
#endif
		}
	}
	return res;
 80074f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80074f6:	4618      	mov	r0, r3
 80074f8:	3710      	adds	r7, #16
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}
	...

08007500 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007500:	b480      	push	{r7}
 8007502:	b087      	sub	sp, #28
 8007504:	af00      	add	r7, sp, #0
 8007506:	60f8      	str	r0, [r7, #12]
 8007508:	60b9      	str	r1, [r7, #8]
 800750a:	4613      	mov	r3, r2
 800750c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800750e:	2301      	movs	r3, #1
 8007510:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007512:	2300      	movs	r3, #0
 8007514:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007516:	4b1f      	ldr	r3, [pc, #124]	@ (8007594 <FATFS_LinkDriverEx+0x94>)
 8007518:	7a5b      	ldrb	r3, [r3, #9]
 800751a:	b2db      	uxtb	r3, r3
 800751c:	2b00      	cmp	r3, #0
 800751e:	d131      	bne.n	8007584 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007520:	4b1c      	ldr	r3, [pc, #112]	@ (8007594 <FATFS_LinkDriverEx+0x94>)
 8007522:	7a5b      	ldrb	r3, [r3, #9]
 8007524:	b2db      	uxtb	r3, r3
 8007526:	461a      	mov	r2, r3
 8007528:	4b1a      	ldr	r3, [pc, #104]	@ (8007594 <FATFS_LinkDriverEx+0x94>)
 800752a:	2100      	movs	r1, #0
 800752c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800752e:	4b19      	ldr	r3, [pc, #100]	@ (8007594 <FATFS_LinkDriverEx+0x94>)
 8007530:	7a5b      	ldrb	r3, [r3, #9]
 8007532:	b2db      	uxtb	r3, r3
 8007534:	4a17      	ldr	r2, [pc, #92]	@ (8007594 <FATFS_LinkDriverEx+0x94>)
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	4413      	add	r3, r2
 800753a:	68fa      	ldr	r2, [r7, #12]
 800753c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800753e:	4b15      	ldr	r3, [pc, #84]	@ (8007594 <FATFS_LinkDriverEx+0x94>)
 8007540:	7a5b      	ldrb	r3, [r3, #9]
 8007542:	b2db      	uxtb	r3, r3
 8007544:	461a      	mov	r2, r3
 8007546:	4b13      	ldr	r3, [pc, #76]	@ (8007594 <FATFS_LinkDriverEx+0x94>)
 8007548:	4413      	add	r3, r2
 800754a:	79fa      	ldrb	r2, [r7, #7]
 800754c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800754e:	4b11      	ldr	r3, [pc, #68]	@ (8007594 <FATFS_LinkDriverEx+0x94>)
 8007550:	7a5b      	ldrb	r3, [r3, #9]
 8007552:	b2db      	uxtb	r3, r3
 8007554:	1c5a      	adds	r2, r3, #1
 8007556:	b2d1      	uxtb	r1, r2
 8007558:	4a0e      	ldr	r2, [pc, #56]	@ (8007594 <FATFS_LinkDriverEx+0x94>)
 800755a:	7251      	strb	r1, [r2, #9]
 800755c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800755e:	7dbb      	ldrb	r3, [r7, #22]
 8007560:	3330      	adds	r3, #48	@ 0x30
 8007562:	b2da      	uxtb	r2, r3
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	3301      	adds	r3, #1
 800756c:	223a      	movs	r2, #58	@ 0x3a
 800756e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	3302      	adds	r3, #2
 8007574:	222f      	movs	r2, #47	@ 0x2f
 8007576:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	3303      	adds	r3, #3
 800757c:	2200      	movs	r2, #0
 800757e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007580:	2300      	movs	r3, #0
 8007582:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007584:	7dfb      	ldrb	r3, [r7, #23]
}
 8007586:	4618      	mov	r0, r3
 8007588:	371c      	adds	r7, #28
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	20001e9c 	.word	0x20001e9c

08007598 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b082      	sub	sp, #8
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80075a2:	2200      	movs	r2, #0
 80075a4:	6839      	ldr	r1, [r7, #0]
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f7ff ffaa 	bl	8007500 <FATFS_LinkDriverEx>
 80075ac:	4603      	mov	r3, r0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3708      	adds	r7, #8
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}

080075b6 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 80075b6:	b580      	push	{r7, lr}
 80075b8:	b084      	sub	sp, #16
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	6078      	str	r0, [r7, #4]
  int ret = 0;
 80075be:	2300      	movs	r3, #0
 80075c0:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 80075c2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f000 f8a6 	bl	8007718 <osSemaphoreWait>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d101      	bne.n	80075d6 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 80075d2:	2301      	movs	r3, #1
 80075d4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80075d6:	68fb      	ldr	r3, [r7, #12]
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3710      	adds	r7, #16
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f000 f8e3 	bl	80077b4 <osSemaphoreRelease>
#endif
}
 80075ee:	bf00      	nop
 80075f0:	3708      	adds	r7, #8
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}

080075f6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80075f6:	b480      	push	{r7}
 80075f8:	b085      	sub	sp, #20
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	4603      	mov	r3, r0
 80075fe:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007600:	2300      	movs	r3, #0
 8007602:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007604:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007608:	2b84      	cmp	r3, #132	@ 0x84
 800760a:	d005      	beq.n	8007618 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800760c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	4413      	add	r3, r2
 8007614:	3303      	adds	r3, #3
 8007616:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007618:	68fb      	ldr	r3, [r7, #12]
}
 800761a:	4618      	mov	r0, r3
 800761c:	3714      	adds	r7, #20
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr

08007626 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8007626:	b480      	push	{r7}
 8007628:	b083      	sub	sp, #12
 800762a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800762c:	f3ef 8305 	mrs	r3, IPSR
 8007630:	607b      	str	r3, [r7, #4]
  return(result);
 8007632:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007634:	2b00      	cmp	r3, #0
 8007636:	bf14      	ite	ne
 8007638:	2301      	movne	r3, #1
 800763a:	2300      	moveq	r3, #0
 800763c:	b2db      	uxtb	r3, r3
}
 800763e:	4618      	mov	r0, r3
 8007640:	370c      	adds	r7, #12
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr

0800764a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800764a:	b580      	push	{r7, lr}
 800764c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800764e:	f000 ffdd 	bl	800860c <vTaskStartScheduler>
  
  return osOK;
 8007652:	2300      	movs	r3, #0
}
 8007654:	4618      	mov	r0, r3
 8007656:	bd80      	pop	{r7, pc}

08007658 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800765a:	b089      	sub	sp, #36	@ 0x24
 800765c:	af04      	add	r7, sp, #16
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	695b      	ldr	r3, [r3, #20]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d020      	beq.n	80076ac <osThreadCreate+0x54>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	699b      	ldr	r3, [r3, #24]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d01c      	beq.n	80076ac <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	685c      	ldr	r4, [r3, #4]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	691e      	ldr	r6, [r3, #16]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007684:	4618      	mov	r0, r3
 8007686:	f7ff ffb6 	bl	80075f6 <makeFreeRtosPriority>
 800768a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	695b      	ldr	r3, [r3, #20]
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007694:	9202      	str	r2, [sp, #8]
 8007696:	9301      	str	r3, [sp, #4]
 8007698:	9100      	str	r1, [sp, #0]
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	4632      	mov	r2, r6
 800769e:	4629      	mov	r1, r5
 80076a0:	4620      	mov	r0, r4
 80076a2:	f000 fddb 	bl	800825c <xTaskCreateStatic>
 80076a6:	4603      	mov	r3, r0
 80076a8:	60fb      	str	r3, [r7, #12]
 80076aa:	e01c      	b.n	80076e6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	685c      	ldr	r4, [r3, #4]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80076b8:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80076c0:	4618      	mov	r0, r3
 80076c2:	f7ff ff98 	bl	80075f6 <makeFreeRtosPriority>
 80076c6:	4602      	mov	r2, r0
 80076c8:	f107 030c 	add.w	r3, r7, #12
 80076cc:	9301      	str	r3, [sp, #4]
 80076ce:	9200      	str	r2, [sp, #0]
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	4632      	mov	r2, r6
 80076d4:	4629      	mov	r1, r5
 80076d6:	4620      	mov	r0, r4
 80076d8:	f000 fe26 	bl	8008328 <xTaskCreate>
 80076dc:	4603      	mov	r3, r0
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d001      	beq.n	80076e6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80076e2:	2300      	movs	r3, #0
 80076e4:	e000      	b.n	80076e8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80076e6:	68fb      	ldr	r3, [r7, #12]
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3714      	adds	r7, #20
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080076f0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b084      	sub	sp, #16
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d001      	beq.n	8007706 <osDelay+0x16>
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	e000      	b.n	8007708 <osDelay+0x18>
 8007706:	2301      	movs	r3, #1
 8007708:	4618      	mov	r0, r3
 800770a:	f000 ff47 	bl	800859c <vTaskDelay>
  
  return osOK;
 800770e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007710:	4618      	mov	r0, r3
 8007712:	3710      	adds	r7, #16
 8007714:	46bd      	mov	sp, r7
 8007716:	bd80      	pop	{r7, pc}

08007718 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8007722:	2300      	movs	r3, #0
 8007724:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d101      	bne.n	8007730 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800772c:	2380      	movs	r3, #128	@ 0x80
 800772e:	e03a      	b.n	80077a6 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8007730:	2300      	movs	r3, #0
 8007732:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800773a:	d103      	bne.n	8007744 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800773c:	f04f 33ff 	mov.w	r3, #4294967295
 8007740:	60fb      	str	r3, [r7, #12]
 8007742:	e009      	b.n	8007758 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d006      	beq.n	8007758 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d101      	bne.n	8007758 <osSemaphoreWait+0x40>
      ticks = 1;
 8007754:	2301      	movs	r3, #1
 8007756:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8007758:	f7ff ff65 	bl	8007626 <inHandlerMode>
 800775c:	4603      	mov	r3, r0
 800775e:	2b00      	cmp	r3, #0
 8007760:	d017      	beq.n	8007792 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8007762:	f107 0308 	add.w	r3, r7, #8
 8007766:	461a      	mov	r2, r3
 8007768:	2100      	movs	r1, #0
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 fbc6 	bl	8007efc <xQueueReceiveFromISR>
 8007770:	4603      	mov	r3, r0
 8007772:	2b01      	cmp	r3, #1
 8007774:	d001      	beq.n	800777a <osSemaphoreWait+0x62>
      return osErrorOS;
 8007776:	23ff      	movs	r3, #255	@ 0xff
 8007778:	e015      	b.n	80077a6 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d011      	beq.n	80077a4 <osSemaphoreWait+0x8c>
 8007780:	4b0b      	ldr	r3, [pc, #44]	@ (80077b0 <osSemaphoreWait+0x98>)
 8007782:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007786:	601a      	str	r2, [r3, #0]
 8007788:	f3bf 8f4f 	dsb	sy
 800778c:	f3bf 8f6f 	isb	sy
 8007790:	e008      	b.n	80077a4 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8007792:	68f9      	ldr	r1, [r7, #12]
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 fa99 	bl	8007ccc <xQueueSemaphoreTake>
 800779a:	4603      	mov	r3, r0
 800779c:	2b01      	cmp	r3, #1
 800779e:	d001      	beq.n	80077a4 <osSemaphoreWait+0x8c>
    return osErrorOS;
 80077a0:	23ff      	movs	r3, #255	@ 0xff
 80077a2:	e000      	b.n	80077a6 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 80077a4:	2300      	movs	r3, #0
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3710      	adds	r7, #16
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}
 80077ae:	bf00      	nop
 80077b0:	e000ed04 	.word	0xe000ed04

080077b4 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b084      	sub	sp, #16
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80077bc:	2300      	movs	r3, #0
 80077be:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80077c0:	2300      	movs	r3, #0
 80077c2:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 80077c4:	f7ff ff2f 	bl	8007626 <inHandlerMode>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d016      	beq.n	80077fc <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80077ce:	f107 0308 	add.w	r3, r7, #8
 80077d2:	4619      	mov	r1, r3
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f000 f9e1 	bl	8007b9c <xQueueGiveFromISR>
 80077da:	4603      	mov	r3, r0
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d001      	beq.n	80077e4 <osSemaphoreRelease+0x30>
      return osErrorOS;
 80077e0:	23ff      	movs	r3, #255	@ 0xff
 80077e2:	e017      	b.n	8007814 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d013      	beq.n	8007812 <osSemaphoreRelease+0x5e>
 80077ea:	4b0c      	ldr	r3, [pc, #48]	@ (800781c <osSemaphoreRelease+0x68>)
 80077ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077f0:	601a      	str	r2, [r3, #0]
 80077f2:	f3bf 8f4f 	dsb	sy
 80077f6:	f3bf 8f6f 	isb	sy
 80077fa:	e00a      	b.n	8007812 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80077fc:	2300      	movs	r3, #0
 80077fe:	2200      	movs	r2, #0
 8007800:	2100      	movs	r1, #0
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 f8c0 	bl	8007988 <xQueueGenericSend>
 8007808:	4603      	mov	r3, r0
 800780a:	2b01      	cmp	r3, #1
 800780c:	d001      	beq.n	8007812 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800780e:	23ff      	movs	r3, #255	@ 0xff
 8007810:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8007812:	68fb      	ldr	r3, [r7, #12]
}
 8007814:	4618      	mov	r0, r3
 8007816:	3710      	adds	r7, #16
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}
 800781c:	e000ed04 	.word	0xe000ed04

08007820 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007820:	b480      	push	{r7}
 8007822:	b083      	sub	sp, #12
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f103 0208 	add.w	r2, r3, #8
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f04f 32ff 	mov.w	r2, #4294967295
 8007838:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f103 0208 	add.w	r2, r3, #8
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f103 0208 	add.w	r2, r3, #8
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2200      	movs	r2, #0
 8007852:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007854:	bf00      	nop
 8007856:	370c      	adds	r7, #12
 8007858:	46bd      	mov	sp, r7
 800785a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785e:	4770      	bx	lr

08007860 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007860:	b480      	push	{r7}
 8007862:	b083      	sub	sp, #12
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2200      	movs	r2, #0
 800786c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800786e:	bf00      	nop
 8007870:	370c      	adds	r7, #12
 8007872:	46bd      	mov	sp, r7
 8007874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007878:	4770      	bx	lr

0800787a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800787a:	b480      	push	{r7}
 800787c:	b085      	sub	sp, #20
 800787e:	af00      	add	r7, sp, #0
 8007880:	6078      	str	r0, [r7, #4]
 8007882:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	68fa      	ldr	r2, [r7, #12]
 800788e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	689a      	ldr	r2, [r3, #8]
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	689b      	ldr	r3, [r3, #8]
 800789c:	683a      	ldr	r2, [r7, #0]
 800789e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	683a      	ldr	r2, [r7, #0]
 80078a4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	687a      	ldr	r2, [r7, #4]
 80078aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	1c5a      	adds	r2, r3, #1
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	601a      	str	r2, [r3, #0]
}
 80078b6:	bf00      	nop
 80078b8:	3714      	adds	r7, #20
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr

080078c2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80078c2:	b480      	push	{r7}
 80078c4:	b085      	sub	sp, #20
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
 80078ca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078d8:	d103      	bne.n	80078e2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	60fb      	str	r3, [r7, #12]
 80078e0:	e00c      	b.n	80078fc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	3308      	adds	r3, #8
 80078e6:	60fb      	str	r3, [r7, #12]
 80078e8:	e002      	b.n	80078f0 <vListInsert+0x2e>
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	60fb      	str	r3, [r7, #12]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	68ba      	ldr	r2, [r7, #8]
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d2f6      	bcs.n	80078ea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	683a      	ldr	r2, [r7, #0]
 800790a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	68fa      	ldr	r2, [r7, #12]
 8007910:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	683a      	ldr	r2, [r7, #0]
 8007916:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	1c5a      	adds	r2, r3, #1
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	601a      	str	r2, [r3, #0]
}
 8007928:	bf00      	nop
 800792a:	3714      	adds	r7, #20
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr

08007934 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007934:	b480      	push	{r7}
 8007936:	b085      	sub	sp, #20
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	691b      	ldr	r3, [r3, #16]
 8007940:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	687a      	ldr	r2, [r7, #4]
 8007948:	6892      	ldr	r2, [r2, #8]
 800794a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	6852      	ldr	r2, [r2, #4]
 8007954:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	687a      	ldr	r2, [r7, #4]
 800795c:	429a      	cmp	r2, r3
 800795e:	d103      	bne.n	8007968 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	689a      	ldr	r2, [r3, #8]
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	1e5a      	subs	r2, r3, #1
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
}
 800797c:	4618      	mov	r0, r3
 800797e:	3714      	adds	r7, #20
 8007980:	46bd      	mov	sp, r7
 8007982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007986:	4770      	bx	lr

08007988 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b08e      	sub	sp, #56	@ 0x38
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]
 8007994:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007996:	2300      	movs	r3, #0
 8007998:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800799e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d10d      	bne.n	80079c0 <xQueueGenericSend+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80079a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a8:	b672      	cpsid	i
 80079aa:	f383 8811 	msr	BASEPRI, r3
 80079ae:	f3bf 8f6f 	isb	sy
 80079b2:	f3bf 8f4f 	dsb	sy
 80079b6:	b662      	cpsie	i
 80079b8:	62bb      	str	r3, [r7, #40]	@ 0x28
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80079ba:	bf00      	nop
 80079bc:	bf00      	nop
 80079be:	e7fd      	b.n	80079bc <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d103      	bne.n	80079ce <xQueueGenericSend+0x46>
 80079c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d101      	bne.n	80079d2 <xQueueGenericSend+0x4a>
 80079ce:	2301      	movs	r3, #1
 80079d0:	e000      	b.n	80079d4 <xQueueGenericSend+0x4c>
 80079d2:	2300      	movs	r3, #0
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d10d      	bne.n	80079f4 <xQueueGenericSend+0x6c>
	__asm volatile
 80079d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079dc:	b672      	cpsid	i
 80079de:	f383 8811 	msr	BASEPRI, r3
 80079e2:	f3bf 8f6f 	isb	sy
 80079e6:	f3bf 8f4f 	dsb	sy
 80079ea:	b662      	cpsie	i
 80079ec:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80079ee:	bf00      	nop
 80079f0:	bf00      	nop
 80079f2:	e7fd      	b.n	80079f0 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	2b02      	cmp	r3, #2
 80079f8:	d103      	bne.n	8007a02 <xQueueGenericSend+0x7a>
 80079fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079fe:	2b01      	cmp	r3, #1
 8007a00:	d101      	bne.n	8007a06 <xQueueGenericSend+0x7e>
 8007a02:	2301      	movs	r3, #1
 8007a04:	e000      	b.n	8007a08 <xQueueGenericSend+0x80>
 8007a06:	2300      	movs	r3, #0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d10d      	bne.n	8007a28 <xQueueGenericSend+0xa0>
	__asm volatile
 8007a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a10:	b672      	cpsid	i
 8007a12:	f383 8811 	msr	BASEPRI, r3
 8007a16:	f3bf 8f6f 	isb	sy
 8007a1a:	f3bf 8f4f 	dsb	sy
 8007a1e:	b662      	cpsie	i
 8007a20:	623b      	str	r3, [r7, #32]
}
 8007a22:	bf00      	nop
 8007a24:	bf00      	nop
 8007a26:	e7fd      	b.n	8007a24 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a28:	f001 fa0e 	bl	8008e48 <xTaskGetSchedulerState>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d102      	bne.n	8007a38 <xQueueGenericSend+0xb0>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d101      	bne.n	8007a3c <xQueueGenericSend+0xb4>
 8007a38:	2301      	movs	r3, #1
 8007a3a:	e000      	b.n	8007a3e <xQueueGenericSend+0xb6>
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d10d      	bne.n	8007a5e <xQueueGenericSend+0xd6>
	__asm volatile
 8007a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a46:	b672      	cpsid	i
 8007a48:	f383 8811 	msr	BASEPRI, r3
 8007a4c:	f3bf 8f6f 	isb	sy
 8007a50:	f3bf 8f4f 	dsb	sy
 8007a54:	b662      	cpsie	i
 8007a56:	61fb      	str	r3, [r7, #28]
}
 8007a58:	bf00      	nop
 8007a5a:	bf00      	nop
 8007a5c:	e7fd      	b.n	8007a5a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007a5e:	f001 fd45 	bl	80094ec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a6a:	429a      	cmp	r2, r3
 8007a6c:	d302      	bcc.n	8007a74 <xQueueGenericSend+0xec>
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	2b02      	cmp	r3, #2
 8007a72:	d129      	bne.n	8007ac8 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007a74:	683a      	ldr	r2, [r7, #0]
 8007a76:	68b9      	ldr	r1, [r7, #8]
 8007a78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a7a:	f000 fadf 	bl	800803c <prvCopyDataToQueue>
 8007a7e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d010      	beq.n	8007aaa <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a8a:	3324      	adds	r3, #36	@ 0x24
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f001 f813 	bl	8008ab8 <xTaskRemoveFromEventList>
 8007a92:	4603      	mov	r3, r0
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d013      	beq.n	8007ac0 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007a98:	4b3f      	ldr	r3, [pc, #252]	@ (8007b98 <xQueueGenericSend+0x210>)
 8007a9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a9e:	601a      	str	r2, [r3, #0]
 8007aa0:	f3bf 8f4f 	dsb	sy
 8007aa4:	f3bf 8f6f 	isb	sy
 8007aa8:	e00a      	b.n	8007ac0 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d007      	beq.n	8007ac0 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007ab0:	4b39      	ldr	r3, [pc, #228]	@ (8007b98 <xQueueGenericSend+0x210>)
 8007ab2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ab6:	601a      	str	r2, [r3, #0]
 8007ab8:	f3bf 8f4f 	dsb	sy
 8007abc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007ac0:	f001 fd4a 	bl	8009558 <vPortExitCritical>
				return pdPASS;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	e063      	b.n	8007b90 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d103      	bne.n	8007ad6 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007ace:	f001 fd43 	bl	8009558 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	e05c      	b.n	8007b90 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d106      	bne.n	8007aea <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007adc:	f107 0314 	add.w	r3, r7, #20
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f001 f84f 	bl	8008b84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007aea:	f001 fd35 	bl	8009558 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007aee:	f000 fdf3 	bl	80086d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007af2:	f001 fcfb 	bl	80094ec <vPortEnterCritical>
 8007af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007afc:	b25b      	sxtb	r3, r3
 8007afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b02:	d103      	bne.n	8007b0c <xQueueGenericSend+0x184>
 8007b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b06:	2200      	movs	r2, #0
 8007b08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b12:	b25b      	sxtb	r3, r3
 8007b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b18:	d103      	bne.n	8007b22 <xQueueGenericSend+0x19a>
 8007b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b22:	f001 fd19 	bl	8009558 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b26:	1d3a      	adds	r2, r7, #4
 8007b28:	f107 0314 	add.w	r3, r7, #20
 8007b2c:	4611      	mov	r1, r2
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f001 f83e 	bl	8008bb0 <xTaskCheckForTimeOut>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d124      	bne.n	8007b84 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007b3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b3c:	f000 fb76 	bl	800822c <prvIsQueueFull>
 8007b40:	4603      	mov	r3, r0
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d018      	beq.n	8007b78 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b48:	3310      	adds	r3, #16
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	4611      	mov	r1, r2
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f000 ff8a 	bl	8008a68 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007b54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b56:	f000 fb01 	bl	800815c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007b5a:	f000 fdcb 	bl	80086f4 <xTaskResumeAll>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	f47f af7c 	bne.w	8007a5e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8007b66:	4b0c      	ldr	r3, [pc, #48]	@ (8007b98 <xQueueGenericSend+0x210>)
 8007b68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b6c:	601a      	str	r2, [r3, #0]
 8007b6e:	f3bf 8f4f 	dsb	sy
 8007b72:	f3bf 8f6f 	isb	sy
 8007b76:	e772      	b.n	8007a5e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007b78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b7a:	f000 faef 	bl	800815c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b7e:	f000 fdb9 	bl	80086f4 <xTaskResumeAll>
 8007b82:	e76c      	b.n	8007a5e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007b84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007b86:	f000 fae9 	bl	800815c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b8a:	f000 fdb3 	bl	80086f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007b8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3738      	adds	r7, #56	@ 0x38
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}
 8007b98:	e000ed04 	.word	0xe000ed04

08007b9c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b08e      	sub	sp, #56	@ 0x38
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
 8007ba4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d10d      	bne.n	8007bcc <xQueueGiveFromISR+0x30>
	__asm volatile
 8007bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bb4:	b672      	cpsid	i
 8007bb6:	f383 8811 	msr	BASEPRI, r3
 8007bba:	f3bf 8f6f 	isb	sy
 8007bbe:	f3bf 8f4f 	dsb	sy
 8007bc2:	b662      	cpsie	i
 8007bc4:	623b      	str	r3, [r7, #32]
}
 8007bc6:	bf00      	nop
 8007bc8:	bf00      	nop
 8007bca:	e7fd      	b.n	8007bc8 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d00d      	beq.n	8007bf0 <xQueueGiveFromISR+0x54>
	__asm volatile
 8007bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bd8:	b672      	cpsid	i
 8007bda:	f383 8811 	msr	BASEPRI, r3
 8007bde:	f3bf 8f6f 	isb	sy
 8007be2:	f3bf 8f4f 	dsb	sy
 8007be6:	b662      	cpsie	i
 8007be8:	61fb      	str	r3, [r7, #28]
}
 8007bea:	bf00      	nop
 8007bec:	bf00      	nop
 8007bee:	e7fd      	b.n	8007bec <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d103      	bne.n	8007c00 <xQueueGiveFromISR+0x64>
 8007bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d101      	bne.n	8007c04 <xQueueGiveFromISR+0x68>
 8007c00:	2301      	movs	r3, #1
 8007c02:	e000      	b.n	8007c06 <xQueueGiveFromISR+0x6a>
 8007c04:	2300      	movs	r3, #0
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d10d      	bne.n	8007c26 <xQueueGiveFromISR+0x8a>
	__asm volatile
 8007c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c0e:	b672      	cpsid	i
 8007c10:	f383 8811 	msr	BASEPRI, r3
 8007c14:	f3bf 8f6f 	isb	sy
 8007c18:	f3bf 8f4f 	dsb	sy
 8007c1c:	b662      	cpsie	i
 8007c1e:	61bb      	str	r3, [r7, #24]
}
 8007c20:	bf00      	nop
 8007c22:	bf00      	nop
 8007c24:	e7fd      	b.n	8007c22 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c26:	f001 fd49 	bl	80096bc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007c2a:	f3ef 8211 	mrs	r2, BASEPRI
 8007c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c32:	b672      	cpsid	i
 8007c34:	f383 8811 	msr	BASEPRI, r3
 8007c38:	f3bf 8f6f 	isb	sy
 8007c3c:	f3bf 8f4f 	dsb	sy
 8007c40:	b662      	cpsie	i
 8007c42:	617a      	str	r2, [r7, #20]
 8007c44:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007c46:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c4e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c56:	429a      	cmp	r2, r3
 8007c58:	d22b      	bcs.n	8007cb2 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c66:	1c5a      	adds	r2, r3, #1
 8007c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c6a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007c6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c74:	d112      	bne.n	8007c9c <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d016      	beq.n	8007cac <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c80:	3324      	adds	r3, #36	@ 0x24
 8007c82:	4618      	mov	r0, r3
 8007c84:	f000 ff18 	bl	8008ab8 <xTaskRemoveFromEventList>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d00e      	beq.n	8007cac <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00b      	beq.n	8007cac <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	2201      	movs	r2, #1
 8007c98:	601a      	str	r2, [r3, #0]
 8007c9a:	e007      	b.n	8007cac <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007c9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007ca0:	3301      	adds	r3, #1
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	b25a      	sxtb	r2, r3
 8007ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007cac:	2301      	movs	r3, #1
 8007cae:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cb0:	e001      	b.n	8007cb6 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cb8:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007cc0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3738      	adds	r7, #56	@ 0x38
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b08e      	sub	sp, #56	@ 0x38
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d10d      	bne.n	8007d04 <xQueueSemaphoreTake+0x38>
	__asm volatile
 8007ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cec:	b672      	cpsid	i
 8007cee:	f383 8811 	msr	BASEPRI, r3
 8007cf2:	f3bf 8f6f 	isb	sy
 8007cf6:	f3bf 8f4f 	dsb	sy
 8007cfa:	b662      	cpsie	i
 8007cfc:	623b      	str	r3, [r7, #32]
}
 8007cfe:	bf00      	nop
 8007d00:	bf00      	nop
 8007d02:	e7fd      	b.n	8007d00 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d00d      	beq.n	8007d28 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8007d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d10:	b672      	cpsid	i
 8007d12:	f383 8811 	msr	BASEPRI, r3
 8007d16:	f3bf 8f6f 	isb	sy
 8007d1a:	f3bf 8f4f 	dsb	sy
 8007d1e:	b662      	cpsie	i
 8007d20:	61fb      	str	r3, [r7, #28]
}
 8007d22:	bf00      	nop
 8007d24:	bf00      	nop
 8007d26:	e7fd      	b.n	8007d24 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d28:	f001 f88e 	bl	8008e48 <xTaskGetSchedulerState>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d102      	bne.n	8007d38 <xQueueSemaphoreTake+0x6c>
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d101      	bne.n	8007d3c <xQueueSemaphoreTake+0x70>
 8007d38:	2301      	movs	r3, #1
 8007d3a:	e000      	b.n	8007d3e <xQueueSemaphoreTake+0x72>
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d10d      	bne.n	8007d5e <xQueueSemaphoreTake+0x92>
	__asm volatile
 8007d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d46:	b672      	cpsid	i
 8007d48:	f383 8811 	msr	BASEPRI, r3
 8007d4c:	f3bf 8f6f 	isb	sy
 8007d50:	f3bf 8f4f 	dsb	sy
 8007d54:	b662      	cpsie	i
 8007d56:	61bb      	str	r3, [r7, #24]
}
 8007d58:	bf00      	nop
 8007d5a:	bf00      	nop
 8007d5c:	e7fd      	b.n	8007d5a <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d5e:	f001 fbc5 	bl	80094ec <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d66:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d024      	beq.n	8007db8 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d70:	1e5a      	subs	r2, r3, #1
 8007d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d74:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d104      	bne.n	8007d88 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007d7e:	f001 fa2d 	bl	80091dc <pvTaskIncrementMutexHeldCount>
 8007d82:	4602      	mov	r2, r0
 8007d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d86:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d8a:	691b      	ldr	r3, [r3, #16]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d00f      	beq.n	8007db0 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d92:	3310      	adds	r3, #16
 8007d94:	4618      	mov	r0, r3
 8007d96:	f000 fe8f 	bl	8008ab8 <xTaskRemoveFromEventList>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d007      	beq.n	8007db0 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007da0:	4b55      	ldr	r3, [pc, #340]	@ (8007ef8 <xQueueSemaphoreTake+0x22c>)
 8007da2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007da6:	601a      	str	r2, [r3, #0]
 8007da8:	f3bf 8f4f 	dsb	sy
 8007dac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007db0:	f001 fbd2 	bl	8009558 <vPortExitCritical>
				return pdPASS;
 8007db4:	2301      	movs	r3, #1
 8007db6:	e09a      	b.n	8007eee <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d114      	bne.n	8007de8 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d00d      	beq.n	8007de0 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8007dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dc8:	b672      	cpsid	i
 8007dca:	f383 8811 	msr	BASEPRI, r3
 8007dce:	f3bf 8f6f 	isb	sy
 8007dd2:	f3bf 8f4f 	dsb	sy
 8007dd6:	b662      	cpsie	i
 8007dd8:	617b      	str	r3, [r7, #20]
}
 8007dda:	bf00      	nop
 8007ddc:	bf00      	nop
 8007dde:	e7fd      	b.n	8007ddc <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007de0:	f001 fbba 	bl	8009558 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007de4:	2300      	movs	r3, #0
 8007de6:	e082      	b.n	8007eee <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d106      	bne.n	8007dfc <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007dee:	f107 030c 	add.w	r3, r7, #12
 8007df2:	4618      	mov	r0, r3
 8007df4:	f000 fec6 	bl	8008b84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007dfc:	f001 fbac 	bl	8009558 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e00:	f000 fc6a 	bl	80086d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e04:	f001 fb72 	bl	80094ec <vPortEnterCritical>
 8007e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e0a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e0e:	b25b      	sxtb	r3, r3
 8007e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e14:	d103      	bne.n	8007e1e <xQueueSemaphoreTake+0x152>
 8007e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e24:	b25b      	sxtb	r3, r3
 8007e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e2a:	d103      	bne.n	8007e34 <xQueueSemaphoreTake+0x168>
 8007e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e34:	f001 fb90 	bl	8009558 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e38:	463a      	mov	r2, r7
 8007e3a:	f107 030c 	add.w	r3, r7, #12
 8007e3e:	4611      	mov	r1, r2
 8007e40:	4618      	mov	r0, r3
 8007e42:	f000 feb5 	bl	8008bb0 <xTaskCheckForTimeOut>
 8007e46:	4603      	mov	r3, r0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d132      	bne.n	8007eb2 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e4c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007e4e:	f000 f9d7 	bl	8008200 <prvIsQueueEmpty>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d026      	beq.n	8007ea6 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d109      	bne.n	8007e74 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8007e60:	f001 fb44 	bl	80094ec <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e66:	689b      	ldr	r3, [r3, #8]
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f001 f80b 	bl	8008e84 <xTaskPriorityInherit>
 8007e6e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007e70:	f001 fb72 	bl	8009558 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e76:	3324      	adds	r3, #36	@ 0x24
 8007e78:	683a      	ldr	r2, [r7, #0]
 8007e7a:	4611      	mov	r1, r2
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f000 fdf3 	bl	8008a68 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007e82:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007e84:	f000 f96a 	bl	800815c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007e88:	f000 fc34 	bl	80086f4 <xTaskResumeAll>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	f47f af65 	bne.w	8007d5e <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8007e94:	4b18      	ldr	r3, [pc, #96]	@ (8007ef8 <xQueueSemaphoreTake+0x22c>)
 8007e96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e9a:	601a      	str	r2, [r3, #0]
 8007e9c:	f3bf 8f4f 	dsb	sy
 8007ea0:	f3bf 8f6f 	isb	sy
 8007ea4:	e75b      	b.n	8007d5e <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007ea6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007ea8:	f000 f958 	bl	800815c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007eac:	f000 fc22 	bl	80086f4 <xTaskResumeAll>
 8007eb0:	e755      	b.n	8007d5e <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007eb2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007eb4:	f000 f952 	bl	800815c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007eb8:	f000 fc1c 	bl	80086f4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ebc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007ebe:	f000 f99f 	bl	8008200 <prvIsQueueEmpty>
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	f43f af4a 	beq.w	8007d5e <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d00d      	beq.n	8007eec <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8007ed0:	f001 fb0c 	bl	80094ec <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007ed4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007ed6:	f000 f899 	bl	800800c <prvGetDisinheritPriorityAfterTimeout>
 8007eda:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f001 f8da 	bl	800909c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007ee8:	f001 fb36 	bl	8009558 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007eec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3738      	adds	r7, #56	@ 0x38
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}
 8007ef6:	bf00      	nop
 8007ef8:	e000ed04 	.word	0xe000ed04

08007efc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b08e      	sub	sp, #56	@ 0x38
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d10d      	bne.n	8007f2e <xQueueReceiveFromISR+0x32>
	__asm volatile
 8007f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f16:	b672      	cpsid	i
 8007f18:	f383 8811 	msr	BASEPRI, r3
 8007f1c:	f3bf 8f6f 	isb	sy
 8007f20:	f3bf 8f4f 	dsb	sy
 8007f24:	b662      	cpsie	i
 8007f26:	623b      	str	r3, [r7, #32]
}
 8007f28:	bf00      	nop
 8007f2a:	bf00      	nop
 8007f2c:	e7fd      	b.n	8007f2a <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d103      	bne.n	8007f3c <xQueueReceiveFromISR+0x40>
 8007f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d101      	bne.n	8007f40 <xQueueReceiveFromISR+0x44>
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	e000      	b.n	8007f42 <xQueueReceiveFromISR+0x46>
 8007f40:	2300      	movs	r3, #0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d10d      	bne.n	8007f62 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8007f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f4a:	b672      	cpsid	i
 8007f4c:	f383 8811 	msr	BASEPRI, r3
 8007f50:	f3bf 8f6f 	isb	sy
 8007f54:	f3bf 8f4f 	dsb	sy
 8007f58:	b662      	cpsie	i
 8007f5a:	61fb      	str	r3, [r7, #28]
}
 8007f5c:	bf00      	nop
 8007f5e:	bf00      	nop
 8007f60:	e7fd      	b.n	8007f5e <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f62:	f001 fbab 	bl	80096bc <vPortValidateInterruptPriority>
	__asm volatile
 8007f66:	f3ef 8211 	mrs	r2, BASEPRI
 8007f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f6e:	b672      	cpsid	i
 8007f70:	f383 8811 	msr	BASEPRI, r3
 8007f74:	f3bf 8f6f 	isb	sy
 8007f78:	f3bf 8f4f 	dsb	sy
 8007f7c:	b662      	cpsie	i
 8007f7e:	61ba      	str	r2, [r7, #24]
 8007f80:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007f82:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f8a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d02f      	beq.n	8007ff2 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007f9c:	68b9      	ldr	r1, [r7, #8]
 8007f9e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007fa0:	f000 f8b6 	bl	8008110 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa6:	1e5a      	subs	r2, r3, #1
 8007fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007faa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007fac:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fb4:	d112      	bne.n	8007fdc <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb8:	691b      	ldr	r3, [r3, #16]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d016      	beq.n	8007fec <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fc0:	3310      	adds	r3, #16
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f000 fd78 	bl	8008ab8 <xTaskRemoveFromEventList>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d00e      	beq.n	8007fec <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d00b      	beq.n	8007fec <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	601a      	str	r2, [r3, #0]
 8007fda:	e007      	b.n	8007fec <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007fdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007fe0:	3301      	adds	r3, #1
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	b25a      	sxtb	r2, r3
 8007fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007fec:	2301      	movs	r3, #1
 8007fee:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff0:	e001      	b.n	8007ff6 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ff8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	f383 8811 	msr	BASEPRI, r3
}
 8008000:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008004:	4618      	mov	r0, r3
 8008006:	3738      	adds	r7, #56	@ 0x38
 8008008:	46bd      	mov	sp, r7
 800800a:	bd80      	pop	{r7, pc}

0800800c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800800c:	b480      	push	{r7}
 800800e:	b085      	sub	sp, #20
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008018:	2b00      	cmp	r3, #0
 800801a:	d006      	beq.n	800802a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f1c3 0307 	rsb	r3, r3, #7
 8008026:	60fb      	str	r3, [r7, #12]
 8008028:	e001      	b.n	800802e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800802a:	2300      	movs	r3, #0
 800802c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800802e:	68fb      	ldr	r3, [r7, #12]
	}
 8008030:	4618      	mov	r0, r3
 8008032:	3714      	adds	r7, #20
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr

0800803c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b086      	sub	sp, #24
 8008040:	af00      	add	r7, sp, #0
 8008042:	60f8      	str	r0, [r7, #12]
 8008044:	60b9      	str	r1, [r7, #8]
 8008046:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008048:	2300      	movs	r3, #0
 800804a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008050:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008056:	2b00      	cmp	r3, #0
 8008058:	d10d      	bne.n	8008076 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d14d      	bne.n	80080fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	689b      	ldr	r3, [r3, #8]
 8008066:	4618      	mov	r0, r3
 8008068:	f000 ff8c 	bl	8008f84 <xTaskPriorityDisinherit>
 800806c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2200      	movs	r2, #0
 8008072:	609a      	str	r2, [r3, #8]
 8008074:	e043      	b.n	80080fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d119      	bne.n	80080b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	6858      	ldr	r0, [r3, #4]
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008084:	461a      	mov	r2, r3
 8008086:	68b9      	ldr	r1, [r7, #8]
 8008088:	f001 fd9e 	bl	8009bc8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	685a      	ldr	r2, [r3, #4]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008094:	441a      	add	r2, r3
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	685a      	ldr	r2, [r3, #4]
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d32b      	bcc.n	80080fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	605a      	str	r2, [r3, #4]
 80080ae:	e026      	b.n	80080fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	68d8      	ldr	r0, [r3, #12]
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080b8:	461a      	mov	r2, r3
 80080ba:	68b9      	ldr	r1, [r7, #8]
 80080bc:	f001 fd84 	bl	8009bc8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	68da      	ldr	r2, [r3, #12]
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080c8:	425b      	negs	r3, r3
 80080ca:	441a      	add	r2, r3
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	68da      	ldr	r2, [r3, #12]
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	429a      	cmp	r2, r3
 80080da:	d207      	bcs.n	80080ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	689a      	ldr	r2, [r3, #8]
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080e4:	425b      	negs	r3, r3
 80080e6:	441a      	add	r2, r3
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2b02      	cmp	r3, #2
 80080f0:	d105      	bne.n	80080fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d002      	beq.n	80080fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	3b01      	subs	r3, #1
 80080fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	1c5a      	adds	r2, r3, #1
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008106:	697b      	ldr	r3, [r7, #20]
}
 8008108:	4618      	mov	r0, r3
 800810a:	3718      	adds	r7, #24
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}

08008110 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b082      	sub	sp, #8
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
 8008118:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800811e:	2b00      	cmp	r3, #0
 8008120:	d018      	beq.n	8008154 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	68da      	ldr	r2, [r3, #12]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800812a:	441a      	add	r2, r3
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	68da      	ldr	r2, [r3, #12]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	689b      	ldr	r3, [r3, #8]
 8008138:	429a      	cmp	r2, r3
 800813a:	d303      	bcc.n	8008144 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	68d9      	ldr	r1, [r3, #12]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800814c:	461a      	mov	r2, r3
 800814e:	6838      	ldr	r0, [r7, #0]
 8008150:	f001 fd3a 	bl	8009bc8 <memcpy>
	}
}
 8008154:	bf00      	nop
 8008156:	3708      	adds	r7, #8
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}

0800815c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b084      	sub	sp, #16
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008164:	f001 f9c2 	bl	80094ec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800816e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008170:	e011      	b.n	8008196 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008176:	2b00      	cmp	r3, #0
 8008178:	d012      	beq.n	80081a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	3324      	adds	r3, #36	@ 0x24
 800817e:	4618      	mov	r0, r3
 8008180:	f000 fc9a 	bl	8008ab8 <xTaskRemoveFromEventList>
 8008184:	4603      	mov	r3, r0
 8008186:	2b00      	cmp	r3, #0
 8008188:	d001      	beq.n	800818e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800818a:	f000 fd79 	bl	8008c80 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800818e:	7bfb      	ldrb	r3, [r7, #15]
 8008190:	3b01      	subs	r3, #1
 8008192:	b2db      	uxtb	r3, r3
 8008194:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008196:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800819a:	2b00      	cmp	r3, #0
 800819c:	dce9      	bgt.n	8008172 <prvUnlockQueue+0x16>
 800819e:	e000      	b.n	80081a2 <prvUnlockQueue+0x46>
					break;
 80081a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	22ff      	movs	r2, #255	@ 0xff
 80081a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80081aa:	f001 f9d5 	bl	8009558 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80081ae:	f001 f99d 	bl	80094ec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80081b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80081ba:	e011      	b.n	80081e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	691b      	ldr	r3, [r3, #16]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d012      	beq.n	80081ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	3310      	adds	r3, #16
 80081c8:	4618      	mov	r0, r3
 80081ca:	f000 fc75 	bl	8008ab8 <xTaskRemoveFromEventList>
 80081ce:	4603      	mov	r3, r0
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d001      	beq.n	80081d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80081d4:	f000 fd54 	bl	8008c80 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80081d8:	7bbb      	ldrb	r3, [r7, #14]
 80081da:	3b01      	subs	r3, #1
 80081dc:	b2db      	uxtb	r3, r3
 80081de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80081e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	dce9      	bgt.n	80081bc <prvUnlockQueue+0x60>
 80081e8:	e000      	b.n	80081ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80081ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	22ff      	movs	r2, #255	@ 0xff
 80081f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80081f4:	f001 f9b0 	bl	8009558 <vPortExitCritical>
}
 80081f8:	bf00      	nop
 80081fa:	3710      	adds	r7, #16
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008208:	f001 f970 	bl	80094ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008210:	2b00      	cmp	r3, #0
 8008212:	d102      	bne.n	800821a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008214:	2301      	movs	r3, #1
 8008216:	60fb      	str	r3, [r7, #12]
 8008218:	e001      	b.n	800821e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800821a:	2300      	movs	r3, #0
 800821c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800821e:	f001 f99b 	bl	8009558 <vPortExitCritical>

	return xReturn;
 8008222:	68fb      	ldr	r3, [r7, #12]
}
 8008224:	4618      	mov	r0, r3
 8008226:	3710      	adds	r7, #16
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b084      	sub	sp, #16
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008234:	f001 f95a 	bl	80094ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008240:	429a      	cmp	r2, r3
 8008242:	d102      	bne.n	800824a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008244:	2301      	movs	r3, #1
 8008246:	60fb      	str	r3, [r7, #12]
 8008248:	e001      	b.n	800824e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800824a:	2300      	movs	r3, #0
 800824c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800824e:	f001 f983 	bl	8009558 <vPortExitCritical>

	return xReturn;
 8008252:	68fb      	ldr	r3, [r7, #12]
}
 8008254:	4618      	mov	r0, r3
 8008256:	3710      	adds	r7, #16
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800825c:	b580      	push	{r7, lr}
 800825e:	b08e      	sub	sp, #56	@ 0x38
 8008260:	af04      	add	r7, sp, #16
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	60b9      	str	r1, [r7, #8]
 8008266:	607a      	str	r2, [r7, #4]
 8008268:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800826a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800826c:	2b00      	cmp	r3, #0
 800826e:	d10d      	bne.n	800828c <xTaskCreateStatic+0x30>
	__asm volatile
 8008270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008274:	b672      	cpsid	i
 8008276:	f383 8811 	msr	BASEPRI, r3
 800827a:	f3bf 8f6f 	isb	sy
 800827e:	f3bf 8f4f 	dsb	sy
 8008282:	b662      	cpsie	i
 8008284:	623b      	str	r3, [r7, #32]
}
 8008286:	bf00      	nop
 8008288:	bf00      	nop
 800828a:	e7fd      	b.n	8008288 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800828c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800828e:	2b00      	cmp	r3, #0
 8008290:	d10d      	bne.n	80082ae <xTaskCreateStatic+0x52>
	__asm volatile
 8008292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008296:	b672      	cpsid	i
 8008298:	f383 8811 	msr	BASEPRI, r3
 800829c:	f3bf 8f6f 	isb	sy
 80082a0:	f3bf 8f4f 	dsb	sy
 80082a4:	b662      	cpsie	i
 80082a6:	61fb      	str	r3, [r7, #28]
}
 80082a8:	bf00      	nop
 80082aa:	bf00      	nop
 80082ac:	e7fd      	b.n	80082aa <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80082ae:	2354      	movs	r3, #84	@ 0x54
 80082b0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	2b54      	cmp	r3, #84	@ 0x54
 80082b6:	d00d      	beq.n	80082d4 <xTaskCreateStatic+0x78>
	__asm volatile
 80082b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082bc:	b672      	cpsid	i
 80082be:	f383 8811 	msr	BASEPRI, r3
 80082c2:	f3bf 8f6f 	isb	sy
 80082c6:	f3bf 8f4f 	dsb	sy
 80082ca:	b662      	cpsie	i
 80082cc:	61bb      	str	r3, [r7, #24]
}
 80082ce:	bf00      	nop
 80082d0:	bf00      	nop
 80082d2:	e7fd      	b.n	80082d0 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80082d4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80082d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d01e      	beq.n	800831a <xTaskCreateStatic+0xbe>
 80082dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d01b      	beq.n	800831a <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80082e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082e4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80082e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80082ea:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80082ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ee:	2202      	movs	r2, #2
 80082f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80082f4:	2300      	movs	r3, #0
 80082f6:	9303      	str	r3, [sp, #12]
 80082f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082fa:	9302      	str	r3, [sp, #8]
 80082fc:	f107 0314 	add.w	r3, r7, #20
 8008300:	9301      	str	r3, [sp, #4]
 8008302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008304:	9300      	str	r3, [sp, #0]
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	68b9      	ldr	r1, [r7, #8]
 800830c:	68f8      	ldr	r0, [r7, #12]
 800830e:	f000 f850 	bl	80083b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008312:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008314:	f000 f8d8 	bl	80084c8 <prvAddNewTaskToReadyList>
 8008318:	e001      	b.n	800831e <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800831a:	2300      	movs	r3, #0
 800831c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800831e:	697b      	ldr	r3, [r7, #20]
	}
 8008320:	4618      	mov	r0, r3
 8008322:	3728      	adds	r7, #40	@ 0x28
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}

08008328 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008328:	b580      	push	{r7, lr}
 800832a:	b08c      	sub	sp, #48	@ 0x30
 800832c:	af04      	add	r7, sp, #16
 800832e:	60f8      	str	r0, [r7, #12]
 8008330:	60b9      	str	r1, [r7, #8]
 8008332:	603b      	str	r3, [r7, #0]
 8008334:	4613      	mov	r3, r2
 8008336:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008338:	88fb      	ldrh	r3, [r7, #6]
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	4618      	mov	r0, r3
 800833e:	f001 fa03 	bl	8009748 <pvPortMalloc>
 8008342:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d00e      	beq.n	8008368 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800834a:	2054      	movs	r0, #84	@ 0x54
 800834c:	f001 f9fc 	bl	8009748 <pvPortMalloc>
 8008350:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008352:	69fb      	ldr	r3, [r7, #28]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d003      	beq.n	8008360 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	697a      	ldr	r2, [r7, #20]
 800835c:	631a      	str	r2, [r3, #48]	@ 0x30
 800835e:	e005      	b.n	800836c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008360:	6978      	ldr	r0, [r7, #20]
 8008362:	f001 fabf 	bl	80098e4 <vPortFree>
 8008366:	e001      	b.n	800836c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008368:	2300      	movs	r3, #0
 800836a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d017      	beq.n	80083a2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008372:	69fb      	ldr	r3, [r7, #28]
 8008374:	2200      	movs	r2, #0
 8008376:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800837a:	88fa      	ldrh	r2, [r7, #6]
 800837c:	2300      	movs	r3, #0
 800837e:	9303      	str	r3, [sp, #12]
 8008380:	69fb      	ldr	r3, [r7, #28]
 8008382:	9302      	str	r3, [sp, #8]
 8008384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008386:	9301      	str	r3, [sp, #4]
 8008388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800838a:	9300      	str	r3, [sp, #0]
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	68b9      	ldr	r1, [r7, #8]
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	f000 f80e 	bl	80083b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008396:	69f8      	ldr	r0, [r7, #28]
 8008398:	f000 f896 	bl	80084c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800839c:	2301      	movs	r3, #1
 800839e:	61bb      	str	r3, [r7, #24]
 80083a0:	e002      	b.n	80083a8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80083a2:	f04f 33ff 	mov.w	r3, #4294967295
 80083a6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80083a8:	69bb      	ldr	r3, [r7, #24]
	}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3720      	adds	r7, #32
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}

080083b2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80083b2:	b580      	push	{r7, lr}
 80083b4:	b088      	sub	sp, #32
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	60f8      	str	r0, [r7, #12]
 80083ba:	60b9      	str	r1, [r7, #8]
 80083bc:	607a      	str	r2, [r7, #4]
 80083be:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80083c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083c4:	6879      	ldr	r1, [r7, #4]
 80083c6:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80083ca:	440b      	add	r3, r1
 80083cc:	009b      	lsls	r3, r3, #2
 80083ce:	4413      	add	r3, r2
 80083d0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80083d2:	69bb      	ldr	r3, [r7, #24]
 80083d4:	f023 0307 	bic.w	r3, r3, #7
 80083d8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80083da:	69bb      	ldr	r3, [r7, #24]
 80083dc:	f003 0307 	and.w	r3, r3, #7
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d00d      	beq.n	8008400 <prvInitialiseNewTask+0x4e>
	__asm volatile
 80083e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e8:	b672      	cpsid	i
 80083ea:	f383 8811 	msr	BASEPRI, r3
 80083ee:	f3bf 8f6f 	isb	sy
 80083f2:	f3bf 8f4f 	dsb	sy
 80083f6:	b662      	cpsie	i
 80083f8:	617b      	str	r3, [r7, #20]
}
 80083fa:	bf00      	nop
 80083fc:	bf00      	nop
 80083fe:	e7fd      	b.n	80083fc <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d01f      	beq.n	8008446 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008406:	2300      	movs	r3, #0
 8008408:	61fb      	str	r3, [r7, #28]
 800840a:	e012      	b.n	8008432 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800840c:	68ba      	ldr	r2, [r7, #8]
 800840e:	69fb      	ldr	r3, [r7, #28]
 8008410:	4413      	add	r3, r2
 8008412:	7819      	ldrb	r1, [r3, #0]
 8008414:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	4413      	add	r3, r2
 800841a:	3334      	adds	r3, #52	@ 0x34
 800841c:	460a      	mov	r2, r1
 800841e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008420:	68ba      	ldr	r2, [r7, #8]
 8008422:	69fb      	ldr	r3, [r7, #28]
 8008424:	4413      	add	r3, r2
 8008426:	781b      	ldrb	r3, [r3, #0]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d006      	beq.n	800843a <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800842c:	69fb      	ldr	r3, [r7, #28]
 800842e:	3301      	adds	r3, #1
 8008430:	61fb      	str	r3, [r7, #28]
 8008432:	69fb      	ldr	r3, [r7, #28]
 8008434:	2b0f      	cmp	r3, #15
 8008436:	d9e9      	bls.n	800840c <prvInitialiseNewTask+0x5a>
 8008438:	e000      	b.n	800843c <prvInitialiseNewTask+0x8a>
			{
				break;
 800843a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800843c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800843e:	2200      	movs	r2, #0
 8008440:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008444:	e003      	b.n	800844e <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008448:	2200      	movs	r2, #0
 800844a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800844e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008450:	2b06      	cmp	r3, #6
 8008452:	d901      	bls.n	8008458 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008454:	2306      	movs	r3, #6
 8008456:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800845c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800845e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008460:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008462:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008466:	2200      	movs	r2, #0
 8008468:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800846a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846c:	3304      	adds	r3, #4
 800846e:	4618      	mov	r0, r3
 8008470:	f7ff f9f6 	bl	8007860 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008476:	3318      	adds	r3, #24
 8008478:	4618      	mov	r0, r3
 800847a:	f7ff f9f1 	bl	8007860 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800847e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008480:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008482:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008486:	f1c3 0207 	rsb	r2, r3, #7
 800848a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800848e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008490:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008492:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008496:	2200      	movs	r2, #0
 8008498:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800849a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849c:	2200      	movs	r2, #0
 800849e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80084a2:	683a      	ldr	r2, [r7, #0]
 80084a4:	68f9      	ldr	r1, [r7, #12]
 80084a6:	69b8      	ldr	r0, [r7, #24]
 80084a8:	f000 ff12 	bl	80092d0 <pxPortInitialiseStack>
 80084ac:	4602      	mov	r2, r0
 80084ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80084b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d002      	beq.n	80084be <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80084b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80084be:	bf00      	nop
 80084c0:	3720      	adds	r7, #32
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}
	...

080084c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b082      	sub	sp, #8
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80084d0:	f001 f80c 	bl	80094ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80084d4:	4b2a      	ldr	r3, [pc, #168]	@ (8008580 <prvAddNewTaskToReadyList+0xb8>)
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	3301      	adds	r3, #1
 80084da:	4a29      	ldr	r2, [pc, #164]	@ (8008580 <prvAddNewTaskToReadyList+0xb8>)
 80084dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80084de:	4b29      	ldr	r3, [pc, #164]	@ (8008584 <prvAddNewTaskToReadyList+0xbc>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d109      	bne.n	80084fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80084e6:	4a27      	ldr	r2, [pc, #156]	@ (8008584 <prvAddNewTaskToReadyList+0xbc>)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80084ec:	4b24      	ldr	r3, [pc, #144]	@ (8008580 <prvAddNewTaskToReadyList+0xb8>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d110      	bne.n	8008516 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80084f4:	f000 fbe8 	bl	8008cc8 <prvInitialiseTaskLists>
 80084f8:	e00d      	b.n	8008516 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80084fa:	4b23      	ldr	r3, [pc, #140]	@ (8008588 <prvAddNewTaskToReadyList+0xc0>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d109      	bne.n	8008516 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008502:	4b20      	ldr	r3, [pc, #128]	@ (8008584 <prvAddNewTaskToReadyList+0xbc>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800850c:	429a      	cmp	r2, r3
 800850e:	d802      	bhi.n	8008516 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008510:	4a1c      	ldr	r2, [pc, #112]	@ (8008584 <prvAddNewTaskToReadyList+0xbc>)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008516:	4b1d      	ldr	r3, [pc, #116]	@ (800858c <prvAddNewTaskToReadyList+0xc4>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	3301      	adds	r3, #1
 800851c:	4a1b      	ldr	r2, [pc, #108]	@ (800858c <prvAddNewTaskToReadyList+0xc4>)
 800851e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008524:	2201      	movs	r2, #1
 8008526:	409a      	lsls	r2, r3
 8008528:	4b19      	ldr	r3, [pc, #100]	@ (8008590 <prvAddNewTaskToReadyList+0xc8>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4313      	orrs	r3, r2
 800852e:	4a18      	ldr	r2, [pc, #96]	@ (8008590 <prvAddNewTaskToReadyList+0xc8>)
 8008530:	6013      	str	r3, [r2, #0]
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008536:	4613      	mov	r3, r2
 8008538:	009b      	lsls	r3, r3, #2
 800853a:	4413      	add	r3, r2
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	4a15      	ldr	r2, [pc, #84]	@ (8008594 <prvAddNewTaskToReadyList+0xcc>)
 8008540:	441a      	add	r2, r3
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	3304      	adds	r3, #4
 8008546:	4619      	mov	r1, r3
 8008548:	4610      	mov	r0, r2
 800854a:	f7ff f996 	bl	800787a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800854e:	f001 f803 	bl	8009558 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008552:	4b0d      	ldr	r3, [pc, #52]	@ (8008588 <prvAddNewTaskToReadyList+0xc0>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d00e      	beq.n	8008578 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800855a:	4b0a      	ldr	r3, [pc, #40]	@ (8008584 <prvAddNewTaskToReadyList+0xbc>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008564:	429a      	cmp	r2, r3
 8008566:	d207      	bcs.n	8008578 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008568:	4b0b      	ldr	r3, [pc, #44]	@ (8008598 <prvAddNewTaskToReadyList+0xd0>)
 800856a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800856e:	601a      	str	r2, [r3, #0]
 8008570:	f3bf 8f4f 	dsb	sy
 8008574:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008578:	bf00      	nop
 800857a:	3708      	adds	r7, #8
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}
 8008580:	20001fa8 	.word	0x20001fa8
 8008584:	20001ea8 	.word	0x20001ea8
 8008588:	20001fb4 	.word	0x20001fb4
 800858c:	20001fc4 	.word	0x20001fc4
 8008590:	20001fb0 	.word	0x20001fb0
 8008594:	20001eac 	.word	0x20001eac
 8008598:	e000ed04 	.word	0xe000ed04

0800859c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800859c:	b580      	push	{r7, lr}
 800859e:	b084      	sub	sp, #16
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80085a4:	2300      	movs	r3, #0
 80085a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d01a      	beq.n	80085e4 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80085ae:	4b15      	ldr	r3, [pc, #84]	@ (8008604 <vTaskDelay+0x68>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d00d      	beq.n	80085d2 <vTaskDelay+0x36>
	__asm volatile
 80085b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ba:	b672      	cpsid	i
 80085bc:	f383 8811 	msr	BASEPRI, r3
 80085c0:	f3bf 8f6f 	isb	sy
 80085c4:	f3bf 8f4f 	dsb	sy
 80085c8:	b662      	cpsie	i
 80085ca:	60bb      	str	r3, [r7, #8]
}
 80085cc:	bf00      	nop
 80085ce:	bf00      	nop
 80085d0:	e7fd      	b.n	80085ce <vTaskDelay+0x32>
			vTaskSuspendAll();
 80085d2:	f000 f881 	bl	80086d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80085d6:	2100      	movs	r1, #0
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f000 fe13 	bl	8009204 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80085de:	f000 f889 	bl	80086f4 <xTaskResumeAll>
 80085e2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d107      	bne.n	80085fa <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80085ea:	4b07      	ldr	r3, [pc, #28]	@ (8008608 <vTaskDelay+0x6c>)
 80085ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085f0:	601a      	str	r2, [r3, #0]
 80085f2:	f3bf 8f4f 	dsb	sy
 80085f6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80085fa:	bf00      	nop
 80085fc:	3710      	adds	r7, #16
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop
 8008604:	20001fd0 	.word	0x20001fd0
 8008608:	e000ed04 	.word	0xe000ed04

0800860c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b08a      	sub	sp, #40	@ 0x28
 8008610:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008612:	2300      	movs	r3, #0
 8008614:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008616:	2300      	movs	r3, #0
 8008618:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800861a:	463a      	mov	r2, r7
 800861c:	1d39      	adds	r1, r7, #4
 800861e:	f107 0308 	add.w	r3, r7, #8
 8008622:	4618      	mov	r0, r3
 8008624:	f7f8 fc00 	bl	8000e28 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008628:	6839      	ldr	r1, [r7, #0]
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	68ba      	ldr	r2, [r7, #8]
 800862e:	9202      	str	r2, [sp, #8]
 8008630:	9301      	str	r3, [sp, #4]
 8008632:	2300      	movs	r3, #0
 8008634:	9300      	str	r3, [sp, #0]
 8008636:	2300      	movs	r3, #0
 8008638:	460a      	mov	r2, r1
 800863a:	4921      	ldr	r1, [pc, #132]	@ (80086c0 <vTaskStartScheduler+0xb4>)
 800863c:	4821      	ldr	r0, [pc, #132]	@ (80086c4 <vTaskStartScheduler+0xb8>)
 800863e:	f7ff fe0d 	bl	800825c <xTaskCreateStatic>
 8008642:	4603      	mov	r3, r0
 8008644:	4a20      	ldr	r2, [pc, #128]	@ (80086c8 <vTaskStartScheduler+0xbc>)
 8008646:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008648:	4b1f      	ldr	r3, [pc, #124]	@ (80086c8 <vTaskStartScheduler+0xbc>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d002      	beq.n	8008656 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008650:	2301      	movs	r3, #1
 8008652:	617b      	str	r3, [r7, #20]
 8008654:	e001      	b.n	800865a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008656:	2300      	movs	r3, #0
 8008658:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	2b01      	cmp	r3, #1
 800865e:	d118      	bne.n	8008692 <vTaskStartScheduler+0x86>
	__asm volatile
 8008660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008664:	b672      	cpsid	i
 8008666:	f383 8811 	msr	BASEPRI, r3
 800866a:	f3bf 8f6f 	isb	sy
 800866e:	f3bf 8f4f 	dsb	sy
 8008672:	b662      	cpsie	i
 8008674:	613b      	str	r3, [r7, #16]
}
 8008676:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008678:	4b14      	ldr	r3, [pc, #80]	@ (80086cc <vTaskStartScheduler+0xc0>)
 800867a:	f04f 32ff 	mov.w	r2, #4294967295
 800867e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008680:	4b13      	ldr	r3, [pc, #76]	@ (80086d0 <vTaskStartScheduler+0xc4>)
 8008682:	2201      	movs	r2, #1
 8008684:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008686:	4b13      	ldr	r3, [pc, #76]	@ (80086d4 <vTaskStartScheduler+0xc8>)
 8008688:	2200      	movs	r2, #0
 800868a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800868c:	f000 feb0 	bl	80093f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008690:	e011      	b.n	80086b6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008698:	d10d      	bne.n	80086b6 <vTaskStartScheduler+0xaa>
	__asm volatile
 800869a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800869e:	b672      	cpsid	i
 80086a0:	f383 8811 	msr	BASEPRI, r3
 80086a4:	f3bf 8f6f 	isb	sy
 80086a8:	f3bf 8f4f 	dsb	sy
 80086ac:	b662      	cpsie	i
 80086ae:	60fb      	str	r3, [r7, #12]
}
 80086b0:	bf00      	nop
 80086b2:	bf00      	nop
 80086b4:	e7fd      	b.n	80086b2 <vTaskStartScheduler+0xa6>
}
 80086b6:	bf00      	nop
 80086b8:	3718      	adds	r7, #24
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}
 80086be:	bf00      	nop
 80086c0:	0800a52c 	.word	0x0800a52c
 80086c4:	08008c99 	.word	0x08008c99
 80086c8:	20001fcc 	.word	0x20001fcc
 80086cc:	20001fc8 	.word	0x20001fc8
 80086d0:	20001fb4 	.word	0x20001fb4
 80086d4:	20001fac 	.word	0x20001fac

080086d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80086d8:	b480      	push	{r7}
 80086da:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80086dc:	4b04      	ldr	r3, [pc, #16]	@ (80086f0 <vTaskSuspendAll+0x18>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	3301      	adds	r3, #1
 80086e2:	4a03      	ldr	r2, [pc, #12]	@ (80086f0 <vTaskSuspendAll+0x18>)
 80086e4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80086e6:	bf00      	nop
 80086e8:	46bd      	mov	sp, r7
 80086ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ee:	4770      	bx	lr
 80086f0:	20001fd0 	.word	0x20001fd0

080086f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b084      	sub	sp, #16
 80086f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80086fa:	2300      	movs	r3, #0
 80086fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80086fe:	2300      	movs	r3, #0
 8008700:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008702:	4b43      	ldr	r3, [pc, #268]	@ (8008810 <xTaskResumeAll+0x11c>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d10d      	bne.n	8008726 <xTaskResumeAll+0x32>
	__asm volatile
 800870a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800870e:	b672      	cpsid	i
 8008710:	f383 8811 	msr	BASEPRI, r3
 8008714:	f3bf 8f6f 	isb	sy
 8008718:	f3bf 8f4f 	dsb	sy
 800871c:	b662      	cpsie	i
 800871e:	603b      	str	r3, [r7, #0]
}
 8008720:	bf00      	nop
 8008722:	bf00      	nop
 8008724:	e7fd      	b.n	8008722 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008726:	f000 fee1 	bl	80094ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800872a:	4b39      	ldr	r3, [pc, #228]	@ (8008810 <xTaskResumeAll+0x11c>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	3b01      	subs	r3, #1
 8008730:	4a37      	ldr	r2, [pc, #220]	@ (8008810 <xTaskResumeAll+0x11c>)
 8008732:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008734:	4b36      	ldr	r3, [pc, #216]	@ (8008810 <xTaskResumeAll+0x11c>)
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d161      	bne.n	8008800 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800873c:	4b35      	ldr	r3, [pc, #212]	@ (8008814 <xTaskResumeAll+0x120>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d05d      	beq.n	8008800 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008744:	e02e      	b.n	80087a4 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008746:	4b34      	ldr	r3, [pc, #208]	@ (8008818 <xTaskResumeAll+0x124>)
 8008748:	68db      	ldr	r3, [r3, #12]
 800874a:	68db      	ldr	r3, [r3, #12]
 800874c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	3318      	adds	r3, #24
 8008752:	4618      	mov	r0, r3
 8008754:	f7ff f8ee 	bl	8007934 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	3304      	adds	r3, #4
 800875c:	4618      	mov	r0, r3
 800875e:	f7ff f8e9 	bl	8007934 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008766:	2201      	movs	r2, #1
 8008768:	409a      	lsls	r2, r3
 800876a:	4b2c      	ldr	r3, [pc, #176]	@ (800881c <xTaskResumeAll+0x128>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4313      	orrs	r3, r2
 8008770:	4a2a      	ldr	r2, [pc, #168]	@ (800881c <xTaskResumeAll+0x128>)
 8008772:	6013      	str	r3, [r2, #0]
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008778:	4613      	mov	r3, r2
 800877a:	009b      	lsls	r3, r3, #2
 800877c:	4413      	add	r3, r2
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	4a27      	ldr	r2, [pc, #156]	@ (8008820 <xTaskResumeAll+0x12c>)
 8008782:	441a      	add	r2, r3
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	3304      	adds	r3, #4
 8008788:	4619      	mov	r1, r3
 800878a:	4610      	mov	r0, r2
 800878c:	f7ff f875 	bl	800787a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008794:	4b23      	ldr	r3, [pc, #140]	@ (8008824 <xTaskResumeAll+0x130>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800879a:	429a      	cmp	r2, r3
 800879c:	d302      	bcc.n	80087a4 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800879e:	4b22      	ldr	r3, [pc, #136]	@ (8008828 <xTaskResumeAll+0x134>)
 80087a0:	2201      	movs	r2, #1
 80087a2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80087a4:	4b1c      	ldr	r3, [pc, #112]	@ (8008818 <xTaskResumeAll+0x124>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d1cc      	bne.n	8008746 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d001      	beq.n	80087b6 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80087b2:	f000 fb29 	bl	8008e08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80087b6:	4b1d      	ldr	r3, [pc, #116]	@ (800882c <xTaskResumeAll+0x138>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d010      	beq.n	80087e4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80087c2:	f000 f837 	bl	8008834 <xTaskIncrementTick>
 80087c6:	4603      	mov	r3, r0
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d002      	beq.n	80087d2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 80087cc:	4b16      	ldr	r3, [pc, #88]	@ (8008828 <xTaskResumeAll+0x134>)
 80087ce:	2201      	movs	r2, #1
 80087d0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	3b01      	subs	r3, #1
 80087d6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d1f1      	bne.n	80087c2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80087de:	4b13      	ldr	r3, [pc, #76]	@ (800882c <xTaskResumeAll+0x138>)
 80087e0:	2200      	movs	r2, #0
 80087e2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80087e4:	4b10      	ldr	r3, [pc, #64]	@ (8008828 <xTaskResumeAll+0x134>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d009      	beq.n	8008800 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80087ec:	2301      	movs	r3, #1
 80087ee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80087f0:	4b0f      	ldr	r3, [pc, #60]	@ (8008830 <xTaskResumeAll+0x13c>)
 80087f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087f6:	601a      	str	r2, [r3, #0]
 80087f8:	f3bf 8f4f 	dsb	sy
 80087fc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008800:	f000 feaa 	bl	8009558 <vPortExitCritical>

	return xAlreadyYielded;
 8008804:	68bb      	ldr	r3, [r7, #8]
}
 8008806:	4618      	mov	r0, r3
 8008808:	3710      	adds	r7, #16
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
 800880e:	bf00      	nop
 8008810:	20001fd0 	.word	0x20001fd0
 8008814:	20001fa8 	.word	0x20001fa8
 8008818:	20001f68 	.word	0x20001f68
 800881c:	20001fb0 	.word	0x20001fb0
 8008820:	20001eac 	.word	0x20001eac
 8008824:	20001ea8 	.word	0x20001ea8
 8008828:	20001fbc 	.word	0x20001fbc
 800882c:	20001fb8 	.word	0x20001fb8
 8008830:	e000ed04 	.word	0xe000ed04

08008834 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b086      	sub	sp, #24
 8008838:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800883a:	2300      	movs	r3, #0
 800883c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800883e:	4b50      	ldr	r3, [pc, #320]	@ (8008980 <xTaskIncrementTick+0x14c>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	2b00      	cmp	r3, #0
 8008844:	f040 808b 	bne.w	800895e <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008848:	4b4e      	ldr	r3, [pc, #312]	@ (8008984 <xTaskIncrementTick+0x150>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	3301      	adds	r3, #1
 800884e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008850:	4a4c      	ldr	r2, [pc, #304]	@ (8008984 <xTaskIncrementTick+0x150>)
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d123      	bne.n	80088a4 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800885c:	4b4a      	ldr	r3, [pc, #296]	@ (8008988 <xTaskIncrementTick+0x154>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00d      	beq.n	8008882 <xTaskIncrementTick+0x4e>
	__asm volatile
 8008866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800886a:	b672      	cpsid	i
 800886c:	f383 8811 	msr	BASEPRI, r3
 8008870:	f3bf 8f6f 	isb	sy
 8008874:	f3bf 8f4f 	dsb	sy
 8008878:	b662      	cpsie	i
 800887a:	603b      	str	r3, [r7, #0]
}
 800887c:	bf00      	nop
 800887e:	bf00      	nop
 8008880:	e7fd      	b.n	800887e <xTaskIncrementTick+0x4a>
 8008882:	4b41      	ldr	r3, [pc, #260]	@ (8008988 <xTaskIncrementTick+0x154>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	60fb      	str	r3, [r7, #12]
 8008888:	4b40      	ldr	r3, [pc, #256]	@ (800898c <xTaskIncrementTick+0x158>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a3e      	ldr	r2, [pc, #248]	@ (8008988 <xTaskIncrementTick+0x154>)
 800888e:	6013      	str	r3, [r2, #0]
 8008890:	4a3e      	ldr	r2, [pc, #248]	@ (800898c <xTaskIncrementTick+0x158>)
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	6013      	str	r3, [r2, #0]
 8008896:	4b3e      	ldr	r3, [pc, #248]	@ (8008990 <xTaskIncrementTick+0x15c>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	3301      	adds	r3, #1
 800889c:	4a3c      	ldr	r2, [pc, #240]	@ (8008990 <xTaskIncrementTick+0x15c>)
 800889e:	6013      	str	r3, [r2, #0]
 80088a0:	f000 fab2 	bl	8008e08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80088a4:	4b3b      	ldr	r3, [pc, #236]	@ (8008994 <xTaskIncrementTick+0x160>)
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	693a      	ldr	r2, [r7, #16]
 80088aa:	429a      	cmp	r2, r3
 80088ac:	d348      	bcc.n	8008940 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088ae:	4b36      	ldr	r3, [pc, #216]	@ (8008988 <xTaskIncrementTick+0x154>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d104      	bne.n	80088c2 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088b8:	4b36      	ldr	r3, [pc, #216]	@ (8008994 <xTaskIncrementTick+0x160>)
 80088ba:	f04f 32ff 	mov.w	r2, #4294967295
 80088be:	601a      	str	r2, [r3, #0]
					break;
 80088c0:	e03e      	b.n	8008940 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088c2:	4b31      	ldr	r3, [pc, #196]	@ (8008988 <xTaskIncrementTick+0x154>)
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	68db      	ldr	r3, [r3, #12]
 80088ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80088d2:	693a      	ldr	r2, [r7, #16]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d203      	bcs.n	80088e2 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80088da:	4a2e      	ldr	r2, [pc, #184]	@ (8008994 <xTaskIncrementTick+0x160>)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80088e0:	e02e      	b.n	8008940 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	3304      	adds	r3, #4
 80088e6:	4618      	mov	r0, r3
 80088e8:	f7ff f824 	bl	8007934 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d004      	beq.n	80088fe <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	3318      	adds	r3, #24
 80088f8:	4618      	mov	r0, r3
 80088fa:	f7ff f81b 	bl	8007934 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008902:	2201      	movs	r2, #1
 8008904:	409a      	lsls	r2, r3
 8008906:	4b24      	ldr	r3, [pc, #144]	@ (8008998 <xTaskIncrementTick+0x164>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4313      	orrs	r3, r2
 800890c:	4a22      	ldr	r2, [pc, #136]	@ (8008998 <xTaskIncrementTick+0x164>)
 800890e:	6013      	str	r3, [r2, #0]
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008914:	4613      	mov	r3, r2
 8008916:	009b      	lsls	r3, r3, #2
 8008918:	4413      	add	r3, r2
 800891a:	009b      	lsls	r3, r3, #2
 800891c:	4a1f      	ldr	r2, [pc, #124]	@ (800899c <xTaskIncrementTick+0x168>)
 800891e:	441a      	add	r2, r3
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	3304      	adds	r3, #4
 8008924:	4619      	mov	r1, r3
 8008926:	4610      	mov	r0, r2
 8008928:	f7fe ffa7 	bl	800787a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008930:	4b1b      	ldr	r3, [pc, #108]	@ (80089a0 <xTaskIncrementTick+0x16c>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008936:	429a      	cmp	r2, r3
 8008938:	d3b9      	bcc.n	80088ae <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800893a:	2301      	movs	r3, #1
 800893c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800893e:	e7b6      	b.n	80088ae <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008940:	4b17      	ldr	r3, [pc, #92]	@ (80089a0 <xTaskIncrementTick+0x16c>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008946:	4915      	ldr	r1, [pc, #84]	@ (800899c <xTaskIncrementTick+0x168>)
 8008948:	4613      	mov	r3, r2
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	4413      	add	r3, r2
 800894e:	009b      	lsls	r3, r3, #2
 8008950:	440b      	add	r3, r1
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	2b01      	cmp	r3, #1
 8008956:	d907      	bls.n	8008968 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8008958:	2301      	movs	r3, #1
 800895a:	617b      	str	r3, [r7, #20]
 800895c:	e004      	b.n	8008968 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800895e:	4b11      	ldr	r3, [pc, #68]	@ (80089a4 <xTaskIncrementTick+0x170>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	3301      	adds	r3, #1
 8008964:	4a0f      	ldr	r2, [pc, #60]	@ (80089a4 <xTaskIncrementTick+0x170>)
 8008966:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008968:	4b0f      	ldr	r3, [pc, #60]	@ (80089a8 <xTaskIncrementTick+0x174>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d001      	beq.n	8008974 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8008970:	2301      	movs	r3, #1
 8008972:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008974:	697b      	ldr	r3, [r7, #20]
}
 8008976:	4618      	mov	r0, r3
 8008978:	3718      	adds	r7, #24
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}
 800897e:	bf00      	nop
 8008980:	20001fd0 	.word	0x20001fd0
 8008984:	20001fac 	.word	0x20001fac
 8008988:	20001f60 	.word	0x20001f60
 800898c:	20001f64 	.word	0x20001f64
 8008990:	20001fc0 	.word	0x20001fc0
 8008994:	20001fc8 	.word	0x20001fc8
 8008998:	20001fb0 	.word	0x20001fb0
 800899c:	20001eac 	.word	0x20001eac
 80089a0:	20001ea8 	.word	0x20001ea8
 80089a4:	20001fb8 	.word	0x20001fb8
 80089a8:	20001fbc 	.word	0x20001fbc

080089ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80089ac:	b480      	push	{r7}
 80089ae:	b087      	sub	sp, #28
 80089b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80089b2:	4b28      	ldr	r3, [pc, #160]	@ (8008a54 <vTaskSwitchContext+0xa8>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d003      	beq.n	80089c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80089ba:	4b27      	ldr	r3, [pc, #156]	@ (8008a58 <vTaskSwitchContext+0xac>)
 80089bc:	2201      	movs	r2, #1
 80089be:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80089c0:	e042      	b.n	8008a48 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80089c2:	4b25      	ldr	r3, [pc, #148]	@ (8008a58 <vTaskSwitchContext+0xac>)
 80089c4:	2200      	movs	r2, #0
 80089c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089c8:	4b24      	ldr	r3, [pc, #144]	@ (8008a5c <vTaskSwitchContext+0xb0>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	fab3 f383 	clz	r3, r3
 80089d4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80089d6:	7afb      	ldrb	r3, [r7, #11]
 80089d8:	f1c3 031f 	rsb	r3, r3, #31
 80089dc:	617b      	str	r3, [r7, #20]
 80089de:	4920      	ldr	r1, [pc, #128]	@ (8008a60 <vTaskSwitchContext+0xb4>)
 80089e0:	697a      	ldr	r2, [r7, #20]
 80089e2:	4613      	mov	r3, r2
 80089e4:	009b      	lsls	r3, r3, #2
 80089e6:	4413      	add	r3, r2
 80089e8:	009b      	lsls	r3, r3, #2
 80089ea:	440b      	add	r3, r1
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d10d      	bne.n	8008a0e <vTaskSwitchContext+0x62>
	__asm volatile
 80089f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f6:	b672      	cpsid	i
 80089f8:	f383 8811 	msr	BASEPRI, r3
 80089fc:	f3bf 8f6f 	isb	sy
 8008a00:	f3bf 8f4f 	dsb	sy
 8008a04:	b662      	cpsie	i
 8008a06:	607b      	str	r3, [r7, #4]
}
 8008a08:	bf00      	nop
 8008a0a:	bf00      	nop
 8008a0c:	e7fd      	b.n	8008a0a <vTaskSwitchContext+0x5e>
 8008a0e:	697a      	ldr	r2, [r7, #20]
 8008a10:	4613      	mov	r3, r2
 8008a12:	009b      	lsls	r3, r3, #2
 8008a14:	4413      	add	r3, r2
 8008a16:	009b      	lsls	r3, r3, #2
 8008a18:	4a11      	ldr	r2, [pc, #68]	@ (8008a60 <vTaskSwitchContext+0xb4>)
 8008a1a:	4413      	add	r3, r2
 8008a1c:	613b      	str	r3, [r7, #16]
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	685a      	ldr	r2, [r3, #4]
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	605a      	str	r2, [r3, #4]
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	685a      	ldr	r2, [r3, #4]
 8008a2c:	693b      	ldr	r3, [r7, #16]
 8008a2e:	3308      	adds	r3, #8
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d104      	bne.n	8008a3e <vTaskSwitchContext+0x92>
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	685b      	ldr	r3, [r3, #4]
 8008a38:	685a      	ldr	r2, [r3, #4]
 8008a3a:	693b      	ldr	r3, [r7, #16]
 8008a3c:	605a      	str	r2, [r3, #4]
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	685b      	ldr	r3, [r3, #4]
 8008a42:	68db      	ldr	r3, [r3, #12]
 8008a44:	4a07      	ldr	r2, [pc, #28]	@ (8008a64 <vTaskSwitchContext+0xb8>)
 8008a46:	6013      	str	r3, [r2, #0]
}
 8008a48:	bf00      	nop
 8008a4a:	371c      	adds	r7, #28
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr
 8008a54:	20001fd0 	.word	0x20001fd0
 8008a58:	20001fbc 	.word	0x20001fbc
 8008a5c:	20001fb0 	.word	0x20001fb0
 8008a60:	20001eac 	.word	0x20001eac
 8008a64:	20001ea8 	.word	0x20001ea8

08008a68 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d10d      	bne.n	8008a94 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8008a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a7c:	b672      	cpsid	i
 8008a7e:	f383 8811 	msr	BASEPRI, r3
 8008a82:	f3bf 8f6f 	isb	sy
 8008a86:	f3bf 8f4f 	dsb	sy
 8008a8a:	b662      	cpsie	i
 8008a8c:	60fb      	str	r3, [r7, #12]
}
 8008a8e:	bf00      	nop
 8008a90:	bf00      	nop
 8008a92:	e7fd      	b.n	8008a90 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008a94:	4b07      	ldr	r3, [pc, #28]	@ (8008ab4 <vTaskPlaceOnEventList+0x4c>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	3318      	adds	r3, #24
 8008a9a:	4619      	mov	r1, r3
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	f7fe ff10 	bl	80078c2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008aa2:	2101      	movs	r1, #1
 8008aa4:	6838      	ldr	r0, [r7, #0]
 8008aa6:	f000 fbad 	bl	8009204 <prvAddCurrentTaskToDelayedList>
}
 8008aaa:	bf00      	nop
 8008aac:	3710      	adds	r7, #16
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	bf00      	nop
 8008ab4:	20001ea8 	.word	0x20001ea8

08008ab8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b086      	sub	sp, #24
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	68db      	ldr	r3, [r3, #12]
 8008ac4:	68db      	ldr	r3, [r3, #12]
 8008ac6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d10d      	bne.n	8008aea <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8008ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ad2:	b672      	cpsid	i
 8008ad4:	f383 8811 	msr	BASEPRI, r3
 8008ad8:	f3bf 8f6f 	isb	sy
 8008adc:	f3bf 8f4f 	dsb	sy
 8008ae0:	b662      	cpsie	i
 8008ae2:	60fb      	str	r3, [r7, #12]
}
 8008ae4:	bf00      	nop
 8008ae6:	bf00      	nop
 8008ae8:	e7fd      	b.n	8008ae6 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	3318      	adds	r3, #24
 8008aee:	4618      	mov	r0, r3
 8008af0:	f7fe ff20 	bl	8007934 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008af4:	4b1d      	ldr	r3, [pc, #116]	@ (8008b6c <xTaskRemoveFromEventList+0xb4>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d11c      	bne.n	8008b36 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	3304      	adds	r3, #4
 8008b00:	4618      	mov	r0, r3
 8008b02:	f7fe ff17 	bl	8007934 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008b06:	693b      	ldr	r3, [r7, #16]
 8008b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	409a      	lsls	r2, r3
 8008b0e:	4b18      	ldr	r3, [pc, #96]	@ (8008b70 <xTaskRemoveFromEventList+0xb8>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	4313      	orrs	r3, r2
 8008b14:	4a16      	ldr	r2, [pc, #88]	@ (8008b70 <xTaskRemoveFromEventList+0xb8>)
 8008b16:	6013      	str	r3, [r2, #0]
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b1c:	4613      	mov	r3, r2
 8008b1e:	009b      	lsls	r3, r3, #2
 8008b20:	4413      	add	r3, r2
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	4a13      	ldr	r2, [pc, #76]	@ (8008b74 <xTaskRemoveFromEventList+0xbc>)
 8008b26:	441a      	add	r2, r3
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	3304      	adds	r3, #4
 8008b2c:	4619      	mov	r1, r3
 8008b2e:	4610      	mov	r0, r2
 8008b30:	f7fe fea3 	bl	800787a <vListInsertEnd>
 8008b34:	e005      	b.n	8008b42 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	3318      	adds	r3, #24
 8008b3a:	4619      	mov	r1, r3
 8008b3c:	480e      	ldr	r0, [pc, #56]	@ (8008b78 <xTaskRemoveFromEventList+0xc0>)
 8008b3e:	f7fe fe9c 	bl	800787a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b46:	4b0d      	ldr	r3, [pc, #52]	@ (8008b7c <xTaskRemoveFromEventList+0xc4>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d905      	bls.n	8008b5c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008b50:	2301      	movs	r3, #1
 8008b52:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008b54:	4b0a      	ldr	r3, [pc, #40]	@ (8008b80 <xTaskRemoveFromEventList+0xc8>)
 8008b56:	2201      	movs	r2, #1
 8008b58:	601a      	str	r2, [r3, #0]
 8008b5a:	e001      	b.n	8008b60 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008b60:	697b      	ldr	r3, [r7, #20]
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3718      	adds	r7, #24
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
 8008b6a:	bf00      	nop
 8008b6c:	20001fd0 	.word	0x20001fd0
 8008b70:	20001fb0 	.word	0x20001fb0
 8008b74:	20001eac 	.word	0x20001eac
 8008b78:	20001f68 	.word	0x20001f68
 8008b7c:	20001ea8 	.word	0x20001ea8
 8008b80:	20001fbc 	.word	0x20001fbc

08008b84 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008b8c:	4b06      	ldr	r3, [pc, #24]	@ (8008ba8 <vTaskInternalSetTimeOutState+0x24>)
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008b94:	4b05      	ldr	r3, [pc, #20]	@ (8008bac <vTaskInternalSetTimeOutState+0x28>)
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	605a      	str	r2, [r3, #4]
}
 8008b9c:	bf00      	nop
 8008b9e:	370c      	adds	r7, #12
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr
 8008ba8:	20001fc0 	.word	0x20001fc0
 8008bac:	20001fac 	.word	0x20001fac

08008bb0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b088      	sub	sp, #32
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d10d      	bne.n	8008bdc <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8008bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc4:	b672      	cpsid	i
 8008bc6:	f383 8811 	msr	BASEPRI, r3
 8008bca:	f3bf 8f6f 	isb	sy
 8008bce:	f3bf 8f4f 	dsb	sy
 8008bd2:	b662      	cpsie	i
 8008bd4:	613b      	str	r3, [r7, #16]
}
 8008bd6:	bf00      	nop
 8008bd8:	bf00      	nop
 8008bda:	e7fd      	b.n	8008bd8 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d10d      	bne.n	8008bfe <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8008be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008be6:	b672      	cpsid	i
 8008be8:	f383 8811 	msr	BASEPRI, r3
 8008bec:	f3bf 8f6f 	isb	sy
 8008bf0:	f3bf 8f4f 	dsb	sy
 8008bf4:	b662      	cpsie	i
 8008bf6:	60fb      	str	r3, [r7, #12]
}
 8008bf8:	bf00      	nop
 8008bfa:	bf00      	nop
 8008bfc:	e7fd      	b.n	8008bfa <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8008bfe:	f000 fc75 	bl	80094ec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008c02:	4b1d      	ldr	r3, [pc, #116]	@ (8008c78 <xTaskCheckForTimeOut+0xc8>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	69ba      	ldr	r2, [r7, #24]
 8008c0e:	1ad3      	subs	r3, r2, r3
 8008c10:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c1a:	d102      	bne.n	8008c22 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	61fb      	str	r3, [r7, #28]
 8008c20:	e023      	b.n	8008c6a <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681a      	ldr	r2, [r3, #0]
 8008c26:	4b15      	ldr	r3, [pc, #84]	@ (8008c7c <xTaskCheckForTimeOut+0xcc>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	d007      	beq.n	8008c3e <xTaskCheckForTimeOut+0x8e>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	685b      	ldr	r3, [r3, #4]
 8008c32:	69ba      	ldr	r2, [r7, #24]
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d302      	bcc.n	8008c3e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008c38:	2301      	movs	r3, #1
 8008c3a:	61fb      	str	r3, [r7, #28]
 8008c3c:	e015      	b.n	8008c6a <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	697a      	ldr	r2, [r7, #20]
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d20b      	bcs.n	8008c60 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	681a      	ldr	r2, [r3, #0]
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	1ad2      	subs	r2, r2, r3
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f7ff ff95 	bl	8008b84 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	61fb      	str	r3, [r7, #28]
 8008c5e:	e004      	b.n	8008c6a <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	2200      	movs	r2, #0
 8008c64:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008c66:	2301      	movs	r3, #1
 8008c68:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008c6a:	f000 fc75 	bl	8009558 <vPortExitCritical>

	return xReturn;
 8008c6e:	69fb      	ldr	r3, [r7, #28]
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3720      	adds	r7, #32
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}
 8008c78:	20001fac 	.word	0x20001fac
 8008c7c:	20001fc0 	.word	0x20001fc0

08008c80 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008c80:	b480      	push	{r7}
 8008c82:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008c84:	4b03      	ldr	r3, [pc, #12]	@ (8008c94 <vTaskMissedYield+0x14>)
 8008c86:	2201      	movs	r2, #1
 8008c88:	601a      	str	r2, [r3, #0]
}
 8008c8a:	bf00      	nop
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c92:	4770      	bx	lr
 8008c94:	20001fbc 	.word	0x20001fbc

08008c98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b082      	sub	sp, #8
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008ca0:	f000 f852 	bl	8008d48 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008ca4:	4b06      	ldr	r3, [pc, #24]	@ (8008cc0 <prvIdleTask+0x28>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d9f9      	bls.n	8008ca0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008cac:	4b05      	ldr	r3, [pc, #20]	@ (8008cc4 <prvIdleTask+0x2c>)
 8008cae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cb2:	601a      	str	r2, [r3, #0]
 8008cb4:	f3bf 8f4f 	dsb	sy
 8008cb8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008cbc:	e7f0      	b.n	8008ca0 <prvIdleTask+0x8>
 8008cbe:	bf00      	nop
 8008cc0:	20001eac 	.word	0x20001eac
 8008cc4:	e000ed04 	.word	0xe000ed04

08008cc8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b082      	sub	sp, #8
 8008ccc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008cce:	2300      	movs	r3, #0
 8008cd0:	607b      	str	r3, [r7, #4]
 8008cd2:	e00c      	b.n	8008cee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	4613      	mov	r3, r2
 8008cd8:	009b      	lsls	r3, r3, #2
 8008cda:	4413      	add	r3, r2
 8008cdc:	009b      	lsls	r3, r3, #2
 8008cde:	4a12      	ldr	r2, [pc, #72]	@ (8008d28 <prvInitialiseTaskLists+0x60>)
 8008ce0:	4413      	add	r3, r2
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f7fe fd9c 	bl	8007820 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	3301      	adds	r3, #1
 8008cec:	607b      	str	r3, [r7, #4]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2b06      	cmp	r3, #6
 8008cf2:	d9ef      	bls.n	8008cd4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008cf4:	480d      	ldr	r0, [pc, #52]	@ (8008d2c <prvInitialiseTaskLists+0x64>)
 8008cf6:	f7fe fd93 	bl	8007820 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008cfa:	480d      	ldr	r0, [pc, #52]	@ (8008d30 <prvInitialiseTaskLists+0x68>)
 8008cfc:	f7fe fd90 	bl	8007820 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008d00:	480c      	ldr	r0, [pc, #48]	@ (8008d34 <prvInitialiseTaskLists+0x6c>)
 8008d02:	f7fe fd8d 	bl	8007820 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008d06:	480c      	ldr	r0, [pc, #48]	@ (8008d38 <prvInitialiseTaskLists+0x70>)
 8008d08:	f7fe fd8a 	bl	8007820 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008d0c:	480b      	ldr	r0, [pc, #44]	@ (8008d3c <prvInitialiseTaskLists+0x74>)
 8008d0e:	f7fe fd87 	bl	8007820 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008d12:	4b0b      	ldr	r3, [pc, #44]	@ (8008d40 <prvInitialiseTaskLists+0x78>)
 8008d14:	4a05      	ldr	r2, [pc, #20]	@ (8008d2c <prvInitialiseTaskLists+0x64>)
 8008d16:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008d18:	4b0a      	ldr	r3, [pc, #40]	@ (8008d44 <prvInitialiseTaskLists+0x7c>)
 8008d1a:	4a05      	ldr	r2, [pc, #20]	@ (8008d30 <prvInitialiseTaskLists+0x68>)
 8008d1c:	601a      	str	r2, [r3, #0]
}
 8008d1e:	bf00      	nop
 8008d20:	3708      	adds	r7, #8
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}
 8008d26:	bf00      	nop
 8008d28:	20001eac 	.word	0x20001eac
 8008d2c:	20001f38 	.word	0x20001f38
 8008d30:	20001f4c 	.word	0x20001f4c
 8008d34:	20001f68 	.word	0x20001f68
 8008d38:	20001f7c 	.word	0x20001f7c
 8008d3c:	20001f94 	.word	0x20001f94
 8008d40:	20001f60 	.word	0x20001f60
 8008d44:	20001f64 	.word	0x20001f64

08008d48 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b082      	sub	sp, #8
 8008d4c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008d4e:	e019      	b.n	8008d84 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008d50:	f000 fbcc 	bl	80094ec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d54:	4b10      	ldr	r3, [pc, #64]	@ (8008d98 <prvCheckTasksWaitingTermination+0x50>)
 8008d56:	68db      	ldr	r3, [r3, #12]
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	3304      	adds	r3, #4
 8008d60:	4618      	mov	r0, r3
 8008d62:	f7fe fde7 	bl	8007934 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008d66:	4b0d      	ldr	r3, [pc, #52]	@ (8008d9c <prvCheckTasksWaitingTermination+0x54>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	3b01      	subs	r3, #1
 8008d6c:	4a0b      	ldr	r2, [pc, #44]	@ (8008d9c <prvCheckTasksWaitingTermination+0x54>)
 8008d6e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008d70:	4b0b      	ldr	r3, [pc, #44]	@ (8008da0 <prvCheckTasksWaitingTermination+0x58>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	3b01      	subs	r3, #1
 8008d76:	4a0a      	ldr	r2, [pc, #40]	@ (8008da0 <prvCheckTasksWaitingTermination+0x58>)
 8008d78:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008d7a:	f000 fbed 	bl	8009558 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 f810 	bl	8008da4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008d84:	4b06      	ldr	r3, [pc, #24]	@ (8008da0 <prvCheckTasksWaitingTermination+0x58>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d1e1      	bne.n	8008d50 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008d8c:	bf00      	nop
 8008d8e:	bf00      	nop
 8008d90:	3708      	adds	r7, #8
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	20001f7c 	.word	0x20001f7c
 8008d9c:	20001fa8 	.word	0x20001fa8
 8008da0:	20001f90 	.word	0x20001f90

08008da4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b084      	sub	sp, #16
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d108      	bne.n	8008dc8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dba:	4618      	mov	r0, r3
 8008dbc:	f000 fd92 	bl	80098e4 <vPortFree>
				vPortFree( pxTCB );
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f000 fd8f 	bl	80098e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008dc6:	e01b      	b.n	8008e00 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	d103      	bne.n	8008dda <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f000 fd86 	bl	80098e4 <vPortFree>
	}
 8008dd8:	e012      	b.n	8008e00 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008de0:	2b02      	cmp	r3, #2
 8008de2:	d00d      	beq.n	8008e00 <prvDeleteTCB+0x5c>
	__asm volatile
 8008de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de8:	b672      	cpsid	i
 8008dea:	f383 8811 	msr	BASEPRI, r3
 8008dee:	f3bf 8f6f 	isb	sy
 8008df2:	f3bf 8f4f 	dsb	sy
 8008df6:	b662      	cpsie	i
 8008df8:	60fb      	str	r3, [r7, #12]
}
 8008dfa:	bf00      	nop
 8008dfc:	bf00      	nop
 8008dfe:	e7fd      	b.n	8008dfc <prvDeleteTCB+0x58>
	}
 8008e00:	bf00      	nop
 8008e02:	3710      	adds	r7, #16
 8008e04:	46bd      	mov	sp, r7
 8008e06:	bd80      	pop	{r7, pc}

08008e08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b083      	sub	sp, #12
 8008e0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8008e40 <prvResetNextTaskUnblockTime+0x38>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d104      	bne.n	8008e22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008e18:	4b0a      	ldr	r3, [pc, #40]	@ (8008e44 <prvResetNextTaskUnblockTime+0x3c>)
 8008e1a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008e20:	e008      	b.n	8008e34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e22:	4b07      	ldr	r3, [pc, #28]	@ (8008e40 <prvResetNextTaskUnblockTime+0x38>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	68db      	ldr	r3, [r3, #12]
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	685b      	ldr	r3, [r3, #4]
 8008e30:	4a04      	ldr	r2, [pc, #16]	@ (8008e44 <prvResetNextTaskUnblockTime+0x3c>)
 8008e32:	6013      	str	r3, [r2, #0]
}
 8008e34:	bf00      	nop
 8008e36:	370c      	adds	r7, #12
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3e:	4770      	bx	lr
 8008e40:	20001f60 	.word	0x20001f60
 8008e44:	20001fc8 	.word	0x20001fc8

08008e48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008e48:	b480      	push	{r7}
 8008e4a:	b083      	sub	sp, #12
 8008e4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8008e7c <xTaskGetSchedulerState+0x34>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d102      	bne.n	8008e5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008e56:	2301      	movs	r3, #1
 8008e58:	607b      	str	r3, [r7, #4]
 8008e5a:	e008      	b.n	8008e6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e5c:	4b08      	ldr	r3, [pc, #32]	@ (8008e80 <xTaskGetSchedulerState+0x38>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d102      	bne.n	8008e6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008e64:	2302      	movs	r3, #2
 8008e66:	607b      	str	r3, [r7, #4]
 8008e68:	e001      	b.n	8008e6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008e6e:	687b      	ldr	r3, [r7, #4]
	}
 8008e70:	4618      	mov	r0, r3
 8008e72:	370c      	adds	r7, #12
 8008e74:	46bd      	mov	sp, r7
 8008e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7a:	4770      	bx	lr
 8008e7c:	20001fb4 	.word	0x20001fb4
 8008e80:	20001fd0 	.word	0x20001fd0

08008e84 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b084      	sub	sp, #16
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008e90:	2300      	movs	r3, #0
 8008e92:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d069      	beq.n	8008f6e <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e9e:	4b36      	ldr	r3, [pc, #216]	@ (8008f78 <xTaskPriorityInherit+0xf4>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d259      	bcs.n	8008f5c <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	699b      	ldr	r3, [r3, #24]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	db06      	blt.n	8008ebe <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008eb0:	4b31      	ldr	r3, [pc, #196]	@ (8008f78 <xTaskPriorityInherit+0xf4>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb6:	f1c3 0207 	rsb	r2, r3, #7
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	6959      	ldr	r1, [r3, #20]
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ec6:	4613      	mov	r3, r2
 8008ec8:	009b      	lsls	r3, r3, #2
 8008eca:	4413      	add	r3, r2
 8008ecc:	009b      	lsls	r3, r3, #2
 8008ece:	4a2b      	ldr	r2, [pc, #172]	@ (8008f7c <xTaskPriorityInherit+0xf8>)
 8008ed0:	4413      	add	r3, r2
 8008ed2:	4299      	cmp	r1, r3
 8008ed4:	d13a      	bne.n	8008f4c <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	3304      	adds	r3, #4
 8008eda:	4618      	mov	r0, r3
 8008edc:	f7fe fd2a 	bl	8007934 <uxListRemove>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d115      	bne.n	8008f12 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eea:	4924      	ldr	r1, [pc, #144]	@ (8008f7c <xTaskPriorityInherit+0xf8>)
 8008eec:	4613      	mov	r3, r2
 8008eee:	009b      	lsls	r3, r3, #2
 8008ef0:	4413      	add	r3, r2
 8008ef2:	009b      	lsls	r3, r3, #2
 8008ef4:	440b      	add	r3, r1
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d10a      	bne.n	8008f12 <xTaskPriorityInherit+0x8e>
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f00:	2201      	movs	r2, #1
 8008f02:	fa02 f303 	lsl.w	r3, r2, r3
 8008f06:	43da      	mvns	r2, r3
 8008f08:	4b1d      	ldr	r3, [pc, #116]	@ (8008f80 <xTaskPriorityInherit+0xfc>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	4013      	ands	r3, r2
 8008f0e:	4a1c      	ldr	r2, [pc, #112]	@ (8008f80 <xTaskPriorityInherit+0xfc>)
 8008f10:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008f12:	4b19      	ldr	r3, [pc, #100]	@ (8008f78 <xTaskPriorityInherit+0xf4>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f20:	2201      	movs	r2, #1
 8008f22:	409a      	lsls	r2, r3
 8008f24:	4b16      	ldr	r3, [pc, #88]	@ (8008f80 <xTaskPriorityInherit+0xfc>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	4a15      	ldr	r2, [pc, #84]	@ (8008f80 <xTaskPriorityInherit+0xfc>)
 8008f2c:	6013      	str	r3, [r2, #0]
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f32:	4613      	mov	r3, r2
 8008f34:	009b      	lsls	r3, r3, #2
 8008f36:	4413      	add	r3, r2
 8008f38:	009b      	lsls	r3, r3, #2
 8008f3a:	4a10      	ldr	r2, [pc, #64]	@ (8008f7c <xTaskPriorityInherit+0xf8>)
 8008f3c:	441a      	add	r2, r3
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	3304      	adds	r3, #4
 8008f42:	4619      	mov	r1, r3
 8008f44:	4610      	mov	r0, r2
 8008f46:	f7fe fc98 	bl	800787a <vListInsertEnd>
 8008f4a:	e004      	b.n	8008f56 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8008f78 <xTaskPriorityInherit+0xf4>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008f56:	2301      	movs	r3, #1
 8008f58:	60fb      	str	r3, [r7, #12]
 8008f5a:	e008      	b.n	8008f6e <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008f60:	4b05      	ldr	r3, [pc, #20]	@ (8008f78 <xTaskPriorityInherit+0xf4>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f66:	429a      	cmp	r2, r3
 8008f68:	d201      	bcs.n	8008f6e <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
	}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3710      	adds	r7, #16
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}
 8008f78:	20001ea8 	.word	0x20001ea8
 8008f7c:	20001eac 	.word	0x20001eac
 8008f80:	20001fb0 	.word	0x20001fb0

08008f84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b086      	sub	sp, #24
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008f90:	2300      	movs	r3, #0
 8008f92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d074      	beq.n	8009084 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008f9a:	4b3d      	ldr	r3, [pc, #244]	@ (8009090 <xTaskPriorityDisinherit+0x10c>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	693a      	ldr	r2, [r7, #16]
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d00d      	beq.n	8008fc0 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8008fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa8:	b672      	cpsid	i
 8008faa:	f383 8811 	msr	BASEPRI, r3
 8008fae:	f3bf 8f6f 	isb	sy
 8008fb2:	f3bf 8f4f 	dsb	sy
 8008fb6:	b662      	cpsie	i
 8008fb8:	60fb      	str	r3, [r7, #12]
}
 8008fba:	bf00      	nop
 8008fbc:	bf00      	nop
 8008fbe:	e7fd      	b.n	8008fbc <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d10d      	bne.n	8008fe4 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8008fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fcc:	b672      	cpsid	i
 8008fce:	f383 8811 	msr	BASEPRI, r3
 8008fd2:	f3bf 8f6f 	isb	sy
 8008fd6:	f3bf 8f4f 	dsb	sy
 8008fda:	b662      	cpsie	i
 8008fdc:	60bb      	str	r3, [r7, #8]
}
 8008fde:	bf00      	nop
 8008fe0:	bf00      	nop
 8008fe2:	e7fd      	b.n	8008fe0 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008fe8:	1e5a      	subs	r2, r3, #1
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d044      	beq.n	8009084 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d140      	bne.n	8009084 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	3304      	adds	r3, #4
 8009006:	4618      	mov	r0, r3
 8009008:	f7fe fc94 	bl	8007934 <uxListRemove>
 800900c:	4603      	mov	r3, r0
 800900e:	2b00      	cmp	r3, #0
 8009010:	d115      	bne.n	800903e <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009012:	693b      	ldr	r3, [r7, #16]
 8009014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009016:	491f      	ldr	r1, [pc, #124]	@ (8009094 <xTaskPriorityDisinherit+0x110>)
 8009018:	4613      	mov	r3, r2
 800901a:	009b      	lsls	r3, r3, #2
 800901c:	4413      	add	r3, r2
 800901e:	009b      	lsls	r3, r3, #2
 8009020:	440b      	add	r3, r1
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d10a      	bne.n	800903e <xTaskPriorityDisinherit+0xba>
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800902c:	2201      	movs	r2, #1
 800902e:	fa02 f303 	lsl.w	r3, r2, r3
 8009032:	43da      	mvns	r2, r3
 8009034:	4b18      	ldr	r3, [pc, #96]	@ (8009098 <xTaskPriorityDisinherit+0x114>)
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4013      	ands	r3, r2
 800903a:	4a17      	ldr	r2, [pc, #92]	@ (8009098 <xTaskPriorityDisinherit+0x114>)
 800903c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009042:	693b      	ldr	r3, [r7, #16]
 8009044:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800904a:	f1c3 0207 	rsb	r2, r3, #7
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009056:	2201      	movs	r2, #1
 8009058:	409a      	lsls	r2, r3
 800905a:	4b0f      	ldr	r3, [pc, #60]	@ (8009098 <xTaskPriorityDisinherit+0x114>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4313      	orrs	r3, r2
 8009060:	4a0d      	ldr	r2, [pc, #52]	@ (8009098 <xTaskPriorityDisinherit+0x114>)
 8009062:	6013      	str	r3, [r2, #0]
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009068:	4613      	mov	r3, r2
 800906a:	009b      	lsls	r3, r3, #2
 800906c:	4413      	add	r3, r2
 800906e:	009b      	lsls	r3, r3, #2
 8009070:	4a08      	ldr	r2, [pc, #32]	@ (8009094 <xTaskPriorityDisinherit+0x110>)
 8009072:	441a      	add	r2, r3
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	3304      	adds	r3, #4
 8009078:	4619      	mov	r1, r3
 800907a:	4610      	mov	r0, r2
 800907c:	f7fe fbfd 	bl	800787a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009080:	2301      	movs	r3, #1
 8009082:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009084:	697b      	ldr	r3, [r7, #20]
	}
 8009086:	4618      	mov	r0, r3
 8009088:	3718      	adds	r7, #24
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}
 800908e:	bf00      	nop
 8009090:	20001ea8 	.word	0x20001ea8
 8009094:	20001eac 	.word	0x20001eac
 8009098:	20001fb0 	.word	0x20001fb0

0800909c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800909c:	b580      	push	{r7, lr}
 800909e:	b088      	sub	sp, #32
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
 80090a4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80090aa:	2301      	movs	r3, #1
 80090ac:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	f000 8089 	beq.w	80091c8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80090b6:	69bb      	ldr	r3, [r7, #24]
 80090b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d10d      	bne.n	80090da <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 80090be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c2:	b672      	cpsid	i
 80090c4:	f383 8811 	msr	BASEPRI, r3
 80090c8:	f3bf 8f6f 	isb	sy
 80090cc:	f3bf 8f4f 	dsb	sy
 80090d0:	b662      	cpsie	i
 80090d2:	60fb      	str	r3, [r7, #12]
}
 80090d4:	bf00      	nop
 80090d6:	bf00      	nop
 80090d8:	e7fd      	b.n	80090d6 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80090da:	69bb      	ldr	r3, [r7, #24]
 80090dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090de:	683a      	ldr	r2, [r7, #0]
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d902      	bls.n	80090ea <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	61fb      	str	r3, [r7, #28]
 80090e8:	e002      	b.n	80090f0 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80090ea:	69bb      	ldr	r3, [r7, #24]
 80090ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ee:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80090f0:	69bb      	ldr	r3, [r7, #24]
 80090f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090f4:	69fa      	ldr	r2, [r7, #28]
 80090f6:	429a      	cmp	r2, r3
 80090f8:	d066      	beq.n	80091c8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80090fa:	69bb      	ldr	r3, [r7, #24]
 80090fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090fe:	697a      	ldr	r2, [r7, #20]
 8009100:	429a      	cmp	r2, r3
 8009102:	d161      	bne.n	80091c8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009104:	4b32      	ldr	r3, [pc, #200]	@ (80091d0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	69ba      	ldr	r2, [r7, #24]
 800910a:	429a      	cmp	r2, r3
 800910c:	d10d      	bne.n	800912a <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800910e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009112:	b672      	cpsid	i
 8009114:	f383 8811 	msr	BASEPRI, r3
 8009118:	f3bf 8f6f 	isb	sy
 800911c:	f3bf 8f4f 	dsb	sy
 8009120:	b662      	cpsie	i
 8009122:	60bb      	str	r3, [r7, #8]
}
 8009124:	bf00      	nop
 8009126:	bf00      	nop
 8009128:	e7fd      	b.n	8009126 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800912a:	69bb      	ldr	r3, [r7, #24]
 800912c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800912e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009130:	69bb      	ldr	r3, [r7, #24]
 8009132:	69fa      	ldr	r2, [r7, #28]
 8009134:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009136:	69bb      	ldr	r3, [r7, #24]
 8009138:	699b      	ldr	r3, [r3, #24]
 800913a:	2b00      	cmp	r3, #0
 800913c:	db04      	blt.n	8009148 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800913e:	69fb      	ldr	r3, [r7, #28]
 8009140:	f1c3 0207 	rsb	r2, r3, #7
 8009144:	69bb      	ldr	r3, [r7, #24]
 8009146:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009148:	69bb      	ldr	r3, [r7, #24]
 800914a:	6959      	ldr	r1, [r3, #20]
 800914c:	693a      	ldr	r2, [r7, #16]
 800914e:	4613      	mov	r3, r2
 8009150:	009b      	lsls	r3, r3, #2
 8009152:	4413      	add	r3, r2
 8009154:	009b      	lsls	r3, r3, #2
 8009156:	4a1f      	ldr	r2, [pc, #124]	@ (80091d4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8009158:	4413      	add	r3, r2
 800915a:	4299      	cmp	r1, r3
 800915c:	d134      	bne.n	80091c8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800915e:	69bb      	ldr	r3, [r7, #24]
 8009160:	3304      	adds	r3, #4
 8009162:	4618      	mov	r0, r3
 8009164:	f7fe fbe6 	bl	8007934 <uxListRemove>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d115      	bne.n	800919a <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800916e:	69bb      	ldr	r3, [r7, #24]
 8009170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009172:	4918      	ldr	r1, [pc, #96]	@ (80091d4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8009174:	4613      	mov	r3, r2
 8009176:	009b      	lsls	r3, r3, #2
 8009178:	4413      	add	r3, r2
 800917a:	009b      	lsls	r3, r3, #2
 800917c:	440b      	add	r3, r1
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d10a      	bne.n	800919a <vTaskPriorityDisinheritAfterTimeout+0xfe>
 8009184:	69bb      	ldr	r3, [r7, #24]
 8009186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009188:	2201      	movs	r2, #1
 800918a:	fa02 f303 	lsl.w	r3, r2, r3
 800918e:	43da      	mvns	r2, r3
 8009190:	4b11      	ldr	r3, [pc, #68]	@ (80091d8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	4013      	ands	r3, r2
 8009196:	4a10      	ldr	r2, [pc, #64]	@ (80091d8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8009198:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800919a:	69bb      	ldr	r3, [r7, #24]
 800919c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800919e:	2201      	movs	r2, #1
 80091a0:	409a      	lsls	r2, r3
 80091a2:	4b0d      	ldr	r3, [pc, #52]	@ (80091d8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4313      	orrs	r3, r2
 80091a8:	4a0b      	ldr	r2, [pc, #44]	@ (80091d8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80091aa:	6013      	str	r3, [r2, #0]
 80091ac:	69bb      	ldr	r3, [r7, #24]
 80091ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091b0:	4613      	mov	r3, r2
 80091b2:	009b      	lsls	r3, r3, #2
 80091b4:	4413      	add	r3, r2
 80091b6:	009b      	lsls	r3, r3, #2
 80091b8:	4a06      	ldr	r2, [pc, #24]	@ (80091d4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80091ba:	441a      	add	r2, r3
 80091bc:	69bb      	ldr	r3, [r7, #24]
 80091be:	3304      	adds	r3, #4
 80091c0:	4619      	mov	r1, r3
 80091c2:	4610      	mov	r0, r2
 80091c4:	f7fe fb59 	bl	800787a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80091c8:	bf00      	nop
 80091ca:	3720      	adds	r7, #32
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}
 80091d0:	20001ea8 	.word	0x20001ea8
 80091d4:	20001eac 	.word	0x20001eac
 80091d8:	20001fb0 	.word	0x20001fb0

080091dc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80091dc:	b480      	push	{r7}
 80091de:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80091e0:	4b07      	ldr	r3, [pc, #28]	@ (8009200 <pvTaskIncrementMutexHeldCount+0x24>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d004      	beq.n	80091f2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80091e8:	4b05      	ldr	r3, [pc, #20]	@ (8009200 <pvTaskIncrementMutexHeldCount+0x24>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80091ee:	3201      	adds	r2, #1
 80091f0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80091f2:	4b03      	ldr	r3, [pc, #12]	@ (8009200 <pvTaskIncrementMutexHeldCount+0x24>)
 80091f4:	681b      	ldr	r3, [r3, #0]
	}
 80091f6:	4618      	mov	r0, r3
 80091f8:	46bd      	mov	sp, r7
 80091fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fe:	4770      	bx	lr
 8009200:	20001ea8 	.word	0x20001ea8

08009204 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b084      	sub	sp, #16
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
 800920c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800920e:	4b29      	ldr	r3, [pc, #164]	@ (80092b4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009214:	4b28      	ldr	r3, [pc, #160]	@ (80092b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	3304      	adds	r3, #4
 800921a:	4618      	mov	r0, r3
 800921c:	f7fe fb8a 	bl	8007934 <uxListRemove>
 8009220:	4603      	mov	r3, r0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d10b      	bne.n	800923e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009226:	4b24      	ldr	r3, [pc, #144]	@ (80092b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800922c:	2201      	movs	r2, #1
 800922e:	fa02 f303 	lsl.w	r3, r2, r3
 8009232:	43da      	mvns	r2, r3
 8009234:	4b21      	ldr	r3, [pc, #132]	@ (80092bc <prvAddCurrentTaskToDelayedList+0xb8>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	4013      	ands	r3, r2
 800923a:	4a20      	ldr	r2, [pc, #128]	@ (80092bc <prvAddCurrentTaskToDelayedList+0xb8>)
 800923c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009244:	d10a      	bne.n	800925c <prvAddCurrentTaskToDelayedList+0x58>
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d007      	beq.n	800925c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800924c:	4b1a      	ldr	r3, [pc, #104]	@ (80092b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	3304      	adds	r3, #4
 8009252:	4619      	mov	r1, r3
 8009254:	481a      	ldr	r0, [pc, #104]	@ (80092c0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009256:	f7fe fb10 	bl	800787a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800925a:	e026      	b.n	80092aa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800925c:	68fa      	ldr	r2, [r7, #12]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	4413      	add	r3, r2
 8009262:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009264:	4b14      	ldr	r3, [pc, #80]	@ (80092b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	68ba      	ldr	r2, [r7, #8]
 800926a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800926c:	68ba      	ldr	r2, [r7, #8]
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	429a      	cmp	r2, r3
 8009272:	d209      	bcs.n	8009288 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009274:	4b13      	ldr	r3, [pc, #76]	@ (80092c4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009276:	681a      	ldr	r2, [r3, #0]
 8009278:	4b0f      	ldr	r3, [pc, #60]	@ (80092b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	3304      	adds	r3, #4
 800927e:	4619      	mov	r1, r3
 8009280:	4610      	mov	r0, r2
 8009282:	f7fe fb1e 	bl	80078c2 <vListInsert>
}
 8009286:	e010      	b.n	80092aa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009288:	4b0f      	ldr	r3, [pc, #60]	@ (80092c8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800928a:	681a      	ldr	r2, [r3, #0]
 800928c:	4b0a      	ldr	r3, [pc, #40]	@ (80092b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	3304      	adds	r3, #4
 8009292:	4619      	mov	r1, r3
 8009294:	4610      	mov	r0, r2
 8009296:	f7fe fb14 	bl	80078c2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800929a:	4b0c      	ldr	r3, [pc, #48]	@ (80092cc <prvAddCurrentTaskToDelayedList+0xc8>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	68ba      	ldr	r2, [r7, #8]
 80092a0:	429a      	cmp	r2, r3
 80092a2:	d202      	bcs.n	80092aa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80092a4:	4a09      	ldr	r2, [pc, #36]	@ (80092cc <prvAddCurrentTaskToDelayedList+0xc8>)
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	6013      	str	r3, [r2, #0]
}
 80092aa:	bf00      	nop
 80092ac:	3710      	adds	r7, #16
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}
 80092b2:	bf00      	nop
 80092b4:	20001fac 	.word	0x20001fac
 80092b8:	20001ea8 	.word	0x20001ea8
 80092bc:	20001fb0 	.word	0x20001fb0
 80092c0:	20001f94 	.word	0x20001f94
 80092c4:	20001f64 	.word	0x20001f64
 80092c8:	20001f60 	.word	0x20001f60
 80092cc:	20001fc8 	.word	0x20001fc8

080092d0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80092d0:	b480      	push	{r7}
 80092d2:	b085      	sub	sp, #20
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	60f8      	str	r0, [r7, #12]
 80092d8:	60b9      	str	r1, [r7, #8]
 80092da:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	3b04      	subs	r3, #4
 80092e0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80092e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	3b04      	subs	r3, #4
 80092ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	f023 0201 	bic.w	r2, r3, #1
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	3b04      	subs	r3, #4
 80092fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009300:	4a0c      	ldr	r2, [pc, #48]	@ (8009334 <pxPortInitialiseStack+0x64>)
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	3b14      	subs	r3, #20
 800930a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800930c:	687a      	ldr	r2, [r7, #4]
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	3b04      	subs	r3, #4
 8009316:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	f06f 0202 	mvn.w	r2, #2
 800931e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	3b20      	subs	r3, #32
 8009324:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009326:	68fb      	ldr	r3, [r7, #12]
}
 8009328:	4618      	mov	r0, r3
 800932a:	3714      	adds	r7, #20
 800932c:	46bd      	mov	sp, r7
 800932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009332:	4770      	bx	lr
 8009334:	08009339 	.word	0x08009339

08009338 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009338:	b480      	push	{r7}
 800933a:	b085      	sub	sp, #20
 800933c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800933e:	2300      	movs	r3, #0
 8009340:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009342:	4b15      	ldr	r3, [pc, #84]	@ (8009398 <prvTaskExitError+0x60>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f1b3 3fff 	cmp.w	r3, #4294967295
 800934a:	d00d      	beq.n	8009368 <prvTaskExitError+0x30>
	__asm volatile
 800934c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009350:	b672      	cpsid	i
 8009352:	f383 8811 	msr	BASEPRI, r3
 8009356:	f3bf 8f6f 	isb	sy
 800935a:	f3bf 8f4f 	dsb	sy
 800935e:	b662      	cpsie	i
 8009360:	60fb      	str	r3, [r7, #12]
}
 8009362:	bf00      	nop
 8009364:	bf00      	nop
 8009366:	e7fd      	b.n	8009364 <prvTaskExitError+0x2c>
	__asm volatile
 8009368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800936c:	b672      	cpsid	i
 800936e:	f383 8811 	msr	BASEPRI, r3
 8009372:	f3bf 8f6f 	isb	sy
 8009376:	f3bf 8f4f 	dsb	sy
 800937a:	b662      	cpsie	i
 800937c:	60bb      	str	r3, [r7, #8]
}
 800937e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009380:	bf00      	nop
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d0fc      	beq.n	8009382 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009388:	bf00      	nop
 800938a:	bf00      	nop
 800938c:	3714      	adds	r7, #20
 800938e:	46bd      	mov	sp, r7
 8009390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009394:	4770      	bx	lr
 8009396:	bf00      	nop
 8009398:	20000078 	.word	0x20000078
 800939c:	00000000 	.word	0x00000000

080093a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80093a0:	4b07      	ldr	r3, [pc, #28]	@ (80093c0 <pxCurrentTCBConst2>)
 80093a2:	6819      	ldr	r1, [r3, #0]
 80093a4:	6808      	ldr	r0, [r1, #0]
 80093a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093aa:	f380 8809 	msr	PSP, r0
 80093ae:	f3bf 8f6f 	isb	sy
 80093b2:	f04f 0000 	mov.w	r0, #0
 80093b6:	f380 8811 	msr	BASEPRI, r0
 80093ba:	4770      	bx	lr
 80093bc:	f3af 8000 	nop.w

080093c0 <pxCurrentTCBConst2>:
 80093c0:	20001ea8 	.word	0x20001ea8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80093c4:	bf00      	nop
 80093c6:	bf00      	nop

080093c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80093c8:	4808      	ldr	r0, [pc, #32]	@ (80093ec <prvPortStartFirstTask+0x24>)
 80093ca:	6800      	ldr	r0, [r0, #0]
 80093cc:	6800      	ldr	r0, [r0, #0]
 80093ce:	f380 8808 	msr	MSP, r0
 80093d2:	f04f 0000 	mov.w	r0, #0
 80093d6:	f380 8814 	msr	CONTROL, r0
 80093da:	b662      	cpsie	i
 80093dc:	b661      	cpsie	f
 80093de:	f3bf 8f4f 	dsb	sy
 80093e2:	f3bf 8f6f 	isb	sy
 80093e6:	df00      	svc	0
 80093e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80093ea:	bf00      	nop
 80093ec:	e000ed08 	.word	0xe000ed08

080093f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80093f6:	4b37      	ldr	r3, [pc, #220]	@ (80094d4 <xPortStartScheduler+0xe4>)
 80093f8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	781b      	ldrb	r3, [r3, #0]
 80093fe:	b2db      	uxtb	r3, r3
 8009400:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	22ff      	movs	r2, #255	@ 0xff
 8009406:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	781b      	ldrb	r3, [r3, #0]
 800940c:	b2db      	uxtb	r3, r3
 800940e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009410:	78fb      	ldrb	r3, [r7, #3]
 8009412:	b2db      	uxtb	r3, r3
 8009414:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009418:	b2da      	uxtb	r2, r3
 800941a:	4b2f      	ldr	r3, [pc, #188]	@ (80094d8 <xPortStartScheduler+0xe8>)
 800941c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800941e:	4b2f      	ldr	r3, [pc, #188]	@ (80094dc <xPortStartScheduler+0xec>)
 8009420:	2207      	movs	r2, #7
 8009422:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009424:	e009      	b.n	800943a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009426:	4b2d      	ldr	r3, [pc, #180]	@ (80094dc <xPortStartScheduler+0xec>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	3b01      	subs	r3, #1
 800942c:	4a2b      	ldr	r2, [pc, #172]	@ (80094dc <xPortStartScheduler+0xec>)
 800942e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009430:	78fb      	ldrb	r3, [r7, #3]
 8009432:	b2db      	uxtb	r3, r3
 8009434:	005b      	lsls	r3, r3, #1
 8009436:	b2db      	uxtb	r3, r3
 8009438:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800943a:	78fb      	ldrb	r3, [r7, #3]
 800943c:	b2db      	uxtb	r3, r3
 800943e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009442:	2b80      	cmp	r3, #128	@ 0x80
 8009444:	d0ef      	beq.n	8009426 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009446:	4b25      	ldr	r3, [pc, #148]	@ (80094dc <xPortStartScheduler+0xec>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f1c3 0307 	rsb	r3, r3, #7
 800944e:	2b04      	cmp	r3, #4
 8009450:	d00d      	beq.n	800946e <xPortStartScheduler+0x7e>
	__asm volatile
 8009452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009456:	b672      	cpsid	i
 8009458:	f383 8811 	msr	BASEPRI, r3
 800945c:	f3bf 8f6f 	isb	sy
 8009460:	f3bf 8f4f 	dsb	sy
 8009464:	b662      	cpsie	i
 8009466:	60bb      	str	r3, [r7, #8]
}
 8009468:	bf00      	nop
 800946a:	bf00      	nop
 800946c:	e7fd      	b.n	800946a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800946e:	4b1b      	ldr	r3, [pc, #108]	@ (80094dc <xPortStartScheduler+0xec>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	021b      	lsls	r3, r3, #8
 8009474:	4a19      	ldr	r2, [pc, #100]	@ (80094dc <xPortStartScheduler+0xec>)
 8009476:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009478:	4b18      	ldr	r3, [pc, #96]	@ (80094dc <xPortStartScheduler+0xec>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009480:	4a16      	ldr	r2, [pc, #88]	@ (80094dc <xPortStartScheduler+0xec>)
 8009482:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	b2da      	uxtb	r2, r3
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800948c:	4b14      	ldr	r3, [pc, #80]	@ (80094e0 <xPortStartScheduler+0xf0>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a13      	ldr	r2, [pc, #76]	@ (80094e0 <xPortStartScheduler+0xf0>)
 8009492:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009496:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009498:	4b11      	ldr	r3, [pc, #68]	@ (80094e0 <xPortStartScheduler+0xf0>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4a10      	ldr	r2, [pc, #64]	@ (80094e0 <xPortStartScheduler+0xf0>)
 800949e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80094a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80094a4:	f000 f8dc 	bl	8009660 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80094a8:	4b0e      	ldr	r3, [pc, #56]	@ (80094e4 <xPortStartScheduler+0xf4>)
 80094aa:	2200      	movs	r2, #0
 80094ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80094ae:	f000 f8fb 	bl	80096a8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80094b2:	4b0d      	ldr	r3, [pc, #52]	@ (80094e8 <xPortStartScheduler+0xf8>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4a0c      	ldr	r2, [pc, #48]	@ (80094e8 <xPortStartScheduler+0xf8>)
 80094b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80094bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80094be:	f7ff ff83 	bl	80093c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80094c2:	f7ff fa73 	bl	80089ac <vTaskSwitchContext>
	prvTaskExitError();
 80094c6:	f7ff ff37 	bl	8009338 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80094ca:	2300      	movs	r3, #0
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3710      	adds	r7, #16
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}
 80094d4:	e000e400 	.word	0xe000e400
 80094d8:	20001fd4 	.word	0x20001fd4
 80094dc:	20001fd8 	.word	0x20001fd8
 80094e0:	e000ed20 	.word	0xe000ed20
 80094e4:	20000078 	.word	0x20000078
 80094e8:	e000ef34 	.word	0xe000ef34

080094ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80094ec:	b480      	push	{r7}
 80094ee:	b083      	sub	sp, #12
 80094f0:	af00      	add	r7, sp, #0
	__asm volatile
 80094f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f6:	b672      	cpsid	i
 80094f8:	f383 8811 	msr	BASEPRI, r3
 80094fc:	f3bf 8f6f 	isb	sy
 8009500:	f3bf 8f4f 	dsb	sy
 8009504:	b662      	cpsie	i
 8009506:	607b      	str	r3, [r7, #4]
}
 8009508:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800950a:	4b11      	ldr	r3, [pc, #68]	@ (8009550 <vPortEnterCritical+0x64>)
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	3301      	adds	r3, #1
 8009510:	4a0f      	ldr	r2, [pc, #60]	@ (8009550 <vPortEnterCritical+0x64>)
 8009512:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009514:	4b0e      	ldr	r3, [pc, #56]	@ (8009550 <vPortEnterCritical+0x64>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	2b01      	cmp	r3, #1
 800951a:	d112      	bne.n	8009542 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800951c:	4b0d      	ldr	r3, [pc, #52]	@ (8009554 <vPortEnterCritical+0x68>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	b2db      	uxtb	r3, r3
 8009522:	2b00      	cmp	r3, #0
 8009524:	d00d      	beq.n	8009542 <vPortEnterCritical+0x56>
	__asm volatile
 8009526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800952a:	b672      	cpsid	i
 800952c:	f383 8811 	msr	BASEPRI, r3
 8009530:	f3bf 8f6f 	isb	sy
 8009534:	f3bf 8f4f 	dsb	sy
 8009538:	b662      	cpsie	i
 800953a:	603b      	str	r3, [r7, #0]
}
 800953c:	bf00      	nop
 800953e:	bf00      	nop
 8009540:	e7fd      	b.n	800953e <vPortEnterCritical+0x52>
	}
}
 8009542:	bf00      	nop
 8009544:	370c      	adds	r7, #12
 8009546:	46bd      	mov	sp, r7
 8009548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954c:	4770      	bx	lr
 800954e:	bf00      	nop
 8009550:	20000078 	.word	0x20000078
 8009554:	e000ed04 	.word	0xe000ed04

08009558 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009558:	b480      	push	{r7}
 800955a:	b083      	sub	sp, #12
 800955c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800955e:	4b13      	ldr	r3, [pc, #76]	@ (80095ac <vPortExitCritical+0x54>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d10d      	bne.n	8009582 <vPortExitCritical+0x2a>
	__asm volatile
 8009566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800956a:	b672      	cpsid	i
 800956c:	f383 8811 	msr	BASEPRI, r3
 8009570:	f3bf 8f6f 	isb	sy
 8009574:	f3bf 8f4f 	dsb	sy
 8009578:	b662      	cpsie	i
 800957a:	607b      	str	r3, [r7, #4]
}
 800957c:	bf00      	nop
 800957e:	bf00      	nop
 8009580:	e7fd      	b.n	800957e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8009582:	4b0a      	ldr	r3, [pc, #40]	@ (80095ac <vPortExitCritical+0x54>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	3b01      	subs	r3, #1
 8009588:	4a08      	ldr	r2, [pc, #32]	@ (80095ac <vPortExitCritical+0x54>)
 800958a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800958c:	4b07      	ldr	r3, [pc, #28]	@ (80095ac <vPortExitCritical+0x54>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d105      	bne.n	80095a0 <vPortExitCritical+0x48>
 8009594:	2300      	movs	r3, #0
 8009596:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	f383 8811 	msr	BASEPRI, r3
}
 800959e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80095a0:	bf00      	nop
 80095a2:	370c      	adds	r7, #12
 80095a4:	46bd      	mov	sp, r7
 80095a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095aa:	4770      	bx	lr
 80095ac:	20000078 	.word	0x20000078

080095b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80095b0:	f3ef 8009 	mrs	r0, PSP
 80095b4:	f3bf 8f6f 	isb	sy
 80095b8:	4b15      	ldr	r3, [pc, #84]	@ (8009610 <pxCurrentTCBConst>)
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	f01e 0f10 	tst.w	lr, #16
 80095c0:	bf08      	it	eq
 80095c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80095c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ca:	6010      	str	r0, [r2, #0]
 80095cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80095d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80095d4:	b672      	cpsid	i
 80095d6:	f380 8811 	msr	BASEPRI, r0
 80095da:	f3bf 8f4f 	dsb	sy
 80095de:	f3bf 8f6f 	isb	sy
 80095e2:	b662      	cpsie	i
 80095e4:	f7ff f9e2 	bl	80089ac <vTaskSwitchContext>
 80095e8:	f04f 0000 	mov.w	r0, #0
 80095ec:	f380 8811 	msr	BASEPRI, r0
 80095f0:	bc09      	pop	{r0, r3}
 80095f2:	6819      	ldr	r1, [r3, #0]
 80095f4:	6808      	ldr	r0, [r1, #0]
 80095f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095fa:	f01e 0f10 	tst.w	lr, #16
 80095fe:	bf08      	it	eq
 8009600:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009604:	f380 8809 	msr	PSP, r0
 8009608:	f3bf 8f6f 	isb	sy
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop

08009610 <pxCurrentTCBConst>:
 8009610:	20001ea8 	.word	0x20001ea8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009614:	bf00      	nop
 8009616:	bf00      	nop

08009618 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b082      	sub	sp, #8
 800961c:	af00      	add	r7, sp, #0
	__asm volatile
 800961e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009622:	b672      	cpsid	i
 8009624:	f383 8811 	msr	BASEPRI, r3
 8009628:	f3bf 8f6f 	isb	sy
 800962c:	f3bf 8f4f 	dsb	sy
 8009630:	b662      	cpsie	i
 8009632:	607b      	str	r3, [r7, #4]
}
 8009634:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009636:	f7ff f8fd 	bl	8008834 <xTaskIncrementTick>
 800963a:	4603      	mov	r3, r0
 800963c:	2b00      	cmp	r3, #0
 800963e:	d003      	beq.n	8009648 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009640:	4b06      	ldr	r3, [pc, #24]	@ (800965c <SysTick_Handler+0x44>)
 8009642:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009646:	601a      	str	r2, [r3, #0]
 8009648:	2300      	movs	r3, #0
 800964a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	f383 8811 	msr	BASEPRI, r3
}
 8009652:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009654:	bf00      	nop
 8009656:	3708      	adds	r7, #8
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}
 800965c:	e000ed04 	.word	0xe000ed04

08009660 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009660:	b480      	push	{r7}
 8009662:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009664:	4b0b      	ldr	r3, [pc, #44]	@ (8009694 <vPortSetupTimerInterrupt+0x34>)
 8009666:	2200      	movs	r2, #0
 8009668:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800966a:	4b0b      	ldr	r3, [pc, #44]	@ (8009698 <vPortSetupTimerInterrupt+0x38>)
 800966c:	2200      	movs	r2, #0
 800966e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009670:	4b0a      	ldr	r3, [pc, #40]	@ (800969c <vPortSetupTimerInterrupt+0x3c>)
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4a0a      	ldr	r2, [pc, #40]	@ (80096a0 <vPortSetupTimerInterrupt+0x40>)
 8009676:	fba2 2303 	umull	r2, r3, r2, r3
 800967a:	099b      	lsrs	r3, r3, #6
 800967c:	4a09      	ldr	r2, [pc, #36]	@ (80096a4 <vPortSetupTimerInterrupt+0x44>)
 800967e:	3b01      	subs	r3, #1
 8009680:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009682:	4b04      	ldr	r3, [pc, #16]	@ (8009694 <vPortSetupTimerInterrupt+0x34>)
 8009684:	2207      	movs	r2, #7
 8009686:	601a      	str	r2, [r3, #0]
}
 8009688:	bf00      	nop
 800968a:	46bd      	mov	sp, r7
 800968c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009690:	4770      	bx	lr
 8009692:	bf00      	nop
 8009694:	e000e010 	.word	0xe000e010
 8009698:	e000e018 	.word	0xe000e018
 800969c:	20000058 	.word	0x20000058
 80096a0:	10624dd3 	.word	0x10624dd3
 80096a4:	e000e014 	.word	0xe000e014

080096a8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80096a8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80096b8 <vPortEnableVFP+0x10>
 80096ac:	6801      	ldr	r1, [r0, #0]
 80096ae:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80096b2:	6001      	str	r1, [r0, #0]
 80096b4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80096b6:	bf00      	nop
 80096b8:	e000ed88 	.word	0xe000ed88

080096bc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80096bc:	b480      	push	{r7}
 80096be:	b085      	sub	sp, #20
 80096c0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80096c2:	f3ef 8305 	mrs	r3, IPSR
 80096c6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2b0f      	cmp	r3, #15
 80096cc:	d917      	bls.n	80096fe <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80096ce:	4a1a      	ldr	r2, [pc, #104]	@ (8009738 <vPortValidateInterruptPriority+0x7c>)
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	4413      	add	r3, r2
 80096d4:	781b      	ldrb	r3, [r3, #0]
 80096d6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80096d8:	4b18      	ldr	r3, [pc, #96]	@ (800973c <vPortValidateInterruptPriority+0x80>)
 80096da:	781b      	ldrb	r3, [r3, #0]
 80096dc:	7afa      	ldrb	r2, [r7, #11]
 80096de:	429a      	cmp	r2, r3
 80096e0:	d20d      	bcs.n	80096fe <vPortValidateInterruptPriority+0x42>
	__asm volatile
 80096e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096e6:	b672      	cpsid	i
 80096e8:	f383 8811 	msr	BASEPRI, r3
 80096ec:	f3bf 8f6f 	isb	sy
 80096f0:	f3bf 8f4f 	dsb	sy
 80096f4:	b662      	cpsie	i
 80096f6:	607b      	str	r3, [r7, #4]
}
 80096f8:	bf00      	nop
 80096fa:	bf00      	nop
 80096fc:	e7fd      	b.n	80096fa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80096fe:	4b10      	ldr	r3, [pc, #64]	@ (8009740 <vPortValidateInterruptPriority+0x84>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009706:	4b0f      	ldr	r3, [pc, #60]	@ (8009744 <vPortValidateInterruptPriority+0x88>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	429a      	cmp	r2, r3
 800970c:	d90d      	bls.n	800972a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800970e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009712:	b672      	cpsid	i
 8009714:	f383 8811 	msr	BASEPRI, r3
 8009718:	f3bf 8f6f 	isb	sy
 800971c:	f3bf 8f4f 	dsb	sy
 8009720:	b662      	cpsie	i
 8009722:	603b      	str	r3, [r7, #0]
}
 8009724:	bf00      	nop
 8009726:	bf00      	nop
 8009728:	e7fd      	b.n	8009726 <vPortValidateInterruptPriority+0x6a>
	}
 800972a:	bf00      	nop
 800972c:	3714      	adds	r7, #20
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr
 8009736:	bf00      	nop
 8009738:	e000e3f0 	.word	0xe000e3f0
 800973c:	20001fd4 	.word	0x20001fd4
 8009740:	e000ed0c 	.word	0xe000ed0c
 8009744:	20001fd8 	.word	0x20001fd8

08009748 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b08a      	sub	sp, #40	@ 0x28
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009750:	2300      	movs	r3, #0
 8009752:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009754:	f7fe ffc0 	bl	80086d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009758:	4b5d      	ldr	r3, [pc, #372]	@ (80098d0 <pvPortMalloc+0x188>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d101      	bne.n	8009764 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009760:	f000 f920 	bl	80099a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009764:	4b5b      	ldr	r3, [pc, #364]	@ (80098d4 <pvPortMalloc+0x18c>)
 8009766:	681a      	ldr	r2, [r3, #0]
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	4013      	ands	r3, r2
 800976c:	2b00      	cmp	r3, #0
 800976e:	f040 8094 	bne.w	800989a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d020      	beq.n	80097ba <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8009778:	2208      	movs	r2, #8
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	4413      	add	r3, r2
 800977e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f003 0307 	and.w	r3, r3, #7
 8009786:	2b00      	cmp	r3, #0
 8009788:	d017      	beq.n	80097ba <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f023 0307 	bic.w	r3, r3, #7
 8009790:	3308      	adds	r3, #8
 8009792:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f003 0307 	and.w	r3, r3, #7
 800979a:	2b00      	cmp	r3, #0
 800979c:	d00d      	beq.n	80097ba <pvPortMalloc+0x72>
	__asm volatile
 800979e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a2:	b672      	cpsid	i
 80097a4:	f383 8811 	msr	BASEPRI, r3
 80097a8:	f3bf 8f6f 	isb	sy
 80097ac:	f3bf 8f4f 	dsb	sy
 80097b0:	b662      	cpsie	i
 80097b2:	617b      	str	r3, [r7, #20]
}
 80097b4:	bf00      	nop
 80097b6:	bf00      	nop
 80097b8:	e7fd      	b.n	80097b6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d06c      	beq.n	800989a <pvPortMalloc+0x152>
 80097c0:	4b45      	ldr	r3, [pc, #276]	@ (80098d8 <pvPortMalloc+0x190>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	687a      	ldr	r2, [r7, #4]
 80097c6:	429a      	cmp	r2, r3
 80097c8:	d867      	bhi.n	800989a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80097ca:	4b44      	ldr	r3, [pc, #272]	@ (80098dc <pvPortMalloc+0x194>)
 80097cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80097ce:	4b43      	ldr	r3, [pc, #268]	@ (80098dc <pvPortMalloc+0x194>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80097d4:	e004      	b.n	80097e0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 80097d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80097da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80097e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	687a      	ldr	r2, [r7, #4]
 80097e6:	429a      	cmp	r2, r3
 80097e8:	d903      	bls.n	80097f2 <pvPortMalloc+0xaa>
 80097ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d1f1      	bne.n	80097d6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80097f2:	4b37      	ldr	r3, [pc, #220]	@ (80098d0 <pvPortMalloc+0x188>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d04e      	beq.n	800989a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80097fc:	6a3b      	ldr	r3, [r7, #32]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	2208      	movs	r2, #8
 8009802:	4413      	add	r3, r2
 8009804:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009808:	681a      	ldr	r2, [r3, #0]
 800980a:	6a3b      	ldr	r3, [r7, #32]
 800980c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800980e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009810:	685a      	ldr	r2, [r3, #4]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	1ad2      	subs	r2, r2, r3
 8009816:	2308      	movs	r3, #8
 8009818:	005b      	lsls	r3, r3, #1
 800981a:	429a      	cmp	r2, r3
 800981c:	d922      	bls.n	8009864 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800981e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	4413      	add	r3, r2
 8009824:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009826:	69bb      	ldr	r3, [r7, #24]
 8009828:	f003 0307 	and.w	r3, r3, #7
 800982c:	2b00      	cmp	r3, #0
 800982e:	d00d      	beq.n	800984c <pvPortMalloc+0x104>
	__asm volatile
 8009830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009834:	b672      	cpsid	i
 8009836:	f383 8811 	msr	BASEPRI, r3
 800983a:	f3bf 8f6f 	isb	sy
 800983e:	f3bf 8f4f 	dsb	sy
 8009842:	b662      	cpsie	i
 8009844:	613b      	str	r3, [r7, #16]
}
 8009846:	bf00      	nop
 8009848:	bf00      	nop
 800984a:	e7fd      	b.n	8009848 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800984c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800984e:	685a      	ldr	r2, [r3, #4]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	1ad2      	subs	r2, r2, r3
 8009854:	69bb      	ldr	r3, [r7, #24]
 8009856:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800985a:	687a      	ldr	r2, [r7, #4]
 800985c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800985e:	69b8      	ldr	r0, [r7, #24]
 8009860:	f000 f902 	bl	8009a68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009864:	4b1c      	ldr	r3, [pc, #112]	@ (80098d8 <pvPortMalloc+0x190>)
 8009866:	681a      	ldr	r2, [r3, #0]
 8009868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	1ad3      	subs	r3, r2, r3
 800986e:	4a1a      	ldr	r2, [pc, #104]	@ (80098d8 <pvPortMalloc+0x190>)
 8009870:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009872:	4b19      	ldr	r3, [pc, #100]	@ (80098d8 <pvPortMalloc+0x190>)
 8009874:	681a      	ldr	r2, [r3, #0]
 8009876:	4b1a      	ldr	r3, [pc, #104]	@ (80098e0 <pvPortMalloc+0x198>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	429a      	cmp	r2, r3
 800987c:	d203      	bcs.n	8009886 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800987e:	4b16      	ldr	r3, [pc, #88]	@ (80098d8 <pvPortMalloc+0x190>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4a17      	ldr	r2, [pc, #92]	@ (80098e0 <pvPortMalloc+0x198>)
 8009884:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009888:	685a      	ldr	r2, [r3, #4]
 800988a:	4b12      	ldr	r3, [pc, #72]	@ (80098d4 <pvPortMalloc+0x18c>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	431a      	orrs	r2, r3
 8009890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009892:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009896:	2200      	movs	r2, #0
 8009898:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800989a:	f7fe ff2b 	bl	80086f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800989e:	69fb      	ldr	r3, [r7, #28]
 80098a0:	f003 0307 	and.w	r3, r3, #7
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d00d      	beq.n	80098c4 <pvPortMalloc+0x17c>
	__asm volatile
 80098a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ac:	b672      	cpsid	i
 80098ae:	f383 8811 	msr	BASEPRI, r3
 80098b2:	f3bf 8f6f 	isb	sy
 80098b6:	f3bf 8f4f 	dsb	sy
 80098ba:	b662      	cpsie	i
 80098bc:	60fb      	str	r3, [r7, #12]
}
 80098be:	bf00      	nop
 80098c0:	bf00      	nop
 80098c2:	e7fd      	b.n	80098c0 <pvPortMalloc+0x178>
	return pvReturn;
 80098c4:	69fb      	ldr	r3, [r7, #28]
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	3728      	adds	r7, #40	@ 0x28
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bd80      	pop	{r7, pc}
 80098ce:	bf00      	nop
 80098d0:	20005be4 	.word	0x20005be4
 80098d4:	20005bf0 	.word	0x20005bf0
 80098d8:	20005be8 	.word	0x20005be8
 80098dc:	20005bdc 	.word	0x20005bdc
 80098e0:	20005bec 	.word	0x20005bec

080098e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b086      	sub	sp, #24
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d04e      	beq.n	8009994 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80098f6:	2308      	movs	r3, #8
 80098f8:	425b      	negs	r3, r3
 80098fa:	697a      	ldr	r2, [r7, #20]
 80098fc:	4413      	add	r3, r2
 80098fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009904:	693b      	ldr	r3, [r7, #16]
 8009906:	685a      	ldr	r2, [r3, #4]
 8009908:	4b24      	ldr	r3, [pc, #144]	@ (800999c <vPortFree+0xb8>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	4013      	ands	r3, r2
 800990e:	2b00      	cmp	r3, #0
 8009910:	d10d      	bne.n	800992e <vPortFree+0x4a>
	__asm volatile
 8009912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009916:	b672      	cpsid	i
 8009918:	f383 8811 	msr	BASEPRI, r3
 800991c:	f3bf 8f6f 	isb	sy
 8009920:	f3bf 8f4f 	dsb	sy
 8009924:	b662      	cpsie	i
 8009926:	60fb      	str	r3, [r7, #12]
}
 8009928:	bf00      	nop
 800992a:	bf00      	nop
 800992c:	e7fd      	b.n	800992a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d00d      	beq.n	8009952 <vPortFree+0x6e>
	__asm volatile
 8009936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800993a:	b672      	cpsid	i
 800993c:	f383 8811 	msr	BASEPRI, r3
 8009940:	f3bf 8f6f 	isb	sy
 8009944:	f3bf 8f4f 	dsb	sy
 8009948:	b662      	cpsie	i
 800994a:	60bb      	str	r3, [r7, #8]
}
 800994c:	bf00      	nop
 800994e:	bf00      	nop
 8009950:	e7fd      	b.n	800994e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	685a      	ldr	r2, [r3, #4]
 8009956:	4b11      	ldr	r3, [pc, #68]	@ (800999c <vPortFree+0xb8>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	4013      	ands	r3, r2
 800995c:	2b00      	cmp	r3, #0
 800995e:	d019      	beq.n	8009994 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d115      	bne.n	8009994 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	685a      	ldr	r2, [r3, #4]
 800996c:	4b0b      	ldr	r3, [pc, #44]	@ (800999c <vPortFree+0xb8>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	43db      	mvns	r3, r3
 8009972:	401a      	ands	r2, r3
 8009974:	693b      	ldr	r3, [r7, #16]
 8009976:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009978:	f7fe feae 	bl	80086d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	685a      	ldr	r2, [r3, #4]
 8009980:	4b07      	ldr	r3, [pc, #28]	@ (80099a0 <vPortFree+0xbc>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	4413      	add	r3, r2
 8009986:	4a06      	ldr	r2, [pc, #24]	@ (80099a0 <vPortFree+0xbc>)
 8009988:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800998a:	6938      	ldr	r0, [r7, #16]
 800998c:	f000 f86c 	bl	8009a68 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009990:	f7fe feb0 	bl	80086f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009994:	bf00      	nop
 8009996:	3718      	adds	r7, #24
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}
 800999c:	20005bf0 	.word	0x20005bf0
 80099a0:	20005be8 	.word	0x20005be8

080099a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80099a4:	b480      	push	{r7}
 80099a6:	b085      	sub	sp, #20
 80099a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80099aa:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80099ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80099b0:	4b27      	ldr	r3, [pc, #156]	@ (8009a50 <prvHeapInit+0xac>)
 80099b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	f003 0307 	and.w	r3, r3, #7
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d00c      	beq.n	80099d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	3307      	adds	r3, #7
 80099c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	f023 0307 	bic.w	r3, r3, #7
 80099ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80099cc:	68ba      	ldr	r2, [r7, #8]
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	1ad3      	subs	r3, r2, r3
 80099d2:	4a1f      	ldr	r2, [pc, #124]	@ (8009a50 <prvHeapInit+0xac>)
 80099d4:	4413      	add	r3, r2
 80099d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80099dc:	4a1d      	ldr	r2, [pc, #116]	@ (8009a54 <prvHeapInit+0xb0>)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80099e2:	4b1c      	ldr	r3, [pc, #112]	@ (8009a54 <prvHeapInit+0xb0>)
 80099e4:	2200      	movs	r2, #0
 80099e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	68ba      	ldr	r2, [r7, #8]
 80099ec:	4413      	add	r3, r2
 80099ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80099f0:	2208      	movs	r2, #8
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	1a9b      	subs	r3, r3, r2
 80099f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f023 0307 	bic.w	r3, r3, #7
 80099fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	4a15      	ldr	r2, [pc, #84]	@ (8009a58 <prvHeapInit+0xb4>)
 8009a04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009a06:	4b14      	ldr	r3, [pc, #80]	@ (8009a58 <prvHeapInit+0xb4>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009a0e:	4b12      	ldr	r3, [pc, #72]	@ (8009a58 <prvHeapInit+0xb4>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	2200      	movs	r2, #0
 8009a14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	68fa      	ldr	r2, [r7, #12]
 8009a1e:	1ad2      	subs	r2, r2, r3
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009a24:	4b0c      	ldr	r3, [pc, #48]	@ (8009a58 <prvHeapInit+0xb4>)
 8009a26:	681a      	ldr	r2, [r3, #0]
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	4a0a      	ldr	r2, [pc, #40]	@ (8009a5c <prvHeapInit+0xb8>)
 8009a32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	685b      	ldr	r3, [r3, #4]
 8009a38:	4a09      	ldr	r2, [pc, #36]	@ (8009a60 <prvHeapInit+0xbc>)
 8009a3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009a3c:	4b09      	ldr	r3, [pc, #36]	@ (8009a64 <prvHeapInit+0xc0>)
 8009a3e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009a42:	601a      	str	r2, [r3, #0]
}
 8009a44:	bf00      	nop
 8009a46:	3714      	adds	r7, #20
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4e:	4770      	bx	lr
 8009a50:	20001fdc 	.word	0x20001fdc
 8009a54:	20005bdc 	.word	0x20005bdc
 8009a58:	20005be4 	.word	0x20005be4
 8009a5c:	20005bec 	.word	0x20005bec
 8009a60:	20005be8 	.word	0x20005be8
 8009a64:	20005bf0 	.word	0x20005bf0

08009a68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b085      	sub	sp, #20
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009a70:	4b28      	ldr	r3, [pc, #160]	@ (8009b14 <prvInsertBlockIntoFreeList+0xac>)
 8009a72:	60fb      	str	r3, [r7, #12]
 8009a74:	e002      	b.n	8009a7c <prvInsertBlockIntoFreeList+0x14>
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	60fb      	str	r3, [r7, #12]
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	687a      	ldr	r2, [r7, #4]
 8009a82:	429a      	cmp	r2, r3
 8009a84:	d8f7      	bhi.n	8009a76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	68ba      	ldr	r2, [r7, #8]
 8009a90:	4413      	add	r3, r2
 8009a92:	687a      	ldr	r2, [r7, #4]
 8009a94:	429a      	cmp	r2, r3
 8009a96:	d108      	bne.n	8009aaa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	685a      	ldr	r2, [r3, #4]
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	685b      	ldr	r3, [r3, #4]
 8009aa0:	441a      	add	r2, r3
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	68ba      	ldr	r2, [r7, #8]
 8009ab4:	441a      	add	r2, r3
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	429a      	cmp	r2, r3
 8009abc:	d118      	bne.n	8009af0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	4b15      	ldr	r3, [pc, #84]	@ (8009b18 <prvInsertBlockIntoFreeList+0xb0>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d00d      	beq.n	8009ae6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	685a      	ldr	r2, [r3, #4]
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	441a      	add	r2, r3
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	681a      	ldr	r2, [r3, #0]
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	601a      	str	r2, [r3, #0]
 8009ae4:	e008      	b.n	8009af8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8009b18 <prvInsertBlockIntoFreeList+0xb0>)
 8009ae8:	681a      	ldr	r2, [r3, #0]
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	601a      	str	r2, [r3, #0]
 8009aee:	e003      	b.n	8009af8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681a      	ldr	r2, [r3, #0]
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009af8:	68fa      	ldr	r2, [r7, #12]
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	429a      	cmp	r2, r3
 8009afe:	d002      	beq.n	8009b06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	687a      	ldr	r2, [r7, #4]
 8009b04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b06:	bf00      	nop
 8009b08:	3714      	adds	r7, #20
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b10:	4770      	bx	lr
 8009b12:	bf00      	nop
 8009b14:	20005bdc 	.word	0x20005bdc
 8009b18:	20005be4 	.word	0x20005be4

08009b1c <siprintf>:
 8009b1c:	b40e      	push	{r1, r2, r3}
 8009b1e:	b510      	push	{r4, lr}
 8009b20:	b09d      	sub	sp, #116	@ 0x74
 8009b22:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009b24:	9002      	str	r0, [sp, #8]
 8009b26:	9006      	str	r0, [sp, #24]
 8009b28:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009b2c:	480a      	ldr	r0, [pc, #40]	@ (8009b58 <siprintf+0x3c>)
 8009b2e:	9107      	str	r1, [sp, #28]
 8009b30:	9104      	str	r1, [sp, #16]
 8009b32:	490a      	ldr	r1, [pc, #40]	@ (8009b5c <siprintf+0x40>)
 8009b34:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b38:	9105      	str	r1, [sp, #20]
 8009b3a:	2400      	movs	r4, #0
 8009b3c:	a902      	add	r1, sp, #8
 8009b3e:	6800      	ldr	r0, [r0, #0]
 8009b40:	9301      	str	r3, [sp, #4]
 8009b42:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009b44:	f000 f9a2 	bl	8009e8c <_svfiprintf_r>
 8009b48:	9b02      	ldr	r3, [sp, #8]
 8009b4a:	701c      	strb	r4, [r3, #0]
 8009b4c:	b01d      	add	sp, #116	@ 0x74
 8009b4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b52:	b003      	add	sp, #12
 8009b54:	4770      	bx	lr
 8009b56:	bf00      	nop
 8009b58:	2000007c 	.word	0x2000007c
 8009b5c:	ffff0208 	.word	0xffff0208

08009b60 <memset>:
 8009b60:	4402      	add	r2, r0
 8009b62:	4603      	mov	r3, r0
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d100      	bne.n	8009b6a <memset+0xa>
 8009b68:	4770      	bx	lr
 8009b6a:	f803 1b01 	strb.w	r1, [r3], #1
 8009b6e:	e7f9      	b.n	8009b64 <memset+0x4>

08009b70 <__errno>:
 8009b70:	4b01      	ldr	r3, [pc, #4]	@ (8009b78 <__errno+0x8>)
 8009b72:	6818      	ldr	r0, [r3, #0]
 8009b74:	4770      	bx	lr
 8009b76:	bf00      	nop
 8009b78:	2000007c 	.word	0x2000007c

08009b7c <__libc_init_array>:
 8009b7c:	b570      	push	{r4, r5, r6, lr}
 8009b7e:	4d0d      	ldr	r5, [pc, #52]	@ (8009bb4 <__libc_init_array+0x38>)
 8009b80:	4c0d      	ldr	r4, [pc, #52]	@ (8009bb8 <__libc_init_array+0x3c>)
 8009b82:	1b64      	subs	r4, r4, r5
 8009b84:	10a4      	asrs	r4, r4, #2
 8009b86:	2600      	movs	r6, #0
 8009b88:	42a6      	cmp	r6, r4
 8009b8a:	d109      	bne.n	8009ba0 <__libc_init_array+0x24>
 8009b8c:	4d0b      	ldr	r5, [pc, #44]	@ (8009bbc <__libc_init_array+0x40>)
 8009b8e:	4c0c      	ldr	r4, [pc, #48]	@ (8009bc0 <__libc_init_array+0x44>)
 8009b90:	f000 fc64 	bl	800a45c <_init>
 8009b94:	1b64      	subs	r4, r4, r5
 8009b96:	10a4      	asrs	r4, r4, #2
 8009b98:	2600      	movs	r6, #0
 8009b9a:	42a6      	cmp	r6, r4
 8009b9c:	d105      	bne.n	8009baa <__libc_init_array+0x2e>
 8009b9e:	bd70      	pop	{r4, r5, r6, pc}
 8009ba0:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ba4:	4798      	blx	r3
 8009ba6:	3601      	adds	r6, #1
 8009ba8:	e7ee      	b.n	8009b88 <__libc_init_array+0xc>
 8009baa:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bae:	4798      	blx	r3
 8009bb0:	3601      	adds	r6, #1
 8009bb2:	e7f2      	b.n	8009b9a <__libc_init_array+0x1e>
 8009bb4:	0800a608 	.word	0x0800a608
 8009bb8:	0800a608 	.word	0x0800a608
 8009bbc:	0800a608 	.word	0x0800a608
 8009bc0:	0800a60c 	.word	0x0800a60c

08009bc4 <__retarget_lock_acquire_recursive>:
 8009bc4:	4770      	bx	lr

08009bc6 <__retarget_lock_release_recursive>:
 8009bc6:	4770      	bx	lr

08009bc8 <memcpy>:
 8009bc8:	440a      	add	r2, r1
 8009bca:	4291      	cmp	r1, r2
 8009bcc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009bd0:	d100      	bne.n	8009bd4 <memcpy+0xc>
 8009bd2:	4770      	bx	lr
 8009bd4:	b510      	push	{r4, lr}
 8009bd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bda:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bde:	4291      	cmp	r1, r2
 8009be0:	d1f9      	bne.n	8009bd6 <memcpy+0xe>
 8009be2:	bd10      	pop	{r4, pc}

08009be4 <_free_r>:
 8009be4:	b538      	push	{r3, r4, r5, lr}
 8009be6:	4605      	mov	r5, r0
 8009be8:	2900      	cmp	r1, #0
 8009bea:	d041      	beq.n	8009c70 <_free_r+0x8c>
 8009bec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bf0:	1f0c      	subs	r4, r1, #4
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	bfb8      	it	lt
 8009bf6:	18e4      	addlt	r4, r4, r3
 8009bf8:	f000 f8e0 	bl	8009dbc <__malloc_lock>
 8009bfc:	4a1d      	ldr	r2, [pc, #116]	@ (8009c74 <_free_r+0x90>)
 8009bfe:	6813      	ldr	r3, [r2, #0]
 8009c00:	b933      	cbnz	r3, 8009c10 <_free_r+0x2c>
 8009c02:	6063      	str	r3, [r4, #4]
 8009c04:	6014      	str	r4, [r2, #0]
 8009c06:	4628      	mov	r0, r5
 8009c08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c0c:	f000 b8dc 	b.w	8009dc8 <__malloc_unlock>
 8009c10:	42a3      	cmp	r3, r4
 8009c12:	d908      	bls.n	8009c26 <_free_r+0x42>
 8009c14:	6820      	ldr	r0, [r4, #0]
 8009c16:	1821      	adds	r1, r4, r0
 8009c18:	428b      	cmp	r3, r1
 8009c1a:	bf01      	itttt	eq
 8009c1c:	6819      	ldreq	r1, [r3, #0]
 8009c1e:	685b      	ldreq	r3, [r3, #4]
 8009c20:	1809      	addeq	r1, r1, r0
 8009c22:	6021      	streq	r1, [r4, #0]
 8009c24:	e7ed      	b.n	8009c02 <_free_r+0x1e>
 8009c26:	461a      	mov	r2, r3
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	b10b      	cbz	r3, 8009c30 <_free_r+0x4c>
 8009c2c:	42a3      	cmp	r3, r4
 8009c2e:	d9fa      	bls.n	8009c26 <_free_r+0x42>
 8009c30:	6811      	ldr	r1, [r2, #0]
 8009c32:	1850      	adds	r0, r2, r1
 8009c34:	42a0      	cmp	r0, r4
 8009c36:	d10b      	bne.n	8009c50 <_free_r+0x6c>
 8009c38:	6820      	ldr	r0, [r4, #0]
 8009c3a:	4401      	add	r1, r0
 8009c3c:	1850      	adds	r0, r2, r1
 8009c3e:	4283      	cmp	r3, r0
 8009c40:	6011      	str	r1, [r2, #0]
 8009c42:	d1e0      	bne.n	8009c06 <_free_r+0x22>
 8009c44:	6818      	ldr	r0, [r3, #0]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	6053      	str	r3, [r2, #4]
 8009c4a:	4408      	add	r0, r1
 8009c4c:	6010      	str	r0, [r2, #0]
 8009c4e:	e7da      	b.n	8009c06 <_free_r+0x22>
 8009c50:	d902      	bls.n	8009c58 <_free_r+0x74>
 8009c52:	230c      	movs	r3, #12
 8009c54:	602b      	str	r3, [r5, #0]
 8009c56:	e7d6      	b.n	8009c06 <_free_r+0x22>
 8009c58:	6820      	ldr	r0, [r4, #0]
 8009c5a:	1821      	adds	r1, r4, r0
 8009c5c:	428b      	cmp	r3, r1
 8009c5e:	bf04      	itt	eq
 8009c60:	6819      	ldreq	r1, [r3, #0]
 8009c62:	685b      	ldreq	r3, [r3, #4]
 8009c64:	6063      	str	r3, [r4, #4]
 8009c66:	bf04      	itt	eq
 8009c68:	1809      	addeq	r1, r1, r0
 8009c6a:	6021      	streq	r1, [r4, #0]
 8009c6c:	6054      	str	r4, [r2, #4]
 8009c6e:	e7ca      	b.n	8009c06 <_free_r+0x22>
 8009c70:	bd38      	pop	{r3, r4, r5, pc}
 8009c72:	bf00      	nop
 8009c74:	20005d38 	.word	0x20005d38

08009c78 <sbrk_aligned>:
 8009c78:	b570      	push	{r4, r5, r6, lr}
 8009c7a:	4e0f      	ldr	r6, [pc, #60]	@ (8009cb8 <sbrk_aligned+0x40>)
 8009c7c:	460c      	mov	r4, r1
 8009c7e:	6831      	ldr	r1, [r6, #0]
 8009c80:	4605      	mov	r5, r0
 8009c82:	b911      	cbnz	r1, 8009c8a <sbrk_aligned+0x12>
 8009c84:	f000 fba4 	bl	800a3d0 <_sbrk_r>
 8009c88:	6030      	str	r0, [r6, #0]
 8009c8a:	4621      	mov	r1, r4
 8009c8c:	4628      	mov	r0, r5
 8009c8e:	f000 fb9f 	bl	800a3d0 <_sbrk_r>
 8009c92:	1c43      	adds	r3, r0, #1
 8009c94:	d103      	bne.n	8009c9e <sbrk_aligned+0x26>
 8009c96:	f04f 34ff 	mov.w	r4, #4294967295
 8009c9a:	4620      	mov	r0, r4
 8009c9c:	bd70      	pop	{r4, r5, r6, pc}
 8009c9e:	1cc4      	adds	r4, r0, #3
 8009ca0:	f024 0403 	bic.w	r4, r4, #3
 8009ca4:	42a0      	cmp	r0, r4
 8009ca6:	d0f8      	beq.n	8009c9a <sbrk_aligned+0x22>
 8009ca8:	1a21      	subs	r1, r4, r0
 8009caa:	4628      	mov	r0, r5
 8009cac:	f000 fb90 	bl	800a3d0 <_sbrk_r>
 8009cb0:	3001      	adds	r0, #1
 8009cb2:	d1f2      	bne.n	8009c9a <sbrk_aligned+0x22>
 8009cb4:	e7ef      	b.n	8009c96 <sbrk_aligned+0x1e>
 8009cb6:	bf00      	nop
 8009cb8:	20005d34 	.word	0x20005d34

08009cbc <_malloc_r>:
 8009cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cc0:	1ccd      	adds	r5, r1, #3
 8009cc2:	f025 0503 	bic.w	r5, r5, #3
 8009cc6:	3508      	adds	r5, #8
 8009cc8:	2d0c      	cmp	r5, #12
 8009cca:	bf38      	it	cc
 8009ccc:	250c      	movcc	r5, #12
 8009cce:	2d00      	cmp	r5, #0
 8009cd0:	4606      	mov	r6, r0
 8009cd2:	db01      	blt.n	8009cd8 <_malloc_r+0x1c>
 8009cd4:	42a9      	cmp	r1, r5
 8009cd6:	d904      	bls.n	8009ce2 <_malloc_r+0x26>
 8009cd8:	230c      	movs	r3, #12
 8009cda:	6033      	str	r3, [r6, #0]
 8009cdc:	2000      	movs	r0, #0
 8009cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ce2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009db8 <_malloc_r+0xfc>
 8009ce6:	f000 f869 	bl	8009dbc <__malloc_lock>
 8009cea:	f8d8 3000 	ldr.w	r3, [r8]
 8009cee:	461c      	mov	r4, r3
 8009cf0:	bb44      	cbnz	r4, 8009d44 <_malloc_r+0x88>
 8009cf2:	4629      	mov	r1, r5
 8009cf4:	4630      	mov	r0, r6
 8009cf6:	f7ff ffbf 	bl	8009c78 <sbrk_aligned>
 8009cfa:	1c43      	adds	r3, r0, #1
 8009cfc:	4604      	mov	r4, r0
 8009cfe:	d158      	bne.n	8009db2 <_malloc_r+0xf6>
 8009d00:	f8d8 4000 	ldr.w	r4, [r8]
 8009d04:	4627      	mov	r7, r4
 8009d06:	2f00      	cmp	r7, #0
 8009d08:	d143      	bne.n	8009d92 <_malloc_r+0xd6>
 8009d0a:	2c00      	cmp	r4, #0
 8009d0c:	d04b      	beq.n	8009da6 <_malloc_r+0xea>
 8009d0e:	6823      	ldr	r3, [r4, #0]
 8009d10:	4639      	mov	r1, r7
 8009d12:	4630      	mov	r0, r6
 8009d14:	eb04 0903 	add.w	r9, r4, r3
 8009d18:	f000 fb5a 	bl	800a3d0 <_sbrk_r>
 8009d1c:	4581      	cmp	r9, r0
 8009d1e:	d142      	bne.n	8009da6 <_malloc_r+0xea>
 8009d20:	6821      	ldr	r1, [r4, #0]
 8009d22:	1a6d      	subs	r5, r5, r1
 8009d24:	4629      	mov	r1, r5
 8009d26:	4630      	mov	r0, r6
 8009d28:	f7ff ffa6 	bl	8009c78 <sbrk_aligned>
 8009d2c:	3001      	adds	r0, #1
 8009d2e:	d03a      	beq.n	8009da6 <_malloc_r+0xea>
 8009d30:	6823      	ldr	r3, [r4, #0]
 8009d32:	442b      	add	r3, r5
 8009d34:	6023      	str	r3, [r4, #0]
 8009d36:	f8d8 3000 	ldr.w	r3, [r8]
 8009d3a:	685a      	ldr	r2, [r3, #4]
 8009d3c:	bb62      	cbnz	r2, 8009d98 <_malloc_r+0xdc>
 8009d3e:	f8c8 7000 	str.w	r7, [r8]
 8009d42:	e00f      	b.n	8009d64 <_malloc_r+0xa8>
 8009d44:	6822      	ldr	r2, [r4, #0]
 8009d46:	1b52      	subs	r2, r2, r5
 8009d48:	d420      	bmi.n	8009d8c <_malloc_r+0xd0>
 8009d4a:	2a0b      	cmp	r2, #11
 8009d4c:	d917      	bls.n	8009d7e <_malloc_r+0xc2>
 8009d4e:	1961      	adds	r1, r4, r5
 8009d50:	42a3      	cmp	r3, r4
 8009d52:	6025      	str	r5, [r4, #0]
 8009d54:	bf18      	it	ne
 8009d56:	6059      	strne	r1, [r3, #4]
 8009d58:	6863      	ldr	r3, [r4, #4]
 8009d5a:	bf08      	it	eq
 8009d5c:	f8c8 1000 	streq.w	r1, [r8]
 8009d60:	5162      	str	r2, [r4, r5]
 8009d62:	604b      	str	r3, [r1, #4]
 8009d64:	4630      	mov	r0, r6
 8009d66:	f000 f82f 	bl	8009dc8 <__malloc_unlock>
 8009d6a:	f104 000b 	add.w	r0, r4, #11
 8009d6e:	1d23      	adds	r3, r4, #4
 8009d70:	f020 0007 	bic.w	r0, r0, #7
 8009d74:	1ac2      	subs	r2, r0, r3
 8009d76:	bf1c      	itt	ne
 8009d78:	1a1b      	subne	r3, r3, r0
 8009d7a:	50a3      	strne	r3, [r4, r2]
 8009d7c:	e7af      	b.n	8009cde <_malloc_r+0x22>
 8009d7e:	6862      	ldr	r2, [r4, #4]
 8009d80:	42a3      	cmp	r3, r4
 8009d82:	bf0c      	ite	eq
 8009d84:	f8c8 2000 	streq.w	r2, [r8]
 8009d88:	605a      	strne	r2, [r3, #4]
 8009d8a:	e7eb      	b.n	8009d64 <_malloc_r+0xa8>
 8009d8c:	4623      	mov	r3, r4
 8009d8e:	6864      	ldr	r4, [r4, #4]
 8009d90:	e7ae      	b.n	8009cf0 <_malloc_r+0x34>
 8009d92:	463c      	mov	r4, r7
 8009d94:	687f      	ldr	r7, [r7, #4]
 8009d96:	e7b6      	b.n	8009d06 <_malloc_r+0x4a>
 8009d98:	461a      	mov	r2, r3
 8009d9a:	685b      	ldr	r3, [r3, #4]
 8009d9c:	42a3      	cmp	r3, r4
 8009d9e:	d1fb      	bne.n	8009d98 <_malloc_r+0xdc>
 8009da0:	2300      	movs	r3, #0
 8009da2:	6053      	str	r3, [r2, #4]
 8009da4:	e7de      	b.n	8009d64 <_malloc_r+0xa8>
 8009da6:	230c      	movs	r3, #12
 8009da8:	6033      	str	r3, [r6, #0]
 8009daa:	4630      	mov	r0, r6
 8009dac:	f000 f80c 	bl	8009dc8 <__malloc_unlock>
 8009db0:	e794      	b.n	8009cdc <_malloc_r+0x20>
 8009db2:	6005      	str	r5, [r0, #0]
 8009db4:	e7d6      	b.n	8009d64 <_malloc_r+0xa8>
 8009db6:	bf00      	nop
 8009db8:	20005d38 	.word	0x20005d38

08009dbc <__malloc_lock>:
 8009dbc:	4801      	ldr	r0, [pc, #4]	@ (8009dc4 <__malloc_lock+0x8>)
 8009dbe:	f7ff bf01 	b.w	8009bc4 <__retarget_lock_acquire_recursive>
 8009dc2:	bf00      	nop
 8009dc4:	20005d30 	.word	0x20005d30

08009dc8 <__malloc_unlock>:
 8009dc8:	4801      	ldr	r0, [pc, #4]	@ (8009dd0 <__malloc_unlock+0x8>)
 8009dca:	f7ff befc 	b.w	8009bc6 <__retarget_lock_release_recursive>
 8009dce:	bf00      	nop
 8009dd0:	20005d30 	.word	0x20005d30

08009dd4 <__ssputs_r>:
 8009dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dd8:	688e      	ldr	r6, [r1, #8]
 8009dda:	461f      	mov	r7, r3
 8009ddc:	42be      	cmp	r6, r7
 8009dde:	680b      	ldr	r3, [r1, #0]
 8009de0:	4682      	mov	sl, r0
 8009de2:	460c      	mov	r4, r1
 8009de4:	4690      	mov	r8, r2
 8009de6:	d82d      	bhi.n	8009e44 <__ssputs_r+0x70>
 8009de8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009dec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009df0:	d026      	beq.n	8009e40 <__ssputs_r+0x6c>
 8009df2:	6965      	ldr	r5, [r4, #20]
 8009df4:	6909      	ldr	r1, [r1, #16]
 8009df6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009dfa:	eba3 0901 	sub.w	r9, r3, r1
 8009dfe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e02:	1c7b      	adds	r3, r7, #1
 8009e04:	444b      	add	r3, r9
 8009e06:	106d      	asrs	r5, r5, #1
 8009e08:	429d      	cmp	r5, r3
 8009e0a:	bf38      	it	cc
 8009e0c:	461d      	movcc	r5, r3
 8009e0e:	0553      	lsls	r3, r2, #21
 8009e10:	d527      	bpl.n	8009e62 <__ssputs_r+0x8e>
 8009e12:	4629      	mov	r1, r5
 8009e14:	f7ff ff52 	bl	8009cbc <_malloc_r>
 8009e18:	4606      	mov	r6, r0
 8009e1a:	b360      	cbz	r0, 8009e76 <__ssputs_r+0xa2>
 8009e1c:	6921      	ldr	r1, [r4, #16]
 8009e1e:	464a      	mov	r2, r9
 8009e20:	f7ff fed2 	bl	8009bc8 <memcpy>
 8009e24:	89a3      	ldrh	r3, [r4, #12]
 8009e26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009e2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e2e:	81a3      	strh	r3, [r4, #12]
 8009e30:	6126      	str	r6, [r4, #16]
 8009e32:	6165      	str	r5, [r4, #20]
 8009e34:	444e      	add	r6, r9
 8009e36:	eba5 0509 	sub.w	r5, r5, r9
 8009e3a:	6026      	str	r6, [r4, #0]
 8009e3c:	60a5      	str	r5, [r4, #8]
 8009e3e:	463e      	mov	r6, r7
 8009e40:	42be      	cmp	r6, r7
 8009e42:	d900      	bls.n	8009e46 <__ssputs_r+0x72>
 8009e44:	463e      	mov	r6, r7
 8009e46:	6820      	ldr	r0, [r4, #0]
 8009e48:	4632      	mov	r2, r6
 8009e4a:	4641      	mov	r1, r8
 8009e4c:	f000 faa6 	bl	800a39c <memmove>
 8009e50:	68a3      	ldr	r3, [r4, #8]
 8009e52:	1b9b      	subs	r3, r3, r6
 8009e54:	60a3      	str	r3, [r4, #8]
 8009e56:	6823      	ldr	r3, [r4, #0]
 8009e58:	4433      	add	r3, r6
 8009e5a:	6023      	str	r3, [r4, #0]
 8009e5c:	2000      	movs	r0, #0
 8009e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e62:	462a      	mov	r2, r5
 8009e64:	f000 fac4 	bl	800a3f0 <_realloc_r>
 8009e68:	4606      	mov	r6, r0
 8009e6a:	2800      	cmp	r0, #0
 8009e6c:	d1e0      	bne.n	8009e30 <__ssputs_r+0x5c>
 8009e6e:	6921      	ldr	r1, [r4, #16]
 8009e70:	4650      	mov	r0, sl
 8009e72:	f7ff feb7 	bl	8009be4 <_free_r>
 8009e76:	230c      	movs	r3, #12
 8009e78:	f8ca 3000 	str.w	r3, [sl]
 8009e7c:	89a3      	ldrh	r3, [r4, #12]
 8009e7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e82:	81a3      	strh	r3, [r4, #12]
 8009e84:	f04f 30ff 	mov.w	r0, #4294967295
 8009e88:	e7e9      	b.n	8009e5e <__ssputs_r+0x8a>
	...

08009e8c <_svfiprintf_r>:
 8009e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e90:	4698      	mov	r8, r3
 8009e92:	898b      	ldrh	r3, [r1, #12]
 8009e94:	061b      	lsls	r3, r3, #24
 8009e96:	b09d      	sub	sp, #116	@ 0x74
 8009e98:	4607      	mov	r7, r0
 8009e9a:	460d      	mov	r5, r1
 8009e9c:	4614      	mov	r4, r2
 8009e9e:	d510      	bpl.n	8009ec2 <_svfiprintf_r+0x36>
 8009ea0:	690b      	ldr	r3, [r1, #16]
 8009ea2:	b973      	cbnz	r3, 8009ec2 <_svfiprintf_r+0x36>
 8009ea4:	2140      	movs	r1, #64	@ 0x40
 8009ea6:	f7ff ff09 	bl	8009cbc <_malloc_r>
 8009eaa:	6028      	str	r0, [r5, #0]
 8009eac:	6128      	str	r0, [r5, #16]
 8009eae:	b930      	cbnz	r0, 8009ebe <_svfiprintf_r+0x32>
 8009eb0:	230c      	movs	r3, #12
 8009eb2:	603b      	str	r3, [r7, #0]
 8009eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8009eb8:	b01d      	add	sp, #116	@ 0x74
 8009eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ebe:	2340      	movs	r3, #64	@ 0x40
 8009ec0:	616b      	str	r3, [r5, #20]
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ec6:	2320      	movs	r3, #32
 8009ec8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ecc:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ed0:	2330      	movs	r3, #48	@ 0x30
 8009ed2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a070 <_svfiprintf_r+0x1e4>
 8009ed6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009eda:	f04f 0901 	mov.w	r9, #1
 8009ede:	4623      	mov	r3, r4
 8009ee0:	469a      	mov	sl, r3
 8009ee2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ee6:	b10a      	cbz	r2, 8009eec <_svfiprintf_r+0x60>
 8009ee8:	2a25      	cmp	r2, #37	@ 0x25
 8009eea:	d1f9      	bne.n	8009ee0 <_svfiprintf_r+0x54>
 8009eec:	ebba 0b04 	subs.w	fp, sl, r4
 8009ef0:	d00b      	beq.n	8009f0a <_svfiprintf_r+0x7e>
 8009ef2:	465b      	mov	r3, fp
 8009ef4:	4622      	mov	r2, r4
 8009ef6:	4629      	mov	r1, r5
 8009ef8:	4638      	mov	r0, r7
 8009efa:	f7ff ff6b 	bl	8009dd4 <__ssputs_r>
 8009efe:	3001      	adds	r0, #1
 8009f00:	f000 80a7 	beq.w	800a052 <_svfiprintf_r+0x1c6>
 8009f04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f06:	445a      	add	r2, fp
 8009f08:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f0a:	f89a 3000 	ldrb.w	r3, [sl]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	f000 809f 	beq.w	800a052 <_svfiprintf_r+0x1c6>
 8009f14:	2300      	movs	r3, #0
 8009f16:	f04f 32ff 	mov.w	r2, #4294967295
 8009f1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f1e:	f10a 0a01 	add.w	sl, sl, #1
 8009f22:	9304      	str	r3, [sp, #16]
 8009f24:	9307      	str	r3, [sp, #28]
 8009f26:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f2a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f2c:	4654      	mov	r4, sl
 8009f2e:	2205      	movs	r2, #5
 8009f30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f34:	484e      	ldr	r0, [pc, #312]	@ (800a070 <_svfiprintf_r+0x1e4>)
 8009f36:	f7f6 f973 	bl	8000220 <memchr>
 8009f3a:	9a04      	ldr	r2, [sp, #16]
 8009f3c:	b9d8      	cbnz	r0, 8009f76 <_svfiprintf_r+0xea>
 8009f3e:	06d0      	lsls	r0, r2, #27
 8009f40:	bf44      	itt	mi
 8009f42:	2320      	movmi	r3, #32
 8009f44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f48:	0711      	lsls	r1, r2, #28
 8009f4a:	bf44      	itt	mi
 8009f4c:	232b      	movmi	r3, #43	@ 0x2b
 8009f4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f52:	f89a 3000 	ldrb.w	r3, [sl]
 8009f56:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f58:	d015      	beq.n	8009f86 <_svfiprintf_r+0xfa>
 8009f5a:	9a07      	ldr	r2, [sp, #28]
 8009f5c:	4654      	mov	r4, sl
 8009f5e:	2000      	movs	r0, #0
 8009f60:	f04f 0c0a 	mov.w	ip, #10
 8009f64:	4621      	mov	r1, r4
 8009f66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f6a:	3b30      	subs	r3, #48	@ 0x30
 8009f6c:	2b09      	cmp	r3, #9
 8009f6e:	d94b      	bls.n	800a008 <_svfiprintf_r+0x17c>
 8009f70:	b1b0      	cbz	r0, 8009fa0 <_svfiprintf_r+0x114>
 8009f72:	9207      	str	r2, [sp, #28]
 8009f74:	e014      	b.n	8009fa0 <_svfiprintf_r+0x114>
 8009f76:	eba0 0308 	sub.w	r3, r0, r8
 8009f7a:	fa09 f303 	lsl.w	r3, r9, r3
 8009f7e:	4313      	orrs	r3, r2
 8009f80:	9304      	str	r3, [sp, #16]
 8009f82:	46a2      	mov	sl, r4
 8009f84:	e7d2      	b.n	8009f2c <_svfiprintf_r+0xa0>
 8009f86:	9b03      	ldr	r3, [sp, #12]
 8009f88:	1d19      	adds	r1, r3, #4
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	9103      	str	r1, [sp, #12]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	bfbb      	ittet	lt
 8009f92:	425b      	neglt	r3, r3
 8009f94:	f042 0202 	orrlt.w	r2, r2, #2
 8009f98:	9307      	strge	r3, [sp, #28]
 8009f9a:	9307      	strlt	r3, [sp, #28]
 8009f9c:	bfb8      	it	lt
 8009f9e:	9204      	strlt	r2, [sp, #16]
 8009fa0:	7823      	ldrb	r3, [r4, #0]
 8009fa2:	2b2e      	cmp	r3, #46	@ 0x2e
 8009fa4:	d10a      	bne.n	8009fbc <_svfiprintf_r+0x130>
 8009fa6:	7863      	ldrb	r3, [r4, #1]
 8009fa8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009faa:	d132      	bne.n	800a012 <_svfiprintf_r+0x186>
 8009fac:	9b03      	ldr	r3, [sp, #12]
 8009fae:	1d1a      	adds	r2, r3, #4
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	9203      	str	r2, [sp, #12]
 8009fb4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009fb8:	3402      	adds	r4, #2
 8009fba:	9305      	str	r3, [sp, #20]
 8009fbc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a080 <_svfiprintf_r+0x1f4>
 8009fc0:	7821      	ldrb	r1, [r4, #0]
 8009fc2:	2203      	movs	r2, #3
 8009fc4:	4650      	mov	r0, sl
 8009fc6:	f7f6 f92b 	bl	8000220 <memchr>
 8009fca:	b138      	cbz	r0, 8009fdc <_svfiprintf_r+0x150>
 8009fcc:	9b04      	ldr	r3, [sp, #16]
 8009fce:	eba0 000a 	sub.w	r0, r0, sl
 8009fd2:	2240      	movs	r2, #64	@ 0x40
 8009fd4:	4082      	lsls	r2, r0
 8009fd6:	4313      	orrs	r3, r2
 8009fd8:	3401      	adds	r4, #1
 8009fda:	9304      	str	r3, [sp, #16]
 8009fdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fe0:	4824      	ldr	r0, [pc, #144]	@ (800a074 <_svfiprintf_r+0x1e8>)
 8009fe2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009fe6:	2206      	movs	r2, #6
 8009fe8:	f7f6 f91a 	bl	8000220 <memchr>
 8009fec:	2800      	cmp	r0, #0
 8009fee:	d036      	beq.n	800a05e <_svfiprintf_r+0x1d2>
 8009ff0:	4b21      	ldr	r3, [pc, #132]	@ (800a078 <_svfiprintf_r+0x1ec>)
 8009ff2:	bb1b      	cbnz	r3, 800a03c <_svfiprintf_r+0x1b0>
 8009ff4:	9b03      	ldr	r3, [sp, #12]
 8009ff6:	3307      	adds	r3, #7
 8009ff8:	f023 0307 	bic.w	r3, r3, #7
 8009ffc:	3308      	adds	r3, #8
 8009ffe:	9303      	str	r3, [sp, #12]
 800a000:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a002:	4433      	add	r3, r6
 800a004:	9309      	str	r3, [sp, #36]	@ 0x24
 800a006:	e76a      	b.n	8009ede <_svfiprintf_r+0x52>
 800a008:	fb0c 3202 	mla	r2, ip, r2, r3
 800a00c:	460c      	mov	r4, r1
 800a00e:	2001      	movs	r0, #1
 800a010:	e7a8      	b.n	8009f64 <_svfiprintf_r+0xd8>
 800a012:	2300      	movs	r3, #0
 800a014:	3401      	adds	r4, #1
 800a016:	9305      	str	r3, [sp, #20]
 800a018:	4619      	mov	r1, r3
 800a01a:	f04f 0c0a 	mov.w	ip, #10
 800a01e:	4620      	mov	r0, r4
 800a020:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a024:	3a30      	subs	r2, #48	@ 0x30
 800a026:	2a09      	cmp	r2, #9
 800a028:	d903      	bls.n	800a032 <_svfiprintf_r+0x1a6>
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d0c6      	beq.n	8009fbc <_svfiprintf_r+0x130>
 800a02e:	9105      	str	r1, [sp, #20]
 800a030:	e7c4      	b.n	8009fbc <_svfiprintf_r+0x130>
 800a032:	fb0c 2101 	mla	r1, ip, r1, r2
 800a036:	4604      	mov	r4, r0
 800a038:	2301      	movs	r3, #1
 800a03a:	e7f0      	b.n	800a01e <_svfiprintf_r+0x192>
 800a03c:	ab03      	add	r3, sp, #12
 800a03e:	9300      	str	r3, [sp, #0]
 800a040:	462a      	mov	r2, r5
 800a042:	4b0e      	ldr	r3, [pc, #56]	@ (800a07c <_svfiprintf_r+0x1f0>)
 800a044:	a904      	add	r1, sp, #16
 800a046:	4638      	mov	r0, r7
 800a048:	f3af 8000 	nop.w
 800a04c:	1c42      	adds	r2, r0, #1
 800a04e:	4606      	mov	r6, r0
 800a050:	d1d6      	bne.n	800a000 <_svfiprintf_r+0x174>
 800a052:	89ab      	ldrh	r3, [r5, #12]
 800a054:	065b      	lsls	r3, r3, #25
 800a056:	f53f af2d 	bmi.w	8009eb4 <_svfiprintf_r+0x28>
 800a05a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a05c:	e72c      	b.n	8009eb8 <_svfiprintf_r+0x2c>
 800a05e:	ab03      	add	r3, sp, #12
 800a060:	9300      	str	r3, [sp, #0]
 800a062:	462a      	mov	r2, r5
 800a064:	4b05      	ldr	r3, [pc, #20]	@ (800a07c <_svfiprintf_r+0x1f0>)
 800a066:	a904      	add	r1, sp, #16
 800a068:	4638      	mov	r0, r7
 800a06a:	f000 f879 	bl	800a160 <_printf_i>
 800a06e:	e7ed      	b.n	800a04c <_svfiprintf_r+0x1c0>
 800a070:	0800a5cc 	.word	0x0800a5cc
 800a074:	0800a5d6 	.word	0x0800a5d6
 800a078:	00000000 	.word	0x00000000
 800a07c:	08009dd5 	.word	0x08009dd5
 800a080:	0800a5d2 	.word	0x0800a5d2

0800a084 <_printf_common>:
 800a084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a088:	4616      	mov	r6, r2
 800a08a:	4698      	mov	r8, r3
 800a08c:	688a      	ldr	r2, [r1, #8]
 800a08e:	690b      	ldr	r3, [r1, #16]
 800a090:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a094:	4293      	cmp	r3, r2
 800a096:	bfb8      	it	lt
 800a098:	4613      	movlt	r3, r2
 800a09a:	6033      	str	r3, [r6, #0]
 800a09c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a0a0:	4607      	mov	r7, r0
 800a0a2:	460c      	mov	r4, r1
 800a0a4:	b10a      	cbz	r2, 800a0aa <_printf_common+0x26>
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	6033      	str	r3, [r6, #0]
 800a0aa:	6823      	ldr	r3, [r4, #0]
 800a0ac:	0699      	lsls	r1, r3, #26
 800a0ae:	bf42      	ittt	mi
 800a0b0:	6833      	ldrmi	r3, [r6, #0]
 800a0b2:	3302      	addmi	r3, #2
 800a0b4:	6033      	strmi	r3, [r6, #0]
 800a0b6:	6825      	ldr	r5, [r4, #0]
 800a0b8:	f015 0506 	ands.w	r5, r5, #6
 800a0bc:	d106      	bne.n	800a0cc <_printf_common+0x48>
 800a0be:	f104 0a19 	add.w	sl, r4, #25
 800a0c2:	68e3      	ldr	r3, [r4, #12]
 800a0c4:	6832      	ldr	r2, [r6, #0]
 800a0c6:	1a9b      	subs	r3, r3, r2
 800a0c8:	42ab      	cmp	r3, r5
 800a0ca:	dc26      	bgt.n	800a11a <_printf_common+0x96>
 800a0cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a0d0:	6822      	ldr	r2, [r4, #0]
 800a0d2:	3b00      	subs	r3, #0
 800a0d4:	bf18      	it	ne
 800a0d6:	2301      	movne	r3, #1
 800a0d8:	0692      	lsls	r2, r2, #26
 800a0da:	d42b      	bmi.n	800a134 <_printf_common+0xb0>
 800a0dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a0e0:	4641      	mov	r1, r8
 800a0e2:	4638      	mov	r0, r7
 800a0e4:	47c8      	blx	r9
 800a0e6:	3001      	adds	r0, #1
 800a0e8:	d01e      	beq.n	800a128 <_printf_common+0xa4>
 800a0ea:	6823      	ldr	r3, [r4, #0]
 800a0ec:	6922      	ldr	r2, [r4, #16]
 800a0ee:	f003 0306 	and.w	r3, r3, #6
 800a0f2:	2b04      	cmp	r3, #4
 800a0f4:	bf02      	ittt	eq
 800a0f6:	68e5      	ldreq	r5, [r4, #12]
 800a0f8:	6833      	ldreq	r3, [r6, #0]
 800a0fa:	1aed      	subeq	r5, r5, r3
 800a0fc:	68a3      	ldr	r3, [r4, #8]
 800a0fe:	bf0c      	ite	eq
 800a100:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a104:	2500      	movne	r5, #0
 800a106:	4293      	cmp	r3, r2
 800a108:	bfc4      	itt	gt
 800a10a:	1a9b      	subgt	r3, r3, r2
 800a10c:	18ed      	addgt	r5, r5, r3
 800a10e:	2600      	movs	r6, #0
 800a110:	341a      	adds	r4, #26
 800a112:	42b5      	cmp	r5, r6
 800a114:	d11a      	bne.n	800a14c <_printf_common+0xc8>
 800a116:	2000      	movs	r0, #0
 800a118:	e008      	b.n	800a12c <_printf_common+0xa8>
 800a11a:	2301      	movs	r3, #1
 800a11c:	4652      	mov	r2, sl
 800a11e:	4641      	mov	r1, r8
 800a120:	4638      	mov	r0, r7
 800a122:	47c8      	blx	r9
 800a124:	3001      	adds	r0, #1
 800a126:	d103      	bne.n	800a130 <_printf_common+0xac>
 800a128:	f04f 30ff 	mov.w	r0, #4294967295
 800a12c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a130:	3501      	adds	r5, #1
 800a132:	e7c6      	b.n	800a0c2 <_printf_common+0x3e>
 800a134:	18e1      	adds	r1, r4, r3
 800a136:	1c5a      	adds	r2, r3, #1
 800a138:	2030      	movs	r0, #48	@ 0x30
 800a13a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a13e:	4422      	add	r2, r4
 800a140:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a144:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a148:	3302      	adds	r3, #2
 800a14a:	e7c7      	b.n	800a0dc <_printf_common+0x58>
 800a14c:	2301      	movs	r3, #1
 800a14e:	4622      	mov	r2, r4
 800a150:	4641      	mov	r1, r8
 800a152:	4638      	mov	r0, r7
 800a154:	47c8      	blx	r9
 800a156:	3001      	adds	r0, #1
 800a158:	d0e6      	beq.n	800a128 <_printf_common+0xa4>
 800a15a:	3601      	adds	r6, #1
 800a15c:	e7d9      	b.n	800a112 <_printf_common+0x8e>
	...

0800a160 <_printf_i>:
 800a160:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a164:	7e0f      	ldrb	r7, [r1, #24]
 800a166:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a168:	2f78      	cmp	r7, #120	@ 0x78
 800a16a:	4691      	mov	r9, r2
 800a16c:	4680      	mov	r8, r0
 800a16e:	460c      	mov	r4, r1
 800a170:	469a      	mov	sl, r3
 800a172:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a176:	d807      	bhi.n	800a188 <_printf_i+0x28>
 800a178:	2f62      	cmp	r7, #98	@ 0x62
 800a17a:	d80a      	bhi.n	800a192 <_printf_i+0x32>
 800a17c:	2f00      	cmp	r7, #0
 800a17e:	f000 80d1 	beq.w	800a324 <_printf_i+0x1c4>
 800a182:	2f58      	cmp	r7, #88	@ 0x58
 800a184:	f000 80b8 	beq.w	800a2f8 <_printf_i+0x198>
 800a188:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a18c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a190:	e03a      	b.n	800a208 <_printf_i+0xa8>
 800a192:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a196:	2b15      	cmp	r3, #21
 800a198:	d8f6      	bhi.n	800a188 <_printf_i+0x28>
 800a19a:	a101      	add	r1, pc, #4	@ (adr r1, 800a1a0 <_printf_i+0x40>)
 800a19c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a1a0:	0800a1f9 	.word	0x0800a1f9
 800a1a4:	0800a20d 	.word	0x0800a20d
 800a1a8:	0800a189 	.word	0x0800a189
 800a1ac:	0800a189 	.word	0x0800a189
 800a1b0:	0800a189 	.word	0x0800a189
 800a1b4:	0800a189 	.word	0x0800a189
 800a1b8:	0800a20d 	.word	0x0800a20d
 800a1bc:	0800a189 	.word	0x0800a189
 800a1c0:	0800a189 	.word	0x0800a189
 800a1c4:	0800a189 	.word	0x0800a189
 800a1c8:	0800a189 	.word	0x0800a189
 800a1cc:	0800a30b 	.word	0x0800a30b
 800a1d0:	0800a237 	.word	0x0800a237
 800a1d4:	0800a2c5 	.word	0x0800a2c5
 800a1d8:	0800a189 	.word	0x0800a189
 800a1dc:	0800a189 	.word	0x0800a189
 800a1e0:	0800a32d 	.word	0x0800a32d
 800a1e4:	0800a189 	.word	0x0800a189
 800a1e8:	0800a237 	.word	0x0800a237
 800a1ec:	0800a189 	.word	0x0800a189
 800a1f0:	0800a189 	.word	0x0800a189
 800a1f4:	0800a2cd 	.word	0x0800a2cd
 800a1f8:	6833      	ldr	r3, [r6, #0]
 800a1fa:	1d1a      	adds	r2, r3, #4
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	6032      	str	r2, [r6, #0]
 800a200:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a204:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a208:	2301      	movs	r3, #1
 800a20a:	e09c      	b.n	800a346 <_printf_i+0x1e6>
 800a20c:	6833      	ldr	r3, [r6, #0]
 800a20e:	6820      	ldr	r0, [r4, #0]
 800a210:	1d19      	adds	r1, r3, #4
 800a212:	6031      	str	r1, [r6, #0]
 800a214:	0606      	lsls	r6, r0, #24
 800a216:	d501      	bpl.n	800a21c <_printf_i+0xbc>
 800a218:	681d      	ldr	r5, [r3, #0]
 800a21a:	e003      	b.n	800a224 <_printf_i+0xc4>
 800a21c:	0645      	lsls	r5, r0, #25
 800a21e:	d5fb      	bpl.n	800a218 <_printf_i+0xb8>
 800a220:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a224:	2d00      	cmp	r5, #0
 800a226:	da03      	bge.n	800a230 <_printf_i+0xd0>
 800a228:	232d      	movs	r3, #45	@ 0x2d
 800a22a:	426d      	negs	r5, r5
 800a22c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a230:	4858      	ldr	r0, [pc, #352]	@ (800a394 <_printf_i+0x234>)
 800a232:	230a      	movs	r3, #10
 800a234:	e011      	b.n	800a25a <_printf_i+0xfa>
 800a236:	6821      	ldr	r1, [r4, #0]
 800a238:	6833      	ldr	r3, [r6, #0]
 800a23a:	0608      	lsls	r0, r1, #24
 800a23c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a240:	d402      	bmi.n	800a248 <_printf_i+0xe8>
 800a242:	0649      	lsls	r1, r1, #25
 800a244:	bf48      	it	mi
 800a246:	b2ad      	uxthmi	r5, r5
 800a248:	2f6f      	cmp	r7, #111	@ 0x6f
 800a24a:	4852      	ldr	r0, [pc, #328]	@ (800a394 <_printf_i+0x234>)
 800a24c:	6033      	str	r3, [r6, #0]
 800a24e:	bf14      	ite	ne
 800a250:	230a      	movne	r3, #10
 800a252:	2308      	moveq	r3, #8
 800a254:	2100      	movs	r1, #0
 800a256:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a25a:	6866      	ldr	r6, [r4, #4]
 800a25c:	60a6      	str	r6, [r4, #8]
 800a25e:	2e00      	cmp	r6, #0
 800a260:	db05      	blt.n	800a26e <_printf_i+0x10e>
 800a262:	6821      	ldr	r1, [r4, #0]
 800a264:	432e      	orrs	r6, r5
 800a266:	f021 0104 	bic.w	r1, r1, #4
 800a26a:	6021      	str	r1, [r4, #0]
 800a26c:	d04b      	beq.n	800a306 <_printf_i+0x1a6>
 800a26e:	4616      	mov	r6, r2
 800a270:	fbb5 f1f3 	udiv	r1, r5, r3
 800a274:	fb03 5711 	mls	r7, r3, r1, r5
 800a278:	5dc7      	ldrb	r7, [r0, r7]
 800a27a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a27e:	462f      	mov	r7, r5
 800a280:	42bb      	cmp	r3, r7
 800a282:	460d      	mov	r5, r1
 800a284:	d9f4      	bls.n	800a270 <_printf_i+0x110>
 800a286:	2b08      	cmp	r3, #8
 800a288:	d10b      	bne.n	800a2a2 <_printf_i+0x142>
 800a28a:	6823      	ldr	r3, [r4, #0]
 800a28c:	07df      	lsls	r7, r3, #31
 800a28e:	d508      	bpl.n	800a2a2 <_printf_i+0x142>
 800a290:	6923      	ldr	r3, [r4, #16]
 800a292:	6861      	ldr	r1, [r4, #4]
 800a294:	4299      	cmp	r1, r3
 800a296:	bfde      	ittt	le
 800a298:	2330      	movle	r3, #48	@ 0x30
 800a29a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a29e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a2a2:	1b92      	subs	r2, r2, r6
 800a2a4:	6122      	str	r2, [r4, #16]
 800a2a6:	f8cd a000 	str.w	sl, [sp]
 800a2aa:	464b      	mov	r3, r9
 800a2ac:	aa03      	add	r2, sp, #12
 800a2ae:	4621      	mov	r1, r4
 800a2b0:	4640      	mov	r0, r8
 800a2b2:	f7ff fee7 	bl	800a084 <_printf_common>
 800a2b6:	3001      	adds	r0, #1
 800a2b8:	d14a      	bne.n	800a350 <_printf_i+0x1f0>
 800a2ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a2be:	b004      	add	sp, #16
 800a2c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2c4:	6823      	ldr	r3, [r4, #0]
 800a2c6:	f043 0320 	orr.w	r3, r3, #32
 800a2ca:	6023      	str	r3, [r4, #0]
 800a2cc:	4832      	ldr	r0, [pc, #200]	@ (800a398 <_printf_i+0x238>)
 800a2ce:	2778      	movs	r7, #120	@ 0x78
 800a2d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a2d4:	6823      	ldr	r3, [r4, #0]
 800a2d6:	6831      	ldr	r1, [r6, #0]
 800a2d8:	061f      	lsls	r7, r3, #24
 800a2da:	f851 5b04 	ldr.w	r5, [r1], #4
 800a2de:	d402      	bmi.n	800a2e6 <_printf_i+0x186>
 800a2e0:	065f      	lsls	r7, r3, #25
 800a2e2:	bf48      	it	mi
 800a2e4:	b2ad      	uxthmi	r5, r5
 800a2e6:	6031      	str	r1, [r6, #0]
 800a2e8:	07d9      	lsls	r1, r3, #31
 800a2ea:	bf44      	itt	mi
 800a2ec:	f043 0320 	orrmi.w	r3, r3, #32
 800a2f0:	6023      	strmi	r3, [r4, #0]
 800a2f2:	b11d      	cbz	r5, 800a2fc <_printf_i+0x19c>
 800a2f4:	2310      	movs	r3, #16
 800a2f6:	e7ad      	b.n	800a254 <_printf_i+0xf4>
 800a2f8:	4826      	ldr	r0, [pc, #152]	@ (800a394 <_printf_i+0x234>)
 800a2fa:	e7e9      	b.n	800a2d0 <_printf_i+0x170>
 800a2fc:	6823      	ldr	r3, [r4, #0]
 800a2fe:	f023 0320 	bic.w	r3, r3, #32
 800a302:	6023      	str	r3, [r4, #0]
 800a304:	e7f6      	b.n	800a2f4 <_printf_i+0x194>
 800a306:	4616      	mov	r6, r2
 800a308:	e7bd      	b.n	800a286 <_printf_i+0x126>
 800a30a:	6833      	ldr	r3, [r6, #0]
 800a30c:	6825      	ldr	r5, [r4, #0]
 800a30e:	6961      	ldr	r1, [r4, #20]
 800a310:	1d18      	adds	r0, r3, #4
 800a312:	6030      	str	r0, [r6, #0]
 800a314:	062e      	lsls	r6, r5, #24
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	d501      	bpl.n	800a31e <_printf_i+0x1be>
 800a31a:	6019      	str	r1, [r3, #0]
 800a31c:	e002      	b.n	800a324 <_printf_i+0x1c4>
 800a31e:	0668      	lsls	r0, r5, #25
 800a320:	d5fb      	bpl.n	800a31a <_printf_i+0x1ba>
 800a322:	8019      	strh	r1, [r3, #0]
 800a324:	2300      	movs	r3, #0
 800a326:	6123      	str	r3, [r4, #16]
 800a328:	4616      	mov	r6, r2
 800a32a:	e7bc      	b.n	800a2a6 <_printf_i+0x146>
 800a32c:	6833      	ldr	r3, [r6, #0]
 800a32e:	1d1a      	adds	r2, r3, #4
 800a330:	6032      	str	r2, [r6, #0]
 800a332:	681e      	ldr	r6, [r3, #0]
 800a334:	6862      	ldr	r2, [r4, #4]
 800a336:	2100      	movs	r1, #0
 800a338:	4630      	mov	r0, r6
 800a33a:	f7f5 ff71 	bl	8000220 <memchr>
 800a33e:	b108      	cbz	r0, 800a344 <_printf_i+0x1e4>
 800a340:	1b80      	subs	r0, r0, r6
 800a342:	6060      	str	r0, [r4, #4]
 800a344:	6863      	ldr	r3, [r4, #4]
 800a346:	6123      	str	r3, [r4, #16]
 800a348:	2300      	movs	r3, #0
 800a34a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a34e:	e7aa      	b.n	800a2a6 <_printf_i+0x146>
 800a350:	6923      	ldr	r3, [r4, #16]
 800a352:	4632      	mov	r2, r6
 800a354:	4649      	mov	r1, r9
 800a356:	4640      	mov	r0, r8
 800a358:	47d0      	blx	sl
 800a35a:	3001      	adds	r0, #1
 800a35c:	d0ad      	beq.n	800a2ba <_printf_i+0x15a>
 800a35e:	6823      	ldr	r3, [r4, #0]
 800a360:	079b      	lsls	r3, r3, #30
 800a362:	d413      	bmi.n	800a38c <_printf_i+0x22c>
 800a364:	68e0      	ldr	r0, [r4, #12]
 800a366:	9b03      	ldr	r3, [sp, #12]
 800a368:	4298      	cmp	r0, r3
 800a36a:	bfb8      	it	lt
 800a36c:	4618      	movlt	r0, r3
 800a36e:	e7a6      	b.n	800a2be <_printf_i+0x15e>
 800a370:	2301      	movs	r3, #1
 800a372:	4632      	mov	r2, r6
 800a374:	4649      	mov	r1, r9
 800a376:	4640      	mov	r0, r8
 800a378:	47d0      	blx	sl
 800a37a:	3001      	adds	r0, #1
 800a37c:	d09d      	beq.n	800a2ba <_printf_i+0x15a>
 800a37e:	3501      	adds	r5, #1
 800a380:	68e3      	ldr	r3, [r4, #12]
 800a382:	9903      	ldr	r1, [sp, #12]
 800a384:	1a5b      	subs	r3, r3, r1
 800a386:	42ab      	cmp	r3, r5
 800a388:	dcf2      	bgt.n	800a370 <_printf_i+0x210>
 800a38a:	e7eb      	b.n	800a364 <_printf_i+0x204>
 800a38c:	2500      	movs	r5, #0
 800a38e:	f104 0619 	add.w	r6, r4, #25
 800a392:	e7f5      	b.n	800a380 <_printf_i+0x220>
 800a394:	0800a5dd 	.word	0x0800a5dd
 800a398:	0800a5ee 	.word	0x0800a5ee

0800a39c <memmove>:
 800a39c:	4288      	cmp	r0, r1
 800a39e:	b510      	push	{r4, lr}
 800a3a0:	eb01 0402 	add.w	r4, r1, r2
 800a3a4:	d902      	bls.n	800a3ac <memmove+0x10>
 800a3a6:	4284      	cmp	r4, r0
 800a3a8:	4623      	mov	r3, r4
 800a3aa:	d807      	bhi.n	800a3bc <memmove+0x20>
 800a3ac:	1e43      	subs	r3, r0, #1
 800a3ae:	42a1      	cmp	r1, r4
 800a3b0:	d008      	beq.n	800a3c4 <memmove+0x28>
 800a3b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a3b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a3ba:	e7f8      	b.n	800a3ae <memmove+0x12>
 800a3bc:	4402      	add	r2, r0
 800a3be:	4601      	mov	r1, r0
 800a3c0:	428a      	cmp	r2, r1
 800a3c2:	d100      	bne.n	800a3c6 <memmove+0x2a>
 800a3c4:	bd10      	pop	{r4, pc}
 800a3c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a3ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a3ce:	e7f7      	b.n	800a3c0 <memmove+0x24>

0800a3d0 <_sbrk_r>:
 800a3d0:	b538      	push	{r3, r4, r5, lr}
 800a3d2:	4d06      	ldr	r5, [pc, #24]	@ (800a3ec <_sbrk_r+0x1c>)
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	4604      	mov	r4, r0
 800a3d8:	4608      	mov	r0, r1
 800a3da:	602b      	str	r3, [r5, #0]
 800a3dc:	f7f8 f956 	bl	800268c <_sbrk>
 800a3e0:	1c43      	adds	r3, r0, #1
 800a3e2:	d102      	bne.n	800a3ea <_sbrk_r+0x1a>
 800a3e4:	682b      	ldr	r3, [r5, #0]
 800a3e6:	b103      	cbz	r3, 800a3ea <_sbrk_r+0x1a>
 800a3e8:	6023      	str	r3, [r4, #0]
 800a3ea:	bd38      	pop	{r3, r4, r5, pc}
 800a3ec:	20005d2c 	.word	0x20005d2c

0800a3f0 <_realloc_r>:
 800a3f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3f4:	4607      	mov	r7, r0
 800a3f6:	4614      	mov	r4, r2
 800a3f8:	460d      	mov	r5, r1
 800a3fa:	b921      	cbnz	r1, 800a406 <_realloc_r+0x16>
 800a3fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a400:	4611      	mov	r1, r2
 800a402:	f7ff bc5b 	b.w	8009cbc <_malloc_r>
 800a406:	b92a      	cbnz	r2, 800a414 <_realloc_r+0x24>
 800a408:	f7ff fbec 	bl	8009be4 <_free_r>
 800a40c:	4625      	mov	r5, r4
 800a40e:	4628      	mov	r0, r5
 800a410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a414:	f000 f81a 	bl	800a44c <_malloc_usable_size_r>
 800a418:	4284      	cmp	r4, r0
 800a41a:	4606      	mov	r6, r0
 800a41c:	d802      	bhi.n	800a424 <_realloc_r+0x34>
 800a41e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a422:	d8f4      	bhi.n	800a40e <_realloc_r+0x1e>
 800a424:	4621      	mov	r1, r4
 800a426:	4638      	mov	r0, r7
 800a428:	f7ff fc48 	bl	8009cbc <_malloc_r>
 800a42c:	4680      	mov	r8, r0
 800a42e:	b908      	cbnz	r0, 800a434 <_realloc_r+0x44>
 800a430:	4645      	mov	r5, r8
 800a432:	e7ec      	b.n	800a40e <_realloc_r+0x1e>
 800a434:	42b4      	cmp	r4, r6
 800a436:	4622      	mov	r2, r4
 800a438:	4629      	mov	r1, r5
 800a43a:	bf28      	it	cs
 800a43c:	4632      	movcs	r2, r6
 800a43e:	f7ff fbc3 	bl	8009bc8 <memcpy>
 800a442:	4629      	mov	r1, r5
 800a444:	4638      	mov	r0, r7
 800a446:	f7ff fbcd 	bl	8009be4 <_free_r>
 800a44a:	e7f1      	b.n	800a430 <_realloc_r+0x40>

0800a44c <_malloc_usable_size_r>:
 800a44c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a450:	1f18      	subs	r0, r3, #4
 800a452:	2b00      	cmp	r3, #0
 800a454:	bfbc      	itt	lt
 800a456:	580b      	ldrlt	r3, [r1, r0]
 800a458:	18c0      	addlt	r0, r0, r3
 800a45a:	4770      	bx	lr

0800a45c <_init>:
 800a45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a45e:	bf00      	nop
 800a460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a462:	bc08      	pop	{r3}
 800a464:	469e      	mov	lr, r3
 800a466:	4770      	bx	lr

0800a468 <_fini>:
 800a468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a46a:	bf00      	nop
 800a46c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a46e:	bc08      	pop	{r3}
 800a470:	469e      	mov	lr, r3
 800a472:	4770      	bx	lr
