{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 05 00:06:49 2018 " "Info: Processing started: Sat May 05 00:06:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CourseProject -c CourseProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CourseProject -c CourseProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 128 168 336 144 "clk" "" } { 280 1504 1560 296 "clk" "" } { 464 24 160 480 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "HIT " "Info: Assuming node \"HIT\" is an undefined clock" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 176 168 336 192 "HIT" "" } { 176 712 832 192 "HIT" "" } { 304 712 832 320 "HIT" "" } { 432 712 832 448 "HIT" "" } { 296 1504 1560 312 "HIT" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HIT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "cache_bus_is_busy " "Info: Assuming node \"cache_bus_is_busy\" is an undefined clock" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 224 152 336 240 "cache_bus_is_busy" "" } { 544 680 816 560 "cache_bus_is_busy" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cache_bus_is_busy" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "fetch_strob " "Info: Assuming node \"fetch_strob\" is an undefined clock" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 104 168 336 120 "fetch_strob" "" } { 528 680 816 544 "fetch_strob" "" } { 776 680 864 792 "fetch_strob" "" } { 88 1608 1768 104 "fetch_strob" "" } { -120 1512 1624 -104 "fetch_strob" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fetch_strob" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "submit_cache_bus " "Info: Assuming node \"submit_cache_bus\" is an undefined clock" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 248 152 336 264 "submit_cache_bus" "" } { 792 680 864 808 "submit_cache_bus" "" } { -32 1536 1636 -16 "submit_cache_bus" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "submit_cache_bus" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst59 " "Info: Detected gated clock \"inst59\" as buffer" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 592 952 1016 640 "inst59" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst53 " "Info: Detected ripple clock \"inst53\" as buffer" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst53" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst56 " "Info: Detected gated clock \"inst56\" as buffer" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 816 1000 1064 864 "inst56" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst48 " "Info: Detected ripple clock \"inst48\" as buffer" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 800 1120 1184 880 "inst48" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode2:inst27\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode49w\[3\] " "Info: Detected gated clock \"lpm_decode2:inst27\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode49w\[3\]\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_ltf.tdf" 46 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode2:inst27\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode49w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_mux11:inst4\|lpm_mux:lpm_mux_component\|mux_24e:auto_generated\|l1_w0_n0_mux_dataout " "Info: Detected gated clock \"lpm_mux11:inst4\|lpm_mux:lpm_mux_component\|mux_24e:auto_generated\|l1_w0_n0_mux_dataout\" as buffer" {  } { { "db/mux_24e.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_24e.tdf" 29 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_mux11:inst4\|lpm_mux:lpm_mux_component\|mux_24e:auto_generated\|l1_w0_n0_mux_dataout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\] lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\]\" and destination register \"lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.620 ns + Longest register register " "Info: + Longest register to register delay is 1.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\] 1 REG LCFF_X1_Y6_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 6; REG Node = 'lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.366 ns) 0.651 ns inst5~0 2 COMB LCCOMB_X1_Y6_N8 5 " "Info: 2: + IC(0.285 ns) + CELL(0.366 ns) = 0.651 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 5; COMB Node = 'inst5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] inst5~0 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 88 1768 1832 168 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.746 ns) 1.620 ns lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\] 3 REG LCFF_X1_Y6_N19 6 " "Info: 3: + IC(0.223 ns) + CELL(0.746 ns) = 1.620 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 6; REG Node = 'lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { inst5~0 lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.112 ns ( 68.64 % ) " "Info: Total cell delay = 1.112 ns ( 68.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.508 ns ( 31.36 % ) " "Info: Total interconnect delay = 0.508 ns ( 31.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] inst5~0 lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.620 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} inst5~0 {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] {} } { 0.000ns 0.285ns 0.223ns } { 0.000ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.572 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_U18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 128 168 336 144 "clk" "" } { 280 1504 1560 296 "clk" "" } { 464 24 160 480 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.053 ns) 1.736 ns lpm_mux11:inst4\|lpm_mux:lpm_mux_component\|mux_24e:auto_generated\|l1_w0_n0_mux_dataout 2 COMB LCCOMB_X1_Y6_N6 4 " "Info: 2: + IC(0.873 ns) + CELL(0.053 ns) = 1.736 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 4; COMB Node = 'lpm_mux11:inst4\|lpm_mux:lpm_mux_component\|mux_24e:auto_generated\|l1_w0_n0_mux_dataout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { clk lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout } "NODE_NAME" } } { "db/mux_24e.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_24e.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.618 ns) 2.572 ns lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\] 3 REG LCFF_X1_Y6_N19 6 " "Info: 3: + IC(0.218 ns) + CELL(0.618 ns) = 2.572 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 6; REG Node = 'lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 57.58 % ) " "Info: Total cell delay = 1.481 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.091 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { clk lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.572 ns" { clk {} clk~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.873ns 0.218ns } { 0.000ns 0.810ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.572 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_U18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 128 168 336 144 "clk" "" } { 280 1504 1560 296 "clk" "" } { 464 24 160 480 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.053 ns) 1.736 ns lpm_mux11:inst4\|lpm_mux:lpm_mux_component\|mux_24e:auto_generated\|l1_w0_n0_mux_dataout 2 COMB LCCOMB_X1_Y6_N6 4 " "Info: 2: + IC(0.873 ns) + CELL(0.053 ns) = 1.736 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 4; COMB Node = 'lpm_mux11:inst4\|lpm_mux:lpm_mux_component\|mux_24e:auto_generated\|l1_w0_n0_mux_dataout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { clk lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout } "NODE_NAME" } } { "db/mux_24e.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_24e.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.618 ns) 2.572 ns lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\] 3 REG LCFF_X1_Y6_N21 6 " "Info: 3: + IC(0.218 ns) + CELL(0.618 ns) = 2.572 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 6; REG Node = 'lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 57.58 % ) " "Info: Total cell delay = 1.481 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.091 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { clk lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.572 ns" { clk {} clk~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.873ns 0.218ns } { 0.000ns 0.810ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { clk lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.572 ns" { clk {} clk~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.873ns 0.218ns } { 0.000ns 0.810ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { clk lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.572 ns" { clk {} clk~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.873ns 0.218ns } { 0.000ns 0.810ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] inst5~0 lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.620 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} inst5~0 {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] {} } { 0.000ns 0.285ns 0.223ns } { 0.000ns 0.366ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { clk lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.572 ns" { clk {} clk~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.873ns 0.218ns } { 0.000ns 0.810ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { clk lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.572 ns" { clk {} clk~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.873ns 0.218ns } { 0.000ns 0.810ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "HIT register register lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\] lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\] 500.0 MHz Internal " "Info: Clock \"HIT\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\]\" and destination register \"lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.620 ns + Longest register register " "Info: + Longest register to register delay is 1.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\] 1 REG LCFF_X1_Y6_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 6; REG Node = 'lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.366 ns) 0.651 ns inst5~0 2 COMB LCCOMB_X1_Y6_N8 5 " "Info: 2: + IC(0.285 ns) + CELL(0.366 ns) = 0.651 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 5; COMB Node = 'inst5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] inst5~0 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 88 1768 1832 168 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.746 ns) 1.620 ns lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\] 3 REG LCFF_X1_Y6_N19 6 " "Info: 3: + IC(0.223 ns) + CELL(0.746 ns) = 1.620 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 6; REG Node = 'lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { inst5~0 lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.112 ns ( 68.64 % ) " "Info: Total cell delay = 1.112 ns ( 68.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.508 ns ( 31.36 % ) " "Info: Total interconnect delay = 0.508 ns ( 31.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] inst5~0 lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.620 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} inst5~0 {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] {} } { 0.000ns 0.285ns 0.223ns } { 0.000ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HIT destination 2.761 ns + Shortest register " "Info: + Shortest clock path from clock \"HIT\" to destination register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns HIT 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'HIT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HIT } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 176 168 336 192 "HIT" "" } { 176 712 832 192 "HIT" "" } { 304 712 832 320 "HIT" "" } { 432 712 832 448 "HIT" "" } { 296 1504 1560 312 "HIT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.225 ns) 1.925 ns lpm_mux11:inst4\|lpm_mux:lpm_mux_component\|mux_24e:auto_generated\|l1_w0_n0_mux_dataout 2 COMB LCCOMB_X1_Y6_N6 4 " "Info: 2: + IC(0.846 ns) + CELL(0.225 ns) = 1.925 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 4; COMB Node = 'lpm_mux11:inst4\|lpm_mux:lpm_mux_component\|mux_24e:auto_generated\|l1_w0_n0_mux_dataout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { HIT lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout } "NODE_NAME" } } { "db/mux_24e.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_24e.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.618 ns) 2.761 ns lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\] 3 REG LCFF_X1_Y6_N19 6 " "Info: 3: + IC(0.218 ns) + CELL(0.618 ns) = 2.761 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 6; REG Node = 'lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 61.46 % ) " "Info: Total cell delay = 1.697 ns ( 61.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 38.54 % ) " "Info: Total interconnect delay = 1.064 ns ( 38.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { HIT lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { HIT {} HIT~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.846ns 0.218ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HIT source 2.761 ns - Longest register " "Info: - Longest clock path from clock \"HIT\" to source register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns HIT 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'HIT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HIT } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 176 168 336 192 "HIT" "" } { 176 712 832 192 "HIT" "" } { 304 712 832 320 "HIT" "" } { 432 712 832 448 "HIT" "" } { 296 1504 1560 312 "HIT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.225 ns) 1.925 ns lpm_mux11:inst4\|lpm_mux:lpm_mux_component\|mux_24e:auto_generated\|l1_w0_n0_mux_dataout 2 COMB LCCOMB_X1_Y6_N6 4 " "Info: 2: + IC(0.846 ns) + CELL(0.225 ns) = 1.925 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 4; COMB Node = 'lpm_mux11:inst4\|lpm_mux:lpm_mux_component\|mux_24e:auto_generated\|l1_w0_n0_mux_dataout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { HIT lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout } "NODE_NAME" } } { "db/mux_24e.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_24e.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.618 ns) 2.761 ns lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\] 3 REG LCFF_X1_Y6_N21 6 " "Info: 3: + IC(0.218 ns) + CELL(0.618 ns) = 2.761 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 6; REG Node = 'lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 61.46 % ) " "Info: Total cell delay = 1.697 ns ( 61.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 38.54 % ) " "Info: Total interconnect delay = 1.064 ns ( 38.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { HIT lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { HIT {} HIT~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.846ns 0.218ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { HIT lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { HIT {} HIT~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.846ns 0.218ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { HIT lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { HIT {} HIT~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.846ns 0.218ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] inst5~0 lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.620 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} inst5~0 {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] {} } { 0.000ns 0.285ns 0.223ns } { 0.000ns 0.366ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { HIT lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { HIT {} HIT~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.846ns 0.218ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { HIT lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { HIT {} HIT~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.846ns 0.218ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cache_bus_is_busy register register inst53 inst53 500.0 MHz Internal " "Info: Clock \"cache_bus_is_busy\" Internal fmax is restricted to 500.0 MHz between source register \"inst53\" and destination register \"inst53\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst53 1 REG LCFF_X1_Y6_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns inst53~0 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'inst53~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { inst53 inst53~0 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns inst53 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst53~0 inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst53 inst53~0 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst53 {} inst53~0 {} inst53 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.162 ns - Smallest " "Info: - Smallest clock skew is -1.162 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cache_bus_is_busy destination 2.493 ns + Shortest register " "Info: + Shortest clock path from clock \"cache_bus_is_busy\" to destination register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns cache_bus_is_busy 1 CLK PIN_U22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U22; Fanout = 2; CLK Node = 'cache_bus_is_busy'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_bus_is_busy } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 224 152 336 240 "cache_bus_is_busy" "" } { 544 680 816 560 "cache_bus_is_busy" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.228 ns) 1.664 ns inst59 2 COMB LCCOMB_X1_Y6_N14 1 " "Info: 2: + IC(0.606 ns) + CELL(0.228 ns) = 1.664 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { cache_bus_is_busy inst59 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 592 952 1016 640 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.618 ns) 2.493 ns inst53 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.211 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { inst59 inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.676 ns ( 67.23 % ) " "Info: Total cell delay = 1.676 ns ( 67.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.817 ns ( 32.77 % ) " "Info: Total interconnect delay = 0.817 ns ( 32.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { cache_bus_is_busy inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { cache_bus_is_busy {} cache_bus_is_busy~combout {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.606ns 0.211ns } { 0.000ns 0.830ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cache_bus_is_busy source 3.655 ns - Longest register " "Info: - Longest clock path from clock \"cache_bus_is_busy\" to source register is 3.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns cache_bus_is_busy 1 CLK PIN_U22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U22; Fanout = 2; CLK Node = 'cache_bus_is_busy'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_bus_is_busy } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 224 152 336 240 "cache_bus_is_busy" "" } { 544 680 816 560 "cache_bus_is_busy" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.053 ns) 1.451 ns inst56 2 COMB LCCOMB_X1_Y6_N26 1 " "Info: 2: + IC(0.568 ns) + CELL(0.053 ns) = 1.451 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'inst56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { cache_bus_is_busy inst56 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 816 1000 1064 864 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.712 ns) 2.466 ns inst48 3 REG LCFF_X2_Y6_N9 30 " "Info: 3: + IC(0.303 ns) + CELL(0.712 ns) = 2.466 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { inst56 inst48 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 800 1120 1184 880 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.053 ns) 2.826 ns inst59 4 COMB LCCOMB_X1_Y6_N14 1 " "Info: 4: + IC(0.307 ns) + CELL(0.053 ns) = 2.826 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { inst48 inst59 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 592 952 1016 640 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.618 ns) 3.655 ns inst53 5 REG LCFF_X1_Y6_N1 3 " "Info: 5: + IC(0.211 ns) + CELL(0.618 ns) = 3.655 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { inst59 inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.266 ns ( 62.00 % ) " "Info: Total cell delay = 2.266 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.389 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.389 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { cache_bus_is_busy inst56 inst48 inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.655 ns" { cache_bus_is_busy {} cache_bus_is_busy~combout {} inst56 {} inst48 {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.568ns 0.303ns 0.307ns 0.211ns } { 0.000ns 0.830ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { cache_bus_is_busy inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { cache_bus_is_busy {} cache_bus_is_busy~combout {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.606ns 0.211ns } { 0.000ns 0.830ns 0.228ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { cache_bus_is_busy inst56 inst48 inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.655 ns" { cache_bus_is_busy {} cache_bus_is_busy~combout {} inst56 {} inst48 {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.568ns 0.303ns 0.307ns 0.211ns } { 0.000ns 0.830ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst53 inst53~0 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst53 {} inst53~0 {} inst53 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { cache_bus_is_busy inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { cache_bus_is_busy {} cache_bus_is_busy~combout {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.606ns 0.211ns } { 0.000ns 0.830ns 0.228ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { cache_bus_is_busy inst56 inst48 inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.655 ns" { cache_bus_is_busy {} cache_bus_is_busy~combout {} inst56 {} inst48 {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.568ns 0.303ns 0.307ns 0.211ns } { 0.000ns 0.830ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { inst53 {} } {  } {  } "" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "fetch_strob register register inst53 inst53 500.0 MHz Internal " "Info: Clock \"fetch_strob\" Internal fmax is restricted to 500.0 MHz between source register \"inst53\" and destination register \"inst53\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst53 1 REG LCFF_X1_Y6_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns inst53~0 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'inst53~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { inst53 inst53~0 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns inst53 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst53~0 inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst53 inst53~0 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst53 {} inst53~0 {} inst53 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.306 ns - Smallest " "Info: - Smallest clock skew is -1.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fetch_strob destination 2.673 ns + Shortest register " "Info: + Shortest clock path from clock \"fetch_strob\" to destination register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns fetch_strob 1 CLK PIN_T17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T17; Fanout = 4; CLK Node = 'fetch_strob'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetch_strob } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 104 168 336 120 "fetch_strob" "" } { 528 680 816 544 "fetch_strob" "" } { 776 680 864 792 "fetch_strob" "" } { 88 1608 1768 104 "fetch_strob" "" } { -120 1512 1624 -104 "fetch_strob" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.225 ns) 1.844 ns inst59 2 COMB LCCOMB_X1_Y6_N14 1 " "Info: 2: + IC(0.819 ns) + CELL(0.225 ns) = 1.844 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { fetch_strob inst59 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 592 952 1016 640 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.618 ns) 2.673 ns inst53 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.211 ns) + CELL(0.618 ns) = 2.673 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { inst59 inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 61.47 % ) " "Info: Total cell delay = 1.643 ns ( 61.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.030 ns ( 38.53 % ) " "Info: Total interconnect delay = 1.030 ns ( 38.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { fetch_strob inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { fetch_strob {} fetch_strob~combout {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.819ns 0.211ns } { 0.000ns 0.800ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fetch_strob source 3.979 ns - Longest register " "Info: - Longest clock path from clock \"fetch_strob\" to source register is 3.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns fetch_strob 1 CLK PIN_T17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T17; Fanout = 4; CLK Node = 'fetch_strob'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetch_strob } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 104 168 336 120 "fetch_strob" "" } { 528 680 816 544 "fetch_strob" "" } { 776 680 864 792 "fetch_strob" "" } { 88 1608 1768 104 "fetch_strob" "" } { -120 1512 1624 -104 "fetch_strob" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.154 ns) 1.775 ns inst56 2 COMB LCCOMB_X1_Y6_N26 1 " "Info: 2: + IC(0.821 ns) + CELL(0.154 ns) = 1.775 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'inst56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { fetch_strob inst56 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 816 1000 1064 864 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.712 ns) 2.790 ns inst48 3 REG LCFF_X2_Y6_N9 30 " "Info: 3: + IC(0.303 ns) + CELL(0.712 ns) = 2.790 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { inst56 inst48 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 800 1120 1184 880 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.053 ns) 3.150 ns inst59 4 COMB LCCOMB_X1_Y6_N14 1 " "Info: 4: + IC(0.307 ns) + CELL(0.053 ns) = 3.150 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { inst48 inst59 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 592 952 1016 640 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.618 ns) 3.979 ns inst53 5 REG LCFF_X1_Y6_N1 3 " "Info: 5: + IC(0.211 ns) + CELL(0.618 ns) = 3.979 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { inst59 inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.337 ns ( 58.73 % ) " "Info: Total cell delay = 2.337 ns ( 58.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.642 ns ( 41.27 % ) " "Info: Total interconnect delay = 1.642 ns ( 41.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { fetch_strob inst56 inst48 inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.979 ns" { fetch_strob {} fetch_strob~combout {} inst56 {} inst48 {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.821ns 0.303ns 0.307ns 0.211ns } { 0.000ns 0.800ns 0.154ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { fetch_strob inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { fetch_strob {} fetch_strob~combout {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.819ns 0.211ns } { 0.000ns 0.800ns 0.225ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { fetch_strob inst56 inst48 inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.979 ns" { fetch_strob {} fetch_strob~combout {} inst56 {} inst48 {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.821ns 0.303ns 0.307ns 0.211ns } { 0.000ns 0.800ns 0.154ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst53 inst53~0 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst53 {} inst53~0 {} inst53 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { fetch_strob inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { fetch_strob {} fetch_strob~combout {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.819ns 0.211ns } { 0.000ns 0.800ns 0.225ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { fetch_strob inst56 inst48 inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.979 ns" { fetch_strob {} fetch_strob~combout {} inst56 {} inst48 {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.821ns 0.303ns 0.307ns 0.211ns } { 0.000ns 0.800ns 0.154ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { inst53 {} } {  } {  } "" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "submit_cache_bus register register inst48 inst48 500.0 MHz Internal " "Info: Clock \"submit_cache_bus\" Internal fmax is restricted to 500.0 MHz between source register \"inst48\" and destination register \"inst48\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst48 1 REG LCFF_X2_Y6_N9 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 800 1120 1184 880 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns inst48~0 2 COMB LCCOMB_X2_Y6_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = 'inst48~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { inst48 inst48~0 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 800 1120 1184 880 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns inst48 3 REG LCFF_X2_Y6_N9 30 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst48~0 inst48 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 800 1120 1184 880 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst48 inst48~0 inst48 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst48 {} inst48~0 {} inst48 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "submit_cache_bus destination 2.596 ns + Shortest register " "Info: + Shortest clock path from clock \"submit_cache_bus\" to destination register is 2.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns submit_cache_bus 1 CLK PIN_R18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 2; CLK Node = 'submit_cache_bus'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { submit_cache_bus } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 248 152 336 264 "submit_cache_bus" "" } { 792 680 864 808 "submit_cache_bus" "" } { -32 1536 1636 -16 "submit_cache_bus" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.272 ns) 1.675 ns inst56 2 COMB LCCOMB_X1_Y6_N26 1 " "Info: 2: + IC(0.593 ns) + CELL(0.272 ns) = 1.675 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'inst56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { submit_cache_bus inst56 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 816 1000 1064 864 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.618 ns) 2.596 ns inst48 3 REG LCFF_X2_Y6_N9 30 " "Info: 3: + IC(0.303 ns) + CELL(0.618 ns) = 2.596 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { inst56 inst48 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 800 1120 1184 880 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 65.49 % ) " "Info: Total cell delay = 1.700 ns ( 65.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.896 ns ( 34.51 % ) " "Info: Total interconnect delay = 0.896 ns ( 34.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { submit_cache_bus inst56 inst48 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.596 ns" { submit_cache_bus {} submit_cache_bus~combout {} inst56 {} inst48 {} } { 0.000ns 0.000ns 0.593ns 0.303ns } { 0.000ns 0.810ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "submit_cache_bus source 2.596 ns - Longest register " "Info: - Longest clock path from clock \"submit_cache_bus\" to source register is 2.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns submit_cache_bus 1 CLK PIN_R18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 2; CLK Node = 'submit_cache_bus'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { submit_cache_bus } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 248 152 336 264 "submit_cache_bus" "" } { 792 680 864 808 "submit_cache_bus" "" } { -32 1536 1636 -16 "submit_cache_bus" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.272 ns) 1.675 ns inst56 2 COMB LCCOMB_X1_Y6_N26 1 " "Info: 2: + IC(0.593 ns) + CELL(0.272 ns) = 1.675 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'inst56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { submit_cache_bus inst56 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 816 1000 1064 864 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.618 ns) 2.596 ns inst48 3 REG LCFF_X2_Y6_N9 30 " "Info: 3: + IC(0.303 ns) + CELL(0.618 ns) = 2.596 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { inst56 inst48 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 800 1120 1184 880 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 65.49 % ) " "Info: Total cell delay = 1.700 ns ( 65.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.896 ns ( 34.51 % ) " "Info: Total interconnect delay = 0.896 ns ( 34.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { submit_cache_bus inst56 inst48 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.596 ns" { submit_cache_bus {} submit_cache_bus~combout {} inst56 {} inst48 {} } { 0.000ns 0.000ns 0.593ns 0.303ns } { 0.000ns 0.810ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { submit_cache_bus inst56 inst48 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.596 ns" { submit_cache_bus {} submit_cache_bus~combout {} inst56 {} inst48 {} } { 0.000ns 0.000ns 0.593ns 0.303ns } { 0.000ns 0.810ns 0.272ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.596 ns" { submit_cache_bus {} submit_cache_bus~combout {} inst56 {} inst48 {} } { 0.000ns 0.000ns 0.593ns 0.303ns } { 0.000ns 0.810ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 800 1120 1184 880 "inst48" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 800 1120 1184 880 "inst48" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst48 inst48~0 inst48 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst48 {} inst48~0 {} inst48 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { submit_cache_bus inst56 inst48 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.596 ns" { submit_cache_bus {} submit_cache_bus~combout {} inst56 {} inst48 {} } { 0.000ns 0.000ns 0.593ns 0.303ns } { 0.000ns 0.810ns 0.272ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.596 ns" { submit_cache_bus {} submit_cache_bus~combout {} inst56 {} inst48 {} } { 0.000ns 0.000ns 0.593ns 0.303ns } { 0.000ns 0.810ns 0.272ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { inst48 {} } {  } {  } "" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 800 1120 1184 880 "inst48" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "cache_bus_is_busy 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"cache_bus_is_busy\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst53 inst53 cache_bus_is_busy 821 ps " "Info: Found hold time violation between source  pin or register \"inst53\" and destination pin or register \"inst53\" for clock \"cache_bus_is_busy\" (Hold time is 821 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.162 ns + Largest " "Info: + Largest clock skew is 1.162 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cache_bus_is_busy destination 3.655 ns + Longest register " "Info: + Longest clock path from clock \"cache_bus_is_busy\" to destination register is 3.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns cache_bus_is_busy 1 CLK PIN_U22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U22; Fanout = 2; CLK Node = 'cache_bus_is_busy'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_bus_is_busy } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 224 152 336 240 "cache_bus_is_busy" "" } { 544 680 816 560 "cache_bus_is_busy" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.053 ns) 1.451 ns inst56 2 COMB LCCOMB_X1_Y6_N26 1 " "Info: 2: + IC(0.568 ns) + CELL(0.053 ns) = 1.451 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'inst56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { cache_bus_is_busy inst56 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 816 1000 1064 864 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.712 ns) 2.466 ns inst48 3 REG LCFF_X2_Y6_N9 30 " "Info: 3: + IC(0.303 ns) + CELL(0.712 ns) = 2.466 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { inst56 inst48 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 800 1120 1184 880 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.053 ns) 2.826 ns inst59 4 COMB LCCOMB_X1_Y6_N14 1 " "Info: 4: + IC(0.307 ns) + CELL(0.053 ns) = 2.826 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { inst48 inst59 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 592 952 1016 640 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.618 ns) 3.655 ns inst53 5 REG LCFF_X1_Y6_N1 3 " "Info: 5: + IC(0.211 ns) + CELL(0.618 ns) = 3.655 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { inst59 inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.266 ns ( 62.00 % ) " "Info: Total cell delay = 2.266 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.389 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.389 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { cache_bus_is_busy inst56 inst48 inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.655 ns" { cache_bus_is_busy {} cache_bus_is_busy~combout {} inst56 {} inst48 {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.568ns 0.303ns 0.307ns 0.211ns } { 0.000ns 0.830ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cache_bus_is_busy source 2.493 ns - Shortest register " "Info: - Shortest clock path from clock \"cache_bus_is_busy\" to source register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns cache_bus_is_busy 1 CLK PIN_U22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U22; Fanout = 2; CLK Node = 'cache_bus_is_busy'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_bus_is_busy } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 224 152 336 240 "cache_bus_is_busy" "" } { 544 680 816 560 "cache_bus_is_busy" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.228 ns) 1.664 ns inst59 2 COMB LCCOMB_X1_Y6_N14 1 " "Info: 2: + IC(0.606 ns) + CELL(0.228 ns) = 1.664 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { cache_bus_is_busy inst59 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 592 952 1016 640 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.618 ns) 2.493 ns inst53 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.211 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { inst59 inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.676 ns ( 67.23 % ) " "Info: Total cell delay = 1.676 ns ( 67.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.817 ns ( 32.77 % ) " "Info: Total interconnect delay = 0.817 ns ( 32.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { cache_bus_is_busy inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { cache_bus_is_busy {} cache_bus_is_busy~combout {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.606ns 0.211ns } { 0.000ns 0.830ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { cache_bus_is_busy inst56 inst48 inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.655 ns" { cache_bus_is_busy {} cache_bus_is_busy~combout {} inst56 {} inst48 {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.568ns 0.303ns 0.307ns 0.211ns } { 0.000ns 0.830ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { cache_bus_is_busy inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { cache_bus_is_busy {} cache_bus_is_busy~combout {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.606ns 0.211ns } { 0.000ns 0.830ns 0.228ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns - Shortest register register " "Info: - Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst53 1 REG LCFF_X1_Y6_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns inst53~0 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'inst53~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { inst53 inst53~0 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns inst53 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst53~0 inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst53 inst53~0 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst53 {} inst53~0 {} inst53 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { cache_bus_is_busy inst56 inst48 inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.655 ns" { cache_bus_is_busy {} cache_bus_is_busy~combout {} inst56 {} inst48 {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.568ns 0.303ns 0.307ns 0.211ns } { 0.000ns 0.830ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { cache_bus_is_busy inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { cache_bus_is_busy {} cache_bus_is_busy~combout {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.606ns 0.211ns } { 0.000ns 0.830ns 0.228ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst53 inst53~0 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst53 {} inst53~0 {} inst53 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "fetch_strob 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"fetch_strob\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst53 inst53 fetch_strob 965 ps " "Info: Found hold time violation between source  pin or register \"inst53\" and destination pin or register \"inst53\" for clock \"fetch_strob\" (Hold time is 965 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.306 ns + Largest " "Info: + Largest clock skew is 1.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fetch_strob destination 3.979 ns + Longest register " "Info: + Longest clock path from clock \"fetch_strob\" to destination register is 3.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns fetch_strob 1 CLK PIN_T17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T17; Fanout = 4; CLK Node = 'fetch_strob'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetch_strob } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 104 168 336 120 "fetch_strob" "" } { 528 680 816 544 "fetch_strob" "" } { 776 680 864 792 "fetch_strob" "" } { 88 1608 1768 104 "fetch_strob" "" } { -120 1512 1624 -104 "fetch_strob" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.154 ns) 1.775 ns inst56 2 COMB LCCOMB_X1_Y6_N26 1 " "Info: 2: + IC(0.821 ns) + CELL(0.154 ns) = 1.775 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'inst56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { fetch_strob inst56 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 816 1000 1064 864 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.712 ns) 2.790 ns inst48 3 REG LCFF_X2_Y6_N9 30 " "Info: 3: + IC(0.303 ns) + CELL(0.712 ns) = 2.790 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 30; REG Node = 'inst48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { inst56 inst48 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 800 1120 1184 880 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.053 ns) 3.150 ns inst59 4 COMB LCCOMB_X1_Y6_N14 1 " "Info: 4: + IC(0.307 ns) + CELL(0.053 ns) = 3.150 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { inst48 inst59 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 592 952 1016 640 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.618 ns) 3.979 ns inst53 5 REG LCFF_X1_Y6_N1 3 " "Info: 5: + IC(0.211 ns) + CELL(0.618 ns) = 3.979 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { inst59 inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.337 ns ( 58.73 % ) " "Info: Total cell delay = 2.337 ns ( 58.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.642 ns ( 41.27 % ) " "Info: Total interconnect delay = 1.642 ns ( 41.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { fetch_strob inst56 inst48 inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.979 ns" { fetch_strob {} fetch_strob~combout {} inst56 {} inst48 {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.821ns 0.303ns 0.307ns 0.211ns } { 0.000ns 0.800ns 0.154ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fetch_strob source 2.673 ns - Shortest register " "Info: - Shortest clock path from clock \"fetch_strob\" to source register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns fetch_strob 1 CLK PIN_T17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T17; Fanout = 4; CLK Node = 'fetch_strob'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fetch_strob } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 104 168 336 120 "fetch_strob" "" } { 528 680 816 544 "fetch_strob" "" } { 776 680 864 792 "fetch_strob" "" } { 88 1608 1768 104 "fetch_strob" "" } { -120 1512 1624 -104 "fetch_strob" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.225 ns) 1.844 ns inst59 2 COMB LCCOMB_X1_Y6_N14 1 " "Info: 2: + IC(0.819 ns) + CELL(0.225 ns) = 1.844 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'inst59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { fetch_strob inst59 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 592 952 1016 640 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.618 ns) 2.673 ns inst53 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.211 ns) + CELL(0.618 ns) = 2.673 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { inst59 inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 61.47 % ) " "Info: Total cell delay = 1.643 ns ( 61.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.030 ns ( 38.53 % ) " "Info: Total interconnect delay = 1.030 ns ( 38.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { fetch_strob inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { fetch_strob {} fetch_strob~combout {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.819ns 0.211ns } { 0.000ns 0.800ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { fetch_strob inst56 inst48 inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.979 ns" { fetch_strob {} fetch_strob~combout {} inst56 {} inst48 {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.821ns 0.303ns 0.307ns 0.211ns } { 0.000ns 0.800ns 0.154ns 0.712ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { fetch_strob inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { fetch_strob {} fetch_strob~combout {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.819ns 0.211ns } { 0.000ns 0.800ns 0.225ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns - Shortest register register " "Info: - Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst53 1 REG LCFF_X1_Y6_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns inst53~0 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'inst53~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { inst53 inst53~0 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns inst53 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'inst53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst53~0 inst53 } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst53 inst53~0 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst53 {} inst53~0 {} inst53 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 576 1072 1136 656 "inst53" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { fetch_strob inst56 inst48 inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.979 ns" { fetch_strob {} fetch_strob~combout {} inst56 {} inst48 {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.821ns 0.303ns 0.307ns 0.211ns } { 0.000ns 0.800ns 0.154ns 0.712ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { fetch_strob inst59 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { fetch_strob {} fetch_strob~combout {} inst59 {} inst53 {} } { 0.000ns 0.000ns 0.819ns 0.211ns } { 0.000ns 0.800ns 0.225ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst53 inst53~0 inst53 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst53 {} inst53~0 {} inst53 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] cache_data\[0\] HIT 3.886 ns register " "Info: tsu for register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"cache_data\[0\]\", clock pin = \"HIT\") is 3.886 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.274 ns + Longest pin register " "Info: + Longest pin to register delay is 6.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns cache_data\[0\] 1 PIN PIN_A18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_A18; Fanout = 1; PIN Node = 'cache_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_data[0] } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 152 168 336 168 "cache_data\[7..0\]" "" } { 160 712 832 176 "cache_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.088 ns) + CELL(0.309 ns) 6.274 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X22_Y5_N29 1 " "Info: 2: + IC(5.088 ns) + CELL(0.309 ns) = 6.274 ns; Loc. = LCFF_X22_Y5_N29; Fanout = 1; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { cache_data[0] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.186 ns ( 18.90 % ) " "Info: Total cell delay = 1.186 ns ( 18.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.088 ns ( 81.10 % ) " "Info: Total interconnect delay = 5.088 ns ( 81.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { cache_data[0] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { cache_data[0] {} cache_data[0]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 5.088ns } { 0.000ns 0.877ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HIT destination 2.478 ns - Shortest register " "Info: - Shortest clock path from clock \"HIT\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns HIT 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'HIT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HIT } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 176 168 336 192 "HIT" "" } { 176 712 832 192 "HIT" "" } { 304 712 832 320 "HIT" "" } { 432 712 832 448 "HIT" "" } { 296 1504 1560 312 "HIT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns HIT~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'HIT~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { HIT HIT~clkctrl } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 176 168 336 192 "HIT" "" } { 176 712 832 192 "HIT" "" } { 304 712 832 320 "HIT" "" } { 432 712 832 448 "HIT" "" } { 296 1504 1560 312 "HIT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X22_Y5_N29 1 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X22_Y5_N29; Fanout = 1; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { HIT~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { HIT HIT~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { HIT {} HIT~combout {} HIT~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { cache_data[0] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { cache_data[0] {} cache_data[0]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 5.088ns } { 0.000ns 0.877ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { HIT HIT~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { HIT {} HIT~combout {} HIT~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "HIT instruction_address\[3\] lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\] 10.279 ns register " "Info: tco from clock \"HIT\" to destination pin \"instruction_address\[3\]\" through register \"lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\]\" is 10.279 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HIT source 2.761 ns + Longest register " "Info: + Longest clock path from clock \"HIT\" to source register is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns HIT 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'HIT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HIT } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 176 168 336 192 "HIT" "" } { 176 712 832 192 "HIT" "" } { 304 712 832 320 "HIT" "" } { 432 712 832 448 "HIT" "" } { 296 1504 1560 312 "HIT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.225 ns) 1.925 ns lpm_mux11:inst4\|lpm_mux:lpm_mux_component\|mux_24e:auto_generated\|l1_w0_n0_mux_dataout 2 COMB LCCOMB_X1_Y6_N6 4 " "Info: 2: + IC(0.846 ns) + CELL(0.225 ns) = 1.925 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 4; COMB Node = 'lpm_mux11:inst4\|lpm_mux:lpm_mux_component\|mux_24e:auto_generated\|l1_w0_n0_mux_dataout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { HIT lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout } "NODE_NAME" } } { "db/mux_24e.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/mux_24e.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.618 ns) 2.761 ns lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\] 3 REG LCFF_X1_Y6_N21 6 " "Info: 3: + IC(0.218 ns) + CELL(0.618 ns) = 2.761 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 6; REG Node = 'lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 61.46 % ) " "Info: Total cell delay = 1.697 ns ( 61.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 38.54 % ) " "Info: Total interconnect delay = 1.064 ns ( 38.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { HIT lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { HIT {} HIT~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.846ns 0.218ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.424 ns + Longest register pin " "Info: + Longest register to pin delay is 7.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\] 1 REG LCFF_X1_Y6_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 6; REG Node = 'lpm_counter2:inst30\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_qoi.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/cntr_qoi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.228 ns) 0.756 ns lpm_decode2:inst27\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\] 2 COMB LCCOMB_X1_Y6_N12 2 " "Info: 2: + IC(0.528 ns) + CELL(0.228 ns) = 0.756 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 2; COMB Node = 'lpm_decode2:inst27\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3] } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/db/decode_ltf.tdf" 43 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.516 ns) 3.085 ns lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~2 3 COMB LCCOMB_X19_Y4_N16 2 " "Info: 3: + IC(1.813 ns) + CELL(0.516 ns) = 3.085 ns; Loc. = LCCOMB_X19_Y4_N16; Fanout = 2; COMB Node = 'lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3] lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.120 ns lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~6 4 COMB LCCOMB_X19_Y4_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 3.120 ns; Loc. = LCCOMB_X19_Y4_N18; Fanout = 2; COMB Node = 'lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2 lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.155 ns lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~10 5 COMB LCCOMB_X19_Y4_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 3.155 ns; Loc. = LCCOMB_X19_Y4_N20; Fanout = 2; COMB Node = 'lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6 lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.280 ns lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~13 6 COMB LCCOMB_X19_Y4_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 3.280 ns; Loc. = LCCOMB_X19_Y4_N22; Fanout = 1; COMB Node = 'lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10 lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(1.988 ns) 7.424 ns instruction_address\[3\] 7 PIN PIN_C13 0 " "Info: 7: + IC(2.156 ns) + CELL(1.988 ns) = 7.424 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'instruction_address\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13 instruction_address[3] } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 424 160 376 440 "instruction_address\[6..0\]" "" } { -112 1000 1131 -96 "instruction_address\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.927 ns ( 39.43 % ) " "Info: Total cell delay = 2.927 ns ( 39.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.497 ns ( 60.57 % ) " "Info: Total interconnect delay = 4.497 ns ( 60.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3] lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2 lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6 lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10 lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13 instruction_address[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.424 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3] {} lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2 {} lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6 {} lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10 {} lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13 {} instruction_address[3] {} } { 0.000ns 0.528ns 1.813ns 0.000ns 0.000ns 0.000ns 2.156ns } { 0.000ns 0.228ns 0.516ns 0.035ns 0.035ns 0.125ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { HIT lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { HIT {} HIT~combout {} lpm_mux11:inst4|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout {} lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.846ns 0.218ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3] lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2 lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6 lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10 lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13 instruction_address[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.424 ns" { lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] {} lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3] {} lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~2 {} lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6 {} lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10 {} lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13 {} instruction_address[3] {} } { 0.000ns 0.528ns 1.813ns 0.000ns 0.000ns 0.000ns 2.156ns } { 0.000ns 0.228ns 0.516ns 0.035ns 0.035ns 0.125ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "start_address\[1\] instruction_address\[3\] 10.048 ns Longest " "Info: Longest tpd from source pin \"start_address\[1\]\" to destination pin \"instruction_address\[3\]\" is 10.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns start_address\[1\] 1 PIN PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 2; PIN Node = 'start_address\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_address[1] } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 80 152 336 96 "start_address\[6..0\]" "" } { -128 728 840 -112 "start_address\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.575 ns) + CELL(0.350 ns) 5.744 ns lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~6 2 COMB LCCOMB_X19_Y4_N18 2 " "Info: 2: + IC(4.575 ns) + CELL(0.350 ns) = 5.744 ns; Loc. = LCCOMB_X19_Y4_N18; Fanout = 2; COMB Node = 'lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.925 ns" { start_address[1] lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.779 ns lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~10 3 COMB LCCOMB_X19_Y4_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.779 ns; Loc. = LCCOMB_X19_Y4_N20; Fanout = 2; COMB Node = 'lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6 lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.904 ns lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~13 4 COMB LCCOMB_X19_Y4_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.904 ns; Loc. = LCCOMB_X19_Y4_N22; Fanout = 1; COMB Node = 'lpm_add_sub4:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_dlh:auto_generated\|op_1~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10 lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(1.988 ns) 10.048 ns instruction_address\[3\] 5 PIN PIN_C13 0 " "Info: 5: + IC(2.156 ns) + CELL(1.988 ns) = 10.048 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'instruction_address\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.144 ns" { lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13 instruction_address[3] } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 424 160 376 440 "instruction_address\[6..0\]" "" } { -112 1000 1131 -96 "instruction_address\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.317 ns ( 33.01 % ) " "Info: Total cell delay = 3.317 ns ( 33.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.731 ns ( 66.99 % ) " "Info: Total interconnect delay = 6.731 ns ( 66.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.048 ns" { start_address[1] lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6 lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10 lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13 instruction_address[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.048 ns" { start_address[1] {} start_address[1]~combout {} lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~6 {} lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~10 {} lpm_add_sub4:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_dlh:auto_generated|op_1~13 {} instruction_address[3] {} } { 0.000ns 0.000ns 4.575ns 0.000ns 0.000ns 2.156ns } { 0.000ns 0.819ns 0.350ns 0.035ns 0.125ns 1.988ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] cache_data\[2\] HIT -2.870 ns register " "Info: th for register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"cache_data\[2\]\", clock pin = \"HIT\") is -2.870 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HIT destination 2.478 ns + Longest register " "Info: + Longest clock path from clock \"HIT\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns HIT 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'HIT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HIT } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 176 168 336 192 "HIT" "" } { 176 712 832 192 "HIT" "" } { 304 712 832 320 "HIT" "" } { 432 712 832 448 "HIT" "" } { 296 1504 1560 312 "HIT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns HIT~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'HIT~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { HIT HIT~clkctrl } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 176 168 336 192 "HIT" "" } { 176 712 832 192 "HIT" "" } { 304 712 832 320 "HIT" "" } { 432 712 832 448 "HIT" "" } { 296 1504 1560 312 "HIT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X22_Y5_N25 1 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X22_Y5_N25; Fanout = 1; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { HIT~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { HIT HIT~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { HIT {} HIT~combout {} HIT~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.497 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns cache_data\[2\] 1 PIN PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 1; PIN Node = 'cache_data\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_data[2] } "NODE_NAME" } } { "InstructionFetchAndDecodeBlock.bdf" "" { Schematic "C:/Users/Greenwalrus/Desktop/CourseProj6Sem/Project/InstructionFetchAndDecodeBlock.bdf" { { 152 168 336 168 "cache_data\[7..0\]" "" } { 160 712 832 176 "cache_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.480 ns) + CELL(0.053 ns) 5.342 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~feeder 2 COMB LCCOMB_X22_Y5_N24 1 " "Info: 2: + IC(4.480 ns) + CELL(0.053 ns) = 5.342 ns; Loc. = LCCOMB_X22_Y5_N24; Fanout = 1; COMB Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.533 ns" { cache_data[2] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.497 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X22_Y5_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.497 ns; Loc. = LCFF_X22_Y5_N25; Fanout = 1; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]~feeder lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.017 ns ( 18.50 % ) " "Info: Total cell delay = 1.017 ns ( 18.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 81.50 % ) " "Info: Total interconnect delay = 4.480 ns ( 81.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.497 ns" { cache_data[2] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]~feeder lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.497 ns" { cache_data[2] {} cache_data[2]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]~feeder {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.480ns 0.000ns } { 0.000ns 0.809ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { HIT HIT~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { HIT {} HIT~combout {} HIT~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.497 ns" { cache_data[2] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]~feeder lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.497 ns" { cache_data[2] {} cache_data[2]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]~feeder {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.480ns 0.000ns } { 0.000ns 0.809ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 05 00:06:51 2018 " "Info: Processing ended: Sat May 05 00:06:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
