<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Test: RCC Exported Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Test
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">OurEDA B1S Projext</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___r_c_c___exported___macros.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">模块</a> &#124;
<a href="#define-members">宏定义</a>  </div>
  <div class="headertitle">
<div class="title">RCC Exported Macros<div class="ingroups"><a class="el" href="group___s_t_m32_h7xx___h_a_l___driver.html">STM32H7xx_HAL_Driver</a> &raquo; <a class="el" href="group___r_c_c.html">RCC</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
模块</h2></td></tr>
<tr class="memitem:group___r_c_c___l_s_e___configuration"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___configuration.html">LSE Configuration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c_ex___m_c_ox___clock___config"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___m_c_ox___clock___config.html">RCC Extended MCOx Clock Config</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_c___flags___interrupts___management"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html">Flags Interrupts Management</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
宏定义</h2></td></tr>
<tr class="memitem:ga6c173343c4052340b4bb7789b598017e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6c173343c4052340b4bb7789b598017e">__HAL_RCC_MDMA_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga6c173343c4052340b4bb7789b598017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759feae123cb720c81a2c51faa5d6f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga759feae123cb720c81a2c51faa5d6f4d">__HAL_RCC_MDMA_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHB3ENR &amp; RCC_AHB3ENR_MDMAEN)   != 0U)</td></tr>
<tr class="separator:ga759feae123cb720c81a2c51faa5d6f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga49fc2c82ba0753e462ea8eb91c634a98">__HAL_RCC_DMA1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab05e603c9cadd72e4b6397837b46cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaab05e603c9cadd72e4b6397837b46cef">__HAL_RCC_DMA1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHB1ENR &amp; RCC_AHB1ENR_DMA1EN)          != 0U)</td></tr>
<tr class="separator:gaab05e603c9cadd72e4b6397837b46cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16fbc8a6891716f91d96e23fd17c01e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga16fbc8a6891716f91d96e23fd17c01e2">__HAL_RCC_DCMI_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga16fbc8a6891716f91d96e23fd17c01e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db4d98f8081cf6642175d0527453331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga4db4d98f8081cf6642175d0527453331">__HAL_RCC_DCMI_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHB2ENR &amp; RCC_AHB2ENR_DCMIEN)    != 0U)</td></tr>
<tr class="separator:ga4db4d98f8081cf6642175d0527453331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fde58d775fd2458002df817a68f486e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1fde58d775fd2458002df817a68f486e">__HAL_RCC_GPIOA_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1fde58d775fd2458002df817a68f486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1edbd9407c814110f04c1a609a214e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad1edbd9407c814110f04c1a609a214e4">__HAL_RCC_GPIOA_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHB4ENR &amp; RCC_AHB4ENR_GPIOAEN)  != 0U)</td></tr>
<tr class="separator:gad1edbd9407c814110f04c1a609a214e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga178f1c263cb2da5067ae93c4256b2b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga178f1c263cb2da5067ae93c4256b2b78">__HAL_RCC_WWDG1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga178f1c263cb2da5067ae93c4256b2b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e791527358dfa556ea20e1c52ec36ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3e791527358dfa556ea20e1c52ec36ed">__HAL_RCC_WWDG1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB3ENR &amp; RCC_APB3ENR_WWDG1EN) != 0U)</td></tr>
<tr class="separator:ga3e791527358dfa556ea20e1c52ec36ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e895257faa38376b9cdfcd756909a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2e895257faa38376b9cdfcd756909a43">__HAL_RCC_TIM2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga2e895257faa38376b9cdfcd756909a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee5016adb1c8b62a5bb05f055859de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gadee5016adb1c8b62a5bb05f055859de0">__HAL_RCC_TIM2_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1LENR &amp; RCC_APB1LENR_TIM2EN)    != 0U)</td></tr>
<tr class="separator:gadee5016adb1c8b62a5bb05f055859de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad693d7300ed7134b60bb1a645e762358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad693d7300ed7134b60bb1a645e762358">__HAL_RCC_TIM1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gad693d7300ed7134b60bb1a645e762358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b7c3a381d791c4ee728e303935832a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad2b7c3a381d791c4ee728e303935832a">__HAL_RCC_TIM1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; RCC_APB2ENR_TIM1EN)   != 0U)</td></tr>
<tr class="separator:gad2b7c3a381d791c4ee728e303935832a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafc3ffcbb86e4913ae336ba094ca199e1">__HAL_RCC_SYSCFG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6">__HAL_RCC_SYSCFG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB4ENR &amp; RCC_APB4ENR_SYSCFGEN)  != 0U)</td></tr>
<tr class="separator:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527ed7b397149fd6fc69d281ce39f8d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga527ed7b397149fd6fc69d281ce39f8d8">__HAL_RCC_MDMA_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_MDMALPEN))</td></tr>
<tr class="separator:ga527ed7b397149fd6fc69d281ce39f8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1d931934bb3e3f9f6e42c496800a364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae1d931934bb3e3f9f6e42c496800a364">__HAL_RCC_MDMA_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHB3LPENR &amp; RCC_AHB3LPENR_MDMALPEN)    != 0U)</td></tr>
<tr class="separator:gae1d931934bb3e3f9f6e42c496800a364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568e4d004285fe009bc4e5d33e13af61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga568e4d004285fe009bc4e5d33e13af61">__HAL_RCC_DMA1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN))</td></tr>
<tr class="separator:ga568e4d004285fe009bc4e5d33e13af61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2840d82c5565e7690a69a6848fa50fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2840d82c5565e7690a69a6848fa50fea">__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA1LPEN))          != 0U)</td></tr>
<tr class="separator:ga2840d82c5565e7690a69a6848fa50fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6fa397bcd717325032e3425fd424988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf6fa397bcd717325032e3425fd424988">__HAL_RCC_DCMI_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</td></tr>
<tr class="separator:gaf6fa397bcd717325032e3425fd424988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddec13decdd551aa0a332fb7ca606dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7ddec13decdd551aa0a332fb7ca606dc">__HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_DCMILPEN))    != 0U)</td></tr>
<tr class="separator:ga7ddec13decdd551aa0a332fb7ca606dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8820b47bd3764e7cded76b9368460b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaff8820b47bd3764e7cded76b9368460b">__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(RCC-&gt;AHB4LPENR) |= (RCC_AHB4LPENR_GPIOALPEN)</td></tr>
<tr class="separator:gaff8820b47bd3764e7cded76b9368460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfca340e2266b35f9eb8bda9f24fb272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabfca340e2266b35f9eb8bda9f24fb272">__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;AHB4LPENR &amp; (RCC_AHB4LPENR_GPIOALPEN))   != 0U)</td></tr>
<tr class="separator:gabfca340e2266b35f9eb8bda9f24fb272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375ff76fe5812805a080131198a26c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga375ff76fe5812805a080131198a26c5f">__HAL_RCC_WWDG1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB3LPENR) |= (RCC_APB3LPENR_WWDG1LPEN)</td></tr>
<tr class="separator:ga375ff76fe5812805a080131198a26c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17ddfd08db9b3e7f85417e6b3ddd99f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad17ddfd08db9b3e7f85417e6b3ddd99f">__HAL_RCC_WWDG1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB3LPENR &amp; (RCC_APB3LPENR_WWDG1LPEN)) != 0U)</td></tr>
<tr class="separator:gad17ddfd08db9b3e7f85417e6b3ddd99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975142c90b4e1baf21b361524518235d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga975142c90b4e1baf21b361524518235d">__HAL_RCC_TIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1LLPENR) |= (RCC_APB1LLPENR_TIM2LPEN)</td></tr>
<tr class="separator:ga975142c90b4e1baf21b361524518235d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38181befdeecf6a61c03885d3645bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf38181befdeecf6a61c03885d3645bf1">__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB1LLPENR &amp; (RCC_APB1LLPENR_TIM2LPEN))    != 0U)</td></tr>
<tr class="separator:gaf38181befdeecf6a61c03885d3645bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce02f1b2689c664010bebc2363d1db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6ce02f1b2689c664010bebc2363d1db4">__HAL_RCC_TIM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR) |= (RCC_APB2LPENR_TIM1LPEN)</td></tr>
<tr class="separator:ga6ce02f1b2689c664010bebc2363d1db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b265851c7557da6b372ff462819caa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0b265851c7557da6b372ff462819caa9">__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM1LPEN))   != 0U)</td></tr>
<tr class="separator:ga0b265851c7557da6b372ff462819caa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6e3a8ca9e554e3aa7aba57d034725655">__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB4LPENR) |= (RCC_APB4LPENR_SYSCFGLPEN)</td></tr>
<tr class="separator:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e518b9a088d789d700d121db458403a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0e518b9a088d789d700d121db458403a">__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;((RCC-&gt;APB4LPENR &amp; (RCC_APB4LPENR_SYSCFGLPEN))  != 0U)</td></tr>
<tr class="separator:ga0e518b9a088d789d700d121db458403a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b407a9e7c3eda603326c29e57d065e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0b407a9e7c3eda603326c29e57d065e4">__HAL_RCC_HSI_CONFIG</a>(__STATE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a> , (uint32_t)(__STATE__))</td></tr>
<tr class="separator:ga0b407a9e7c3eda603326c29e57d065e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8850afc9537ef7183af070aa77e26481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>)))</td></tr>
<tr class="separator:ga8850afc9537ef7183af070aa77e26481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bccced288554b8598110b465701fad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7bccced288554b8598110b465701fad0">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(__HSICalibrationValue__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;HSICFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4142773cbc937f72e59f77ea1b8128c2">RCC_HSICFGR_HSITRIM</a>, (uint32_t)(__HSICalibrationValue__) &lt;&lt; RCC_HSICFGR_HSITRIM_Pos);</td></tr>
<tr class="separator:ga7bccced288554b8598110b465701fad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae069a430441e0547d753a7b47feaebd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae069a430441e0547d753a7b47feaebd1">__HAL_RCC_HSISTOP_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</td></tr>
<tr class="separator:gae069a430441e0547d753a7b47feaebd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d851ecdcd6c910044b0533261945f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga93d851ecdcd6c910044b0533261945f3">__HAL_RCC_HSI48_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a>);</td></tr>
<tr class="separator:ga93d851ecdcd6c910044b0533261945f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84c473d288b2cd3f4e651ffedb24bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa84c473d288b2cd3f4e651ffedb24bf2">__HAL_RCC_CSI_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a>)</td></tr>
<tr class="separator:gaa84c473d288b2cd3f4e651ffedb24bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e1aa79a9bcfa75e52f2125d45ebb45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga54e1aa79a9bcfa75e52f2125d45ebb45">__HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST</a>(__CSICalibrationValue__)</td></tr>
<tr class="separator:ga54e1aa79a9bcfa75e52f2125d45ebb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd28d1ef7255a06b8a2aa9d478a175df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabd28d1ef7255a06b8a2aa9d478a175df">__HAL_RCC_CSISTOP_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a>)</td></tr>
<tr class="separator:gabd28d1ef7255a06b8a2aa9d478a175df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CSR, RCC_CSR_LSION)</td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN)</td></tr>
<tr class="separator:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</a>(__RTCCLKSource__)</td></tr>
<tr class="separator:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;BDCR, RCC_BDCR_BDRST)</td></tr>
<tr class="separator:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a>)</td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b91ed3c583825f511ad281054186fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(__RCC_PLL1ClockOut__)&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, (__RCC_PLL1ClockOut__))</td></tr>
<tr class="separator:ga3b91ed3c583825f511ad281054186fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ff917129b4eafb127d90ba35a0ce0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga55ff917129b4eafb127d90ba35a0ce0e">__HAL_RCC_PLLFRACN_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL1FRACEN)</td></tr>
<tr class="separator:ga55ff917129b4eafb127d90ba35a0ce0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b310a74311ec6719ab9463ecaebcb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga69b310a74311ec6719ab9463ecaebcb9">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSOURCE__,  __PLLM1__,  __PLLN1__,  __PLLP1__,  __PLLQ1__,  __PLLR1__)</td></tr>
<tr class="separator:ga69b310a74311ec6719ab9463ecaebcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a8466f991888332ec978dc92c62d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf9a8466f991888332ec978dc92c62d7d">__HAL_RCC_PLL_PLLSOURCE_CONFIG</a>(__PLLSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCKSELR, RCC_PLLCKSELR_PLLSRC, (__PLLSOURCE__))</td></tr>
<tr class="separator:gaf9a8466f991888332ec978dc92c62d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7662098d7459db3e7888ed8e60c88c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa7662098d7459db3e7888ed8e60c88c6">__HAL_RCC_PLLFRACN_CONFIG</a>(__RCC_PLL1FRACN__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLL1FRACR, RCC_PLL1FRACR_FRACN1, (uint32_t)(__RCC_PLL1FRACN__) &lt;&lt; RCC_PLL1FRACR_FRACN1_Pos)</td></tr>
<tr class="separator:gaa7662098d7459db3e7888ed8e60c88c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c75fa8ed4bf3c61dd2ac24b41da6f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3c75fa8ed4bf3c61dd2ac24b41da6f6d">__HAL_RCC_PLL_VCIRANGE</a>(__RCC_PLL1VCIRange__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL1RGE, (__RCC_PLL1VCIRange__))</td></tr>
<tr class="separator:ga3c75fa8ed4bf3c61dd2ac24b41da6f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cfc604e0630d8556dd383cf3d50b9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga1cfc604e0630d8556dd383cf3d50b9e8">__HAL_RCC_PLL_VCORANGE</a>(__RCC_PLL1VCORange__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL1VCOSEL, (__RCC_PLL1VCORange__))</td></tr>
<tr class="separator:ga1cfc604e0630d8556dd383cf3d50b9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(RCC-&gt;CFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>))</td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga32f72b8c5b7e97b415867c57f9fafed6">__HAL_RCC_SYSCLK_CONFIG</a>(__RCC_SYSCLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, (__RCC_SYSCLKSOURCE__))</td></tr>
<tr class="separator:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((uint32_t)(RCC-&gt;PLLCKSELR &amp; RCC_PLLCKSELR_PLLSRC))</td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad6731530ebbbcc0696e9bd94eb0d2724">__HAL_RCC_LSEDRIVE_CONFIG</a>(__LSEDRIVE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__LSEDRIVE__));</td></tr>
<tr class="separator:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada37410b216acbb9cd062f17c585517b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gada37410b216acbb9cd062f17c585517b">__HAL_RCC_WAKEUPSTOP_CLK_CONFIG</a>(__RCC_STOPWUCLK__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a>, (__RCC_STOPWUCLK__))</td></tr>
<tr class="separator:gada37410b216acbb9cd062f17c585517b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae392379f2184e3e299cfe4f31d603ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae392379f2184e3e299cfe4f31d603ca3">__HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG</a>(__RCC_STOPKERWUCLK__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabfc89cbee6dc0e89e1c453fbfea80bd2">RCC_CFGR_STOPKERWUCK</a>, (__RCC_STOPKERWUCLK__))</td></tr>
<tr class="separator:gae392379f2184e3e299cfe4f31d603ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<h2 class="groupheader">宏定义说明</h2>
<a id="ga6c173343c4052340b4bb7789b598017e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c173343c4052340b4bb7789b598017e">&#9670;&nbsp;</a></span>__HAL_RCC_MDMA_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_MDMA_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">                                        __IO uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_MDMAEN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_MDMAEN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                                       } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Enable or disable the AHB3 peripheral clock. </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="ga759feae123cb720c81a2c51faa5d6f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga759feae123cb720c81a2c51faa5d6f4d">&#9670;&nbsp;</a></span>__HAL_RCC_MDMA_IS_CLK_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_MDMA_IS_CLK_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;AHB3ENR &amp; RCC_AHB3ENR_MDMAEN)   != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the AHB3 peripheral clock </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="ga49fc2c82ba0753e462ea8eb91c634a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49fc2c82ba0753e462ea8eb91c634a98">&#9670;&nbsp;</a></span>__HAL_RCC_DMA1_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_DMA1_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">                                        __IO uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA1EN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA1EN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                                       } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Enable or disable the AHB1 peripheral clock. </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="gaab05e603c9cadd72e4b6397837b46cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab05e603c9cadd72e4b6397837b46cef">&#9670;&nbsp;</a></span>__HAL_RCC_DMA1_IS_CLK_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_DMA1_IS_CLK_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;AHB1ENR &amp; RCC_AHB1ENR_DMA1EN)          != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the AHB1 peripheral clock </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="ga16fbc8a6891716f91d96e23fd17c01e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16fbc8a6891716f91d96e23fd17c01e2">&#9670;&nbsp;</a></span>__HAL_RCC_DCMI_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_DCMI_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">                                        __IO uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                                       } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Enable or disable the AHB2 peripheral clock. </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="ga4db4d98f8081cf6642175d0527453331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4db4d98f8081cf6642175d0527453331">&#9670;&nbsp;</a></span>__HAL_RCC_DCMI_IS_CLK_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_DCMI_IS_CLK_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;AHB2ENR &amp; RCC_AHB2ENR_DCMIEN)    != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the AHB2 peripheral clock </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="ga1fde58d775fd2458002df817a68f486e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fde58d775fd2458002df817a68f486e">&#9670;&nbsp;</a></span>__HAL_RCC_GPIOA_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GPIOA_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">                                        __IO uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;AHB4ENR, RCC_AHB4ENR_GPIOAEN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;AHB4ENR, RCC_AHB4ENR_GPIOAEN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                                       } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Enable or disable the AHB4 peripheral clock. </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="gad1edbd9407c814110f04c1a609a214e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1edbd9407c814110f04c1a609a214e4">&#9670;&nbsp;</a></span>__HAL_RCC_GPIOA_IS_CLK_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;AHB4ENR &amp; RCC_AHB4ENR_GPIOAEN)  != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the AHB4 peripheral clock </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="ga178f1c263cb2da5067ae93c4256b2b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga178f1c263cb2da5067ae93c4256b2b78">&#9670;&nbsp;</a></span>__HAL_RCC_WWDG1_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WWDG1_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">                                        __IO uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;APB3ENR, RCC_APB3ENR_WWDG1EN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;APB3ENR, RCC_APB3ENR_WWDG1EN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                                       } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Enable or disable the APB3 peripheral clock. </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="ga3e791527358dfa556ea20e1c52ec36ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e791527358dfa556ea20e1c52ec36ed">&#9670;&nbsp;</a></span>__HAL_RCC_WWDG1_IS_CLK_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WWDG1_IS_CLK_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;APB3ENR &amp; RCC_APB3ENR_WWDG1EN) != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the APB3 peripheral clock </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="ga2e895257faa38376b9cdfcd756909a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e895257faa38376b9cdfcd756909a43">&#9670;&nbsp;</a></span>__HAL_RCC_TIM2_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM2_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">                                        __IO uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;APB1LENR, RCC_APB1LENR_TIM2EN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;APB1LENR, RCC_APB1LENR_TIM2EN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                                       } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Enable or disable the APB1 peripheral clock. </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="gadee5016adb1c8b62a5bb05f055859de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadee5016adb1c8b62a5bb05f055859de0">&#9670;&nbsp;</a></span>__HAL_RCC_TIM2_IS_CLK_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM2_IS_CLK_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;APB1LENR &amp; RCC_APB1LENR_TIM2EN)    != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the APB1 peripheral clock </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="gad693d7300ed7134b60bb1a645e762358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad693d7300ed7134b60bb1a645e762358">&#9670;&nbsp;</a></span>__HAL_RCC_TIM1_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM1_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">                                        __IO uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                                       } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Enable or disable the APB2 peripheral clock. </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="gad2b7c3a381d791c4ee728e303935832a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2b7c3a381d791c4ee728e303935832a">&#9670;&nbsp;</a></span>__HAL_RCC_TIM1_IS_CLK_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM1_IS_CLK_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; RCC_APB2ENR_TIM1EN)   != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the APB2 peripheral clock </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="gafc3ffcbb86e4913ae336ba094ca199e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc3ffcbb86e4913ae336ba094ca199e1">&#9670;&nbsp;</a></span>__HAL_RCC_SYSCFG_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SYSCFG_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">                                        __IO uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;APB4ENR, RCC_APB4ENR_SYSCFGEN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;APB4ENR, RCC_APB4ENR_SYSCFGEN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                                       } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Enable or disable the APB4 peripheral clock. </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6">&#9670;&nbsp;</a></span>__HAL_RCC_SYSCFG_IS_CLK_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;APB4ENR &amp; RCC_APB4ENR_SYSCFGEN)  != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the APB4 peripheral clock </p>
<dl class="section note"><dt>注解</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="ga527ed7b397149fd6fc69d281ce39f8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga527ed7b397149fd6fc69d281ce39f8d8">&#9670;&nbsp;</a></span>__HAL_RCC_MDMA_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_MDMA_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_MDMALPEN))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>

</div>
</div>
<a id="gae1d931934bb3e3f9f6e42c496800a364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1d931934bb3e3f9f6e42c496800a364">&#9670;&nbsp;</a></span>__HAL_RCC_MDMA_IS_CLK_SLEEP_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_MDMA_IS_CLK_SLEEP_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;AHB3LPENR &amp; RCC_AHB3LPENR_MDMALPEN)    != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the AHB3 peripheral clock during Low Poser (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>

</div>
</div>
<a id="ga568e4d004285fe009bc4e5d33e13af61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga568e4d004285fe009bc4e5d33e13af61">&#9670;&nbsp;</a></span>__HAL_RCC_DMA1_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ENABLE or disable the AHB1 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. </dd>
<dd>
By default, all peripheral clocks are ENABLEd during SLEEP mode. </dd></dl>

</div>
</div>
<a id="ga2840d82c5565e7690a69a6848fa50fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2840d82c5565e7690a69a6848fa50fea">&#9670;&nbsp;</a></span>__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA1LPEN))          != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the AHB1 peripheral clock during Low Poser (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>

</div>
</div>
<a id="gaf6fa397bcd717325032e3425fd424988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6fa397bcd717325032e3425fd424988">&#9670;&nbsp;</a></span>__HAL_RCC_DCMI_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ENABLE or disable the AHB2 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. </dd>
<dd>
By default, all peripheral clocks are ENABLEd during SLEEP mode. </dd></dl>

</div>
</div>
<a id="ga7ddec13decdd551aa0a332fb7ca606dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ddec13decdd551aa0a332fb7ca606dc">&#9670;&nbsp;</a></span>__HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_DCMILPEN))    != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the AHB2 peripheral clock during Low Poser (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>

</div>
</div>
<a id="gaff8820b47bd3764e7cded76b9368460b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff8820b47bd3764e7cded76b9368460b">&#9670;&nbsp;</a></span>__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(RCC-&gt;AHB4LPENR) |= (RCC_AHB4LPENR_GPIOALPEN)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ENABLE or disable the AHB4 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. </dd>
<dd>
By default, all peripheral clocks are ENABLEd during SLEEP mode. </dd></dl>

</div>
</div>
<a id="gabfca340e2266b35f9eb8bda9f24fb272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfca340e2266b35f9eb8bda9f24fb272">&#9670;&nbsp;</a></span>__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;AHB4LPENR &amp; (RCC_AHB4LPENR_GPIOALPEN))   != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the AHB4 peripheral clock during Low Poser (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>

</div>
</div>
<a id="ga375ff76fe5812805a080131198a26c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga375ff76fe5812805a080131198a26c5f">&#9670;&nbsp;</a></span>__HAL_RCC_WWDG1_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WWDG1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(RCC-&gt;APB3LPENR) |= (RCC_APB3LPENR_WWDG1LPEN)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ENABLE or disable the APB3 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. </dd>
<dd>
By default, all peripheral clocks are ENABLEd during SLEEP mode. </dd></dl>

</div>
</div>
<a id="gad17ddfd08db9b3e7f85417e6b3ddd99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad17ddfd08db9b3e7f85417e6b3ddd99f">&#9670;&nbsp;</a></span>__HAL_RCC_WWDG1_IS_CLK_SLEEP_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WWDG1_IS_CLK_SLEEP_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;APB3LPENR &amp; (RCC_APB3LPENR_WWDG1LPEN)) != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the APB3 peripheral clock during Low Poser (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>

</div>
</div>
<a id="ga975142c90b4e1baf21b361524518235d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga975142c90b4e1baf21b361524518235d">&#9670;&nbsp;</a></span>__HAL_RCC_TIM2_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(RCC-&gt;APB1LLPENR) |= (RCC_APB1LLPENR_TIM2LPEN)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ENABLE or disable the APB1 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. </dd>
<dd>
By default, all peripheral clocks are ENABLEd during SLEEP mode. </dd></dl>

</div>
</div>
<a id="gaf38181befdeecf6a61c03885d3645bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf38181befdeecf6a61c03885d3645bf1">&#9670;&nbsp;</a></span>__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;APB1LLPENR &amp; (RCC_APB1LLPENR_TIM2LPEN))    != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the APB1 peripheral clock during Low Poser (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>

</div>
</div>
<a id="ga6ce02f1b2689c664010bebc2363d1db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ce02f1b2689c664010bebc2363d1db4">&#9670;&nbsp;</a></span>__HAL_RCC_TIM1_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(RCC-&gt;APB2LPENR) |= (RCC_APB2LPENR_TIM1LPEN)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ENABLE or disable the APB2 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. </dd>
<dd>
By default, all peripheral clocks are ENABLEd during SLEEP mode. </dd></dl>

</div>
</div>
<a id="ga0b265851c7557da6b372ff462819caa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b265851c7557da6b372ff462819caa9">&#9670;&nbsp;</a></span>__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM1LPEN))   != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the APB2 peripheral clock during Low Poser (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>

</div>
</div>
<a id="ga6e3a8ca9e554e3aa7aba57d034725655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e3a8ca9e554e3aa7aba57d034725655">&#9670;&nbsp;</a></span>__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(RCC-&gt;APB4LPENR) |= (RCC_APB4LPENR_SYSCFGLPEN)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ENABLE or disable the APB4 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. </dd>
<dd>
By default, all peripheral clocks are ENABLEd during SLEEP mode. </dd></dl>

</div>
</div>
<a id="ga0e518b9a088d789d700d121db458403a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e518b9a088d789d700d121db458403a">&#9670;&nbsp;</a></span>__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;APB4LPENR &amp; (RCC_APB4LPENR_SYSCFGLPEN))  != 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the enable or disable status of the APB4 peripheral clock during Low Poser (Sleep) mode. </p>
<dl class="section note"><dt>注解</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>

</div>
</div>
<a id="ga0b407a9e7c3eda603326c29e57d065e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b407a9e7c3eda603326c29e57d065e4">&#9670;&nbsp;</a></span>__HAL_RCC_HSI_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__STATE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a> , (uint32_t)(__STATE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable peripheral bus clock when D3 domain is in DRUN </p>
<dl class="section note"><dt>注解</dt><dd>After reset (default config), peripheral clock is disabled when CPU is in CSTOPMacro to enable or disable the Internal High Speed oscillator (HSI). </dd>
<dd>
After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used to clock the PLL and/or system clock. </dd>
<dd>
HSI can not be stopped if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then stop the HSI. </dd>
<dd>
The HSI is stopped by hardware when entering STOP and STANDBY modes. </dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;STATE&lt;/strong&gt;</td><td>specifies the new state of the HSI. This parameter can be one of the following values: <ul>
<li>RCC_HSI_OFF turn OFF the HSI oscillator </li>
<li>RCC_HSI_ON turn ON the HSI oscillator </li>
<li>RCC_HSI_DIV1 turn ON the HSI oscillator and divide it by 1 (default after reset) </li>
<li>RCC_HSI_DIV2 turn ON the HSI oscillator and divide it by 2 </li>
<li>RCC_HSI_DIV4 turn ON the HSI oscillator and divide it by 4 </li>
<li>RCC_HSI_DIV8 turn ON the HSI oscillator and divide it by 8 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. </dd></dl>

</div>
</div>
<a id="ga8850afc9537ef7183af070aa77e26481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8850afc9537ef7183af070aa77e26481">&#9670;&nbsp;</a></span>__HAL_RCC_GET_HSI_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_HSI_DIVIDER</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the HSI divider. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>HSI divider. The returned value can be one of the following:<ul>
<li>RCC_CR_HSIDIV_1 HSI oscillator divided by 1 (default after reset)</li>
<li>RCC_CR_HSIDIV_2 HSI oscillator divided by 2</li>
<li>RCC_CR_HSIDIV_4 HSI oscillator divided by 4</li>
<li>RCC_CR_HSIDIV_8 HSI oscillator divided by 8 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaab944f562b53fc74bcc0e4958388fd42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab944f562b53fc74bcc0e4958388fd42">&#9670;&nbsp;</a></span>__HAL_RCC_HSI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the Internal High Speed oscillator (HSI). </p>
<dl class="section note"><dt>注解</dt><dd>The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after start-up from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). </dd>
<dd>
HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI. </dd>
<dd>
After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source. This parameter can be: ENABLE or DISABLE. </dd>
<dd>
When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. </dd></dl>

</div>
</div>
<a id="ga7bccced288554b8598110b465701fad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bccced288554b8598110b465701fad0">&#9670;&nbsp;</a></span>__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__HSICalibrationValue__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;HSICFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4142773cbc937f72e59f77ea1b8128c2">RCC_HSICFGR_HSITRIM</a>, (uint32_t)(__HSICalibrationValue__) &lt;&lt; RCC_HSICFGR_HSITRIM_Pos);</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to adjust the Internal High Speed oscillator (HSI) calibration value. </p>
<dl class="section note"><dt>注解</dt><dd>The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC. </dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;HSICalibrationValue&lt;/strong&gt;</td><td>specifies the calibration trimming value. This parameter must be a number between 0 and 0x7F (3F for Rev Y device). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae069a430441e0547d753a7b47feaebd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae069a430441e0547d753a7b47feaebd1">&#9670;&nbsp;</a></span>__HAL_RCC_HSISTOP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSISTOP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for some peripherals. </p>
<dl class="section note"><dt>注解</dt><dd>Keeping the HSI ON in STOP mode allows to avoid slowing down the communication speed because of the HSI start-up time. </dd>
<dd>
The enable of this function has not effect on the HSION bit. This parameter can be: ENABLE or DISABLE. </dd></dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga93d851ecdcd6c910044b0533261945f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93d851ecdcd6c910044b0533261945f3">&#9670;&nbsp;</a></span>__HAL_RCC_HSI48_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI48_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaca95d519a1d398b417e5ce4b3fd14c51">RCC_CR_HSI48ON</a>);</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to enable or disable the Internal High Speed oscillator for USB (HSI48). </p>
<dl class="section note"><dt>注解</dt><dd>After enabling the HSI48, the application software should wait on HSI48RDY flag to be set indicating that HSI48 clock is stable and can be used to clock the USB. </dd>
<dd>
The HSI48 is stopped by hardware when entering STOP and STANDBY modes. </dd></dl>

</div>
</div>
<a id="gaa84c473d288b2cd3f4e651ffedb24bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa84c473d288b2cd3f4e651ffedb24bf2">&#9670;&nbsp;</a></span>__HAL_RCC_CSI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CSI_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae3b501eadb2c4fd9aa2a9c32502e5653">RCC_CR_CSION</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the Internal oscillator (CSI). </p>
<dl class="section note"><dt>注解</dt><dd>The CSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after start-up from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). </dd>
<dd>
CSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the CSI. </dd>
<dd>
After enabling the CSI, the application software should wait on CSIRDY flag to be set indicating that CSI clock is stable and can be used as system clock source. </dd>
<dd>
When the CSI is stopped, CSIRDY flag goes low after 6 CSI oscillator clock cycles. </dd></dl>

</div>
</div>
<a id="ga54e1aa79a9bcfa75e52f2125d45ebb45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54e1aa79a9bcfa75e52f2125d45ebb45">&#9670;&nbsp;</a></span>__HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__CSICalibrationValue__</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                                                                                          \</div><div class="line">               MODIFY_REG(RCC-&gt;CSICFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga841b37f161d57def8ced6cd757ab0461">RCC_CSICFGR_CSITRIM</a>, (uint32_t)(__CSICalibrationValue__) &lt;&lt; RCC_CSICFGR_CSITRIM_Pos);            \</div><div class="line">               } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="group___peripheral___registers___bits___definition_html_ga841b37f161d57def8ced6cd757ab0461"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga841b37f161d57def8ced6cd757ab0461">RCC_CSICFGR_CSITRIM</a></div><div class="ttdeci">#define RCC_CSICFGR_CSITRIM</div><div class="ttdef"><b>Definition:</b> stm32h750xx.h:14716</div></div>
</div><!-- fragment -->
<p>Macro Adjusts the Internal oscillator (CSI) calibration value. </p>
<dl class="section note"><dt>注解</dt><dd>The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal CSI RC. </dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;CSICalibrationValue&lt;/strong&gt;</td><td>specifies the calibration trimming value. This parameter must be a number between 0 and 0x1F. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabd28d1ef7255a06b8a2aa9d478a175df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd28d1ef7255a06b8a2aa9d478a175df">&#9670;&nbsp;</a></span>__HAL_RCC_CSISTOP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CSISTOP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ce8304061c77e829afaa5f2abc4711">RCC_CR_CSIKERON</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the force of the Low-power Internal oscillator (CSI) in STOP mode to be quickly available as kernel clock for USARTs and I2Cs. </p>
<dl class="section note"><dt>注解</dt><dd>Keeping the CSI ON in STOP mode allows to avoid slowing down the communication speed because of the CSI start-up time. </dd>
<dd>
The enable of this function has not effect on the CSION bit. This parameter can be: ENABLE or DISABLE. </dd></dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga560de8b8991db4a296de878a7a8aa58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga560de8b8991db4a296de878a7a8aa58b">&#9670;&nbsp;</a></span>__HAL_RCC_LSI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSI_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CSR, RCC_CSR_LSION)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the Internal Low Speed oscillator (LSI). </p>
<dl class="section note"><dt>注解</dt><dd>After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. </dd>
<dd>
LSI can not be disabled if the IWDG is running. </dd>
<dd>
When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. </dd></dl>

</div>
</div>
<a id="gaa3d98648399f15d02645ef84f6ca8e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3d98648399f15d02645ef84f6ca8e4b">&#9670;&nbsp;</a></span>__HAL_RCC_HSE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__STATE__</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                        \</div><div class="line">                      if ((__STATE__) == RCC_HSE_ON)            \</div><div class="line">                      {                                         \</div><div class="line">                        SET_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);         \</div><div class="line">                      }                                         \</div><div class="line">                      else <span class="keywordflow">if</span> ((__STATE__) == RCC_HSE_OFF)      \</div><div class="line">                      {                                         \</div><div class="line">                        CLEAR_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);       \</div><div class="line">                        CLEAR_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);      \</div><div class="line">                      }                                         \</div><div class="line">                      else <span class="keywordflow">if</span> ((__STATE__) == RCC_HSE_BYPASS)   \</div><div class="line">                      {                                         \</div><div class="line">                        SET_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);        \</div><div class="line">                        SET_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);         \</div><div class="line">                      }                                         \</div><div class="line">                      else                                      \</div><div class="line">                      {                                         \</div><div class="line">                        CLEAR_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);       \</div><div class="line">                        CLEAR_BIT(RCC-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);      \</div><div class="line">                      }                                         \</div><div class="line">                    } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> stm32h750xx.h:14617</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> stm32h750xx.h:14611</div></div>
</div><!-- fragment -->
<p>Macro to configure the External High Speed oscillator (<b>HSE</b>). </p>
<dl class="section note"><dt>注解</dt><dd>After enabling the HSE (RCC_HSE_ON, RCC_HSE_BYPASS or RCC_HSE_BYPASS_DIGITAL), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock. </dd>
<dd>
HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it). </dd>
<dd>
The HSE is stopped by hardware when entering STOP and STANDBY modes. </dd>
<dd>
This function reset the CSSON bit, so if the clock security system(CSS) was previously enabled you have to enable it again after calling this function. </dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;STATE&lt;/strong&gt;</td><td>specifies the new state of the HSE. This parameter can be one of the following values: <ul>
<li>RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles. </li>
<li>RCC_HSE_ON: turn ON the HSE oscillator. </li>
<li>RCC_HSE_BYPASS: HSE oscillator bypassed with external clock. </li>
<li>RCC_HSE_BYPASS_DIGITAL: HSE oscillator bypassed with digital external clock. (*)</li>
</ul>
(*): Only available on stm32h7a3xx, stm32h7b3xx and stm32h7b0xx family lines. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab7cc36427c31da645a0e38e181f8ce0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7cc36427c31da645a0e38e181f8ce0f">&#9670;&nbsp;</a></span>__HAL_RCC_RTC_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RTC_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the the RTC clock. </p>
<dl class="section note"><dt>注解</dt><dd>These macros must be used only after the RTC clock source was selected. </dd></dl>

</div>
</div>
<a id="ga7e10e306e7d9f3cd59d30dcb2c9cf61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">&#9670;&nbsp;</a></span>__HAL_RCC_RTC_CLKPRESCALER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RTC_CLKPRESCALER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RTCCLKSource__</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line">(((__RTCCLKSource__) &amp; RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ?    \</div><div class="line">                                                 MODIFY_REG(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>, (((__RTCCLKSource__) &amp; 0xFFFFCFFU) &gt;&gt; 4)) : CLEAR_BIT(RCC-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>)</div><div class="ttc" id="group___peripheral___registers___bits___definition_html_gad7c067c52ecd135252c691aad32c0b83"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a></div><div class="ttdeci">#define RCC_CFGR_RTCPRE</div><div class="ttdef"><b>Definition:</b> stm32h750xx.h:14762</div></div>
</div><!-- fragment -->
<p>Macros to configure the RTC clock (RTCCLK). </p>
<dl class="section note"><dt>注解</dt><dd>As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset). </dd>
<dd>
Once the RTC clock is configured it can't be changed unless the Backup domain is reset using __HAL_RCC_BackupReset_RELEASE() macro, or by a Power On Reset (POR). </dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RTCCLKSource&lt;/strong&gt;</td><td>specifies the RTC clock source. This parameter can be one of the following values: <ul>
<li>RCC_RTCCLKSOURCE_LSE: LSE selected as RTC clock. </li>
<li>RCC_RTCCLKSOURCE_LSI: LSI selected as RTC clock. </li>
<li>RCC_RTCCLKSOURCE_HSE_DIVx: HSE clock divided by x selected as RTC clock, where x:[2,31] </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. </dd>
<dd>
The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source). </dd></dl>

</div>
</div>
<a id="ga3bf7da608ff985873ca8e248fb1dc4f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bf7da608ff985873ca8e248fb1dc4f0">&#9670;&nbsp;</a></span>__HAL_RCC_BACKUPRESET_FORCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_BACKUPRESET_FORCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;BDCR, RCC_BDCR_BDRST)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to force or release the Backup domain reset. </p>
<dl class="section note"><dt>注解</dt><dd>This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_BDCR register. </dd>
<dd>
The BKPSRAM is not affected by this reset. </dd></dl>

</div>
</div>
<a id="gaaf196a2df41b0bcbc32745c2b218e696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf196a2df41b0bcbc32745c2b218e696">&#9670;&nbsp;</a></span>__HAL_RCC_PLL_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga4cad9a81f5c5544f46c742ae1aa64ae2">RCC_CR_PLL1ON</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the main PLL. </p>
<dl class="section note"><dt>注解</dt><dd>After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. </dd>
<dd>
The main PLL can not be disabled if it is used as system clock source </dd>
<dd>
The main PLL is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

</div>
</div>
<a id="ga3b91ed3c583825f511ad281054186fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b91ed3c583825f511ad281054186fee">&#9670;&nbsp;</a></span>__HAL_RCC_PLLCLKOUT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLCLKOUT_ENABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLL1ClockOut__</td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, (__RCC_PLL1ClockOut__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables each clock output (PLL_P_CLK, PLL_Q_CLK, PLL_R_CLK) </p>
<dl class="section note"><dt>注解</dt><dd>Enabling/disabling those Clocks can be done only when the PLL is disabled. This is mainly used to save Power. (The ck_pll_p of the System PLL cannot be stopped if used as System Clock). </dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLL1ClockOut&lt;/strong&gt;</td><td>specifies the PLL clock to be outputted This parameter can be one of the following values: <ul>
<li>RCC_PLL1_DIVP: This clock is used to generate system clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) </li>
<li>RCC_PLL1_DIVQ: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) </li>
<li>RCC_PLL1_DIVR: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***)</li>
</ul>
(*) : For stm32h72xxx and stm32h73xxx family lines and requires to enable the CPU_FREQ_BOOST flash option byte, 520MHZ otherwise. (**) : For stm32h74xx and stm32h75xx family lines and requires the board to be connected on LDO regulator not SMPS, 400MHZ otherwise. (***): For stm32h7a3xx, stm32h7b3xx and stm32h7b0xx family lines.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga55ff917129b4eafb127d90ba35a0ce0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55ff917129b4eafb127d90ba35a0ce0e">&#9670;&nbsp;</a></span>__HAL_RCC_PLLFRACN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLFRACN_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL1FRACEN)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables Fractional Part Of The Multiplication Factor of PLL1 VCO </p>
<dl class="section note"><dt>注解</dt><dd>Enabling/disabling Fractional Part can be any time without the need to stop the PLL1 </dd></dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga69b310a74311ec6719ab9463ecaebcb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69b310a74311ec6719ab9463ecaebcb9">&#9670;&nbsp;</a></span>__HAL_RCC_PLL_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLLSOURCE__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLM1__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLN1__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLP1__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLQ1__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLR1__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span>{ MODIFY_REG(RCC-&gt;PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | RCC_PLLCKSELR_DIVM1) , ((__RCC_PLLSOURCE__) | ( (__PLLM1__) &lt;&lt;4U)));  \</div><div class="line">                      WRITE_REG (RCC-&gt;PLL1DIVR , ( (((__PLLN1__) - 1U )&amp; RCC_PLL1DIVR_N1) | ((((__PLLP1__) -1U ) &lt;&lt; 9U) &amp; RCC_PLL1DIVR_P1) | \</div><div class="line">                                ((((__PLLQ1__) -1U) &lt;&lt; 16U)&amp; RCC_PLL1DIVR_Q1) | ((((__PLLR1__) - 1U) &lt;&lt; 24U)&amp; RCC_PLL1DIVR_R1))); \</div><div class="line">                    } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Macro to configures the main PLL clock source, multiplication and division factors. </p>
<dl class="section note"><dt>注解</dt><dd>This function must be used only when the main PLL is disabled.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLLSOURCE&lt;/strong&gt;</td><td>specifies the PLL entry clock source. This parameter can be one of the following values: <ul>
<li>RCC_PLLSOURCE_CSI: CSI oscillator clock selected as PLL clock entry </li>
<li>RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry </li>
<li>RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>This clock source (<b>RCC_PLLSource</b>) is common for the main PLL1 (main PLL) and PLL2 &amp; PLL3 .</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLM1&lt;/strong&gt;</td><td>specifies the division factor for PLL VCO input clock This parameter must be a number between 1 and 63. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 16 MHz.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLN1&lt;/strong&gt;</td><td>specifies the multiplication factor for PLL VCO output clock This parameter must be a number between 4 and 512 or between 8 and 420(*). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 150 and 420 MHz (when in medium VCO range) or between 192 and 836 MHZ or between 128 and 560 MHZ(*) (when in wide VCO range)</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLP1&lt;/strong&gt;</td><td>specifies the division factor for system clock. This parameter must be a number between 2 or 1(**) and 128 (where odd numbers are not allowed)</td></tr>
    <tr><td class="paramname">&lt;strong&gt;PLLQ1&lt;/strong&gt;</td><td>specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128</td></tr>
    <tr><td class="paramname">&lt;strong&gt;PLLR1&lt;/strong&gt;</td><td>specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>To insure an optimal behavior of the PLL when one of the post-divider (DIVP, DIVQ or DIVR) is not used, application shall clear the enable bit (DIVyEN) and assign lowest possible value to <b>PLL1P</b>, <b>PLL1Q</b> or <b>PLL1R</b> parameters. </dd></dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td>(*) : For stm32h7a3xx and stm32h7b3xx family lines. (**): For stm32h72xxx and stm32h73xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf9a8466f991888332ec978dc92c62d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9a8466f991888332ec978dc92c62d7d">&#9670;&nbsp;</a></span>__HAL_RCC_PLL_PLLSOURCE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_PLLSOURCE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCKSELR, RCC_PLLCKSELR_PLLSRC, (__PLLSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the PLLs clock source. </p>
<dl class="section note"><dt>注解</dt><dd>This function must be used only when all PLLs are disabled. </dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLSOURCE&lt;/strong&gt;</td><td>specifies the PLLs entry clock source. This parameter can be one of the following values: <ul>
<li>RCC_PLLSOURCE_CSI: CSI oscillator clock selected as PLL clock entry </li>
<li>RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry </li>
<li>RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa7662098d7459db3e7888ed8e60c88c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7662098d7459db3e7888ed8e60c88c6">&#9670;&nbsp;</a></span>__HAL_RCC_PLLFRACN_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLFRACN_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLL1FRACN__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLL1FRACR, RCC_PLL1FRACR_FRACN1, (uint32_t)(__RCC_PLL1FRACN__) &lt;&lt; RCC_PLL1FRACR_FRACN1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configures the main PLL clock Fractional Part Of The Multiplication Factor </p>
<dl class="section note"><dt>注解</dt><dd>These bits can be written at any time, allowing dynamic fine-tuning of the PLL1 VCO</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLL1FRACN&lt;/strong&gt;</td><td>specifies Fractional Part Of The Multiplication Factor for PLL1 VCO It should be a value between 0 and 8191 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>Warning: The software has to set correctly these bits to insure that the VCO output frequency is between its valid frequency range, which is: 192 to 836 MHz or 128 to 560 MHz(*) if PLL1VCOSEL = 0 150 to 420 MHz if PLL1VCOSEL = 1.</dd></dl>
<p>(*) : For stm32h7a3xx and stm32h7b3xx family lines.</p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3c75fa8ed4bf3c61dd2ac24b41da6f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c75fa8ed4bf3c61dd2ac24b41da6f6d">&#9670;&nbsp;</a></span>__HAL_RCC_PLL_VCIRANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_VCIRANGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLL1VCIRange__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL1RGE, (__RCC_PLL1VCIRange__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to select the PLL1 reference frequency range. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLL1VCIRange&lt;/strong&gt;</td><td>specifies the PLL1 input frequency range This parameter can be one of the following values: <ul>
<li>RCC_PLL1VCIRANGE_0: Range frequency is between 1 and 2 MHz </li>
<li>RCC_PLL1VCIRANGE_1: Range frequency is between 2 and 4 MHz </li>
<li>RCC_PLL1VCIRANGE_2: Range frequency is between 4 and 8 MHz </li>
<li>RCC_PLL1VCIRANGE_3: Range frequency is between 8 and 16 MHz </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1cfc604e0630d8556dd383cf3d50b9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cfc604e0630d8556dd383cf3d50b9e8">&#9670;&nbsp;</a></span>__HAL_RCC_PLL_VCORANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_VCORANGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLL1VCORange__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL1VCOSEL, (__RCC_PLL1VCORange__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to select the PLL1 reference frequency range. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLL1VCORange&lt;/strong&gt;</td><td>specifies the PLL1 input frequency range This parameter can be one of the following values: <ul>
<li>RCC_PLL1VCOWIDE: Range frequency is between 192 and 836 MHz or between 128 to 560 MHz(*) </li>
<li>RCC_PLL1VCOMEDIUM: Range frequency is between 150 and 420 MHz</li>
</ul>
(*) : For stm32h7a3xx and stm32h7b3xx family lines.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac99c2453d9e77c8b457acc0210e754c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac99c2453d9e77c8b457acc0210e754c2">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SYSCLK_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SYSCLK_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(RCC-&gt;CFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the clock source used as system clock. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source used as system clock. The returned value can be one of the following:<ul>
<li>RCC_CFGR_SWS_CSI: CSI used as system clock.</li>
<li>RCC_CFGR_SWS_HSI: HSI used as system clock.</li>
<li>RCC_CFGR_SWS_HSE: HSE used as system clock.</li>
<li>RCC_CFGR_SWS_PLL: PLL used as system clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga32f72b8c5b7e97b415867c57f9fafed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32f72b8c5b7e97b415867c57f9fafed6">&#9670;&nbsp;</a></span>__HAL_RCC_SYSCLK_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SYSCLK_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_SYSCLKSOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, (__RCC_SYSCLKSOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the system clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_SYSCLKSOURCE&lt;/strong&gt;</td><td>specifies the system clock source. This parameter can be one of the following values:<ul>
<li>RCC_SYSCLKSOURCE_HSI: HSI oscillator is used as system clock source.</li>
<li>RCC_SYSCLKSOURCE_CSI: CSI oscillator is used as system clock source.</li>
<li>RCC_SYSCLKSOURCE_HSE: HSE oscillator is used as system clock source.</li>
<li>RCC_SYSCLKSOURCE_PLLCLK: PLL output is used as system clock source. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3ea1390f8124e2b3b8d53e95541d6e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ea1390f8124e2b3b8d53e95541d6e53">&#9670;&nbsp;</a></span>__HAL_RCC_GET_PLL_OSCSOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_PLL_OSCSOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(RCC-&gt;PLLCKSELR &amp; RCC_PLLCKSELR_PLLSRC))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the oscillator used as PLL clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>oscillator used as PLL clock source. The returned value can be one of the following:<ul>
<li>RCC_PLLSOURCE_NONE: No oscillator is used as PLL clock source.</li>
<li>RCC_PLLSOURCE_CSI: CSI oscillator is used as PLL clock source.</li>
<li>RCC_PLLSOURCE_HSI: HSI oscillator is used as PLL clock source.</li>
<li>RCC_PLLSOURCE_HSE: HSE oscillator is used as PLL clock source. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6731530ebbbcc0696e9bd94eb0d2724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6731530ebbbcc0696e9bd94eb0d2724">&#9670;&nbsp;</a></span>__HAL_RCC_LSEDRIVE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSEDRIVE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LSEDRIVE__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__LSEDRIVE__));</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the External Low Speed oscillator (LSE) drive capability. </p>
<dl class="section note"><dt>注解</dt><dd>As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using HAL_PWR_EnableBkUpAccess() function before to configure the LSE (to be done once after reset). </dd>
<dd>
On STM32H7 Rev.B and above devices this can't be updated while LSE is ON. </dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;LSEDRIVE&lt;/strong&gt;</td><td>specifies the new state of the LSE drive capability. This parameter can be one of the following values: <ul>
<li>RCC_LSEDRIVE_LOW: LSE oscillator low drive capability. </li>
<li>RCC_LSEDRIVE_MEDIUMLOW: LSE oscillator medium low drive capability. </li>
<li>RCC_LSEDRIVE_MEDIUMHIGH: LSE oscillator medium high drive capability. </li>
<li>RCC_LSEDRIVE_HIGH: LSE oscillator high drive capability. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gada37410b216acbb9cd062f17c585517b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada37410b216acbb9cd062f17c585517b">&#9670;&nbsp;</a></span>__HAL_RCC_WAKEUPSTOP_CLK_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_WAKEUPSTOP_CLK_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_STOPWUCLK__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a>, (__RCC_STOPWUCLK__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the wake up from stop clock. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_STOPWUCLK&lt;/strong&gt;</td><td>specifies the clock source used after wake up from stop This parameter can be one of the following values: <ul>
<li>RCC_STOP_WAKEUPCLOCK_CSI: CSI selected as system clock source </li>
<li>RCC_STOP_WAKEUPCLOCK_HSI: HSI selected as system clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae392379f2184e3e299cfe4f31d603ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae392379f2184e3e299cfe4f31d603ca3">&#9670;&nbsp;</a></span>__HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_STOPKERWUCLK__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabfc89cbee6dc0e89e1c453fbfea80bd2">RCC_CFGR_STOPKERWUCK</a>, (__RCC_STOPKERWUCLK__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the Kernel wake up from stop clock. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_STOPKERWUCLK&lt;/strong&gt;</td><td>specifies the Kernel clock source used after wake up from stop This parameter can be one of the following values: <ul>
<li>RCC_STOP_KERWAKEUPCLOCK_CSI: CSI selected as Kernel clock source </li>
<li>RCC_STOP_KERWAKEUPCLOCK_HSI: HSI selected as Kernel clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">生成于 2022年 二月 12日 星期六 02:15:48 , 为 Test使用 
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
