
AVRASM ver. 2.2.8  C:\Users\juana\OneDrive\Documentos\GitHub\Proyecto_I\Proyecto_I\Proyecto_I\main.asm Wed Mar 19 22:48:29 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\juana\OneDrive\Documentos\GitHub\Proyecto_I\Proyecto_I\Proyecto_I\main.asm(13): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\juana\OneDrive\Documentos\GitHub\Proyecto_I\Proyecto_I\Proyecto_I\main.asm(13): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 ;*******************************************
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Universidad del Valle de Guatemala
                                 ; IE2025: Programacion de Microcontroladores
                                 ;
                                 ; Author: Juan Rodriguez
                                 ; Proyecto: Proyecto I
                                 ; Hardware: ATmega328P
                                 ; Creado: 07/03/2025
                                 ; Modificado: 19/03/2025
                                 ; Descripcion: Reloj Digital con despliegue de hora y fecha, sistema de alarma y configuracin de hora, alarma y fecha.
                                 ;*****************************************
                                 
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .def	SET_PB_N=R17						//Estado de los botones
                                 .def	CONTAD0R=R18						//PUERTO C
                                 .def	DISPLAY=R19							//PUERTO D
                                 .def	FLAG_STATE=R20						//Bandera de Modos	
                                 .def	FLAGS_MP=R21
                                 .def	FLAGS_MP1=R22						//Bandera Multiproposito
                                 .def	LIMIT_OVF=R23						//Contador de dias y meses
                                 .def	DIAS=R24							//Contador de dias y meses
                                 .equ	T1VALUE= 64558						//Valor inicial para la interrupcion de 60 seg
                                 .equ	T0VALUE=11							//Valor para interrupcion de 250 ms
                                 .equ	T2VALUE=224							//Valor para interrupcion de 2 ms
                                 .dseg
                                 
                                 .org	SRAM_START
000100                           UMIN:	.byte	1
000101                           DMIN:	.byte	1
000102                           UHOR:	.byte	1
000103                           DHOR:	.byte	1
000104                           UDIAS:	.byte	1
000105                           DDIAS:	.byte	1
000106                           UMES:	.byte	1
000107                           DMES:	.byte	1
                                 
                                 .cseg
                                 
                                 .org 0x0000
000000 c024                      	RJMP	SETUP								//Ir a la configuraciOn al inicio
                                 
                                 .org PCI1addr
000008 c105                      	RJMP	ISR_PCINT1
                                 
                                 .org OVF1addr
00001a c0d5                      	RJMP	ISR_TIMER1
                                 
                                 .org OVF0addr
000020 c0de                      	RJMP	ISR_TIMER0
                                 
                                 		//Configuracion de pila //0x08FF
000021 ef0f                      	LDI		R16, LOW(RAMEND)						// Cargar 0xFF a R16
000022 bf0d                      	OUT		SPL, R16								// Cargar 0xFF a SPL
000023 e008                      	LDI		R16, HIGH(RAMEND)						//	
000024 bf0e                      	OUT		SPH, R16								// Cargar 0x08 a SPH
                                 
                                 //Configurar MCU
                                 SETUP:
000025 94f8                      	CLI												//Deshabilitar interrupciones globales
                                 
                                 	// Configurar Prescaler "Principal"
000026 e800                      	LDI R16, (1 << CLKPCE)
000027 9300 0061                 	STS CLKPR, R16									// Habilitar cambio de PRESCALER
000029 e004                      	LDI R16, 0b00000100
00002a 9300 0061                 	STS CLKPR, R16									// Configurar Prescaler a 16 F_cpu = 1MHz
                                 
                                 	//Configuracion de TIMER2 
00002c ee00                      	LDI		R16, T2VALUE
00002d 9300 00b2                     STS     TCNT2, R16								//Cargar el valor inicial para interupcion cada 2ms
00002f e003                          LDI     R16, (1 << CS21) | (1 << CS20)			//Prescaler de 64
000030 9300 00b1                     STS     TCCR2B, R16
                                 	
                                 	//Configuracion de TIMER0
000032 e003                      	LDI		R16, (1<<CS01) | (1<<CS00)				//Prescaler a 64
000033 bd05                      	OUT		TCCR0B, R16
                                 	//Activar las interrupciones del timer0
000034 e001                      	LDI		R16, (1<<TOIE0)
000035 9300 006e                 	STS		TIMSK0, R16									//Activar las interrupciones del timer0
000037 e00b                      	LDI		R16, T0VALUE
000038 bd06                      	OUT		TCNT0, R16									//establecer el valor inicial a TCNT0 para interrumpir cada 10ms
                                 	
                                 	//Configuracion de TIMER1
000039 e005                      	LDI		R16,  0x05								//Prescaler a 1024
00003a 9300 0081                 	STS		TCCR1B, R16
00003c e001                      	LDI		R16, (1 << TOIE1)						//Activar interrupciones timer1
00003d 9300 006f                 	STS		TIMSK1, R16
                                 
                                 	//Cargar el valor inicial al timer1 para interrupci?n cada segundo
00003f ef0c                      	LDI		R16, HIGH(T1VALUE)
000040 9300 0085                 	STS		TCNT1H, R16	
000042 e20e                      	LDI		R16, LOW(T1VALUE)
000043 9300 0084                 	STS		TCNT1L, R16	
                                 
                                 	//Configuracion de puerto C
000045 e300                      	LDI		R16, 0x30								//PINC0/3 entrada y PC5/4 salida
000046 b907                      	OUT		DDRC, R16
000047 e00f                      	LDI		R16, 0b00001111							//PINC0/4 pullup activados y PC5/4 conduce 0 logico
000048 b908                      	OUT		PORTC, R16
                                 
                                 	//Configuracion de puerto B
000049 e20f                      	LDI		R16, 0x2F								//Todos los pines como salida excepto PB4
00004a b904                      	OUT		DDRB, R16
00004b e100                      	LDI		R16, 0x10								//Todos los pines conducen  logico y activar pullup PB4
00004c b905                      	OUT		PORTB, R16						
                                 
                                 	//Confifuracion de puerto D
00004d ef0f                      	LDI		R16, 0xFF								//Todos los pines como salida
00004e b90a                      	OUT		DDRD, R16								
00004f e000                      	LDI		R16, 0x00								//Todos los pines conducen  logico
000050 b90b                      	OUT		PORTD, R16								
                                 													
                                 	//Habilitar interrupciones en el puerto C		
000051 e002                      	LDI		R16, (1<<PCIE1)							//Setear PCIE1 en PCICR
000052 9300 0068                 	STS		PCICR, R16								
000054 e00f                      	LDI		R16, 0x0F								//Activar las interrupciones solo en los pines de botones
000055 9300 006c                 	STS		PCMSK1, R16								
                                 													
                                 	//Deshabilitar comunicacion serial				
000057 e000                      	LDI		R16, 0x00								
000058 9300 00c1                 	STS		UCSR0B, R16								
                                 													
                                 	//Valores iniciales								
00005a e020                      	LDI		CONTAD0R, 0x00							
00005b e010                      	LDI		SET_PB_N, 0x00							
00005c e030                      	LDI		DISPLAY, 0x00							
00005d e050                      	LDI		FLAGS_MP, 0x00							//Banderas multiprposito
00005e e060                      	LDI		FLAGS_MP1, 0x00							//Banderas multiprposito
00005f e040                      	LDI		FLAG_STATE, 0x00						//Por default inicia en el modo hora.
000060 e070                      	LDI		LIMIT_OVF, 0x00							//Comparar los dias con este registro
000061 e081                      	LDI		DIAS, 0x01
000062 e290                      	LDI		R25, 32									//OVF de mes para meses que terminan 1
000063 e1af                      	LDI		R26, 31									//OVF de mes para meses que terminan 0
                                 	//HORA
000064 9300 0100                 	STS		UMIN, R16								
000066 9300 0101                 	STS		DMIN, R16								
000068 9300 0102                 	STS		UHOR, R16								
00006a 9300 0103                 	STS		DHOR, R16		
                                 	//DIAS																	
00006c 9300 0107                 	STS		DMES, R16
00006e 9300 0105                 	STS		DDIAS, R16
000070 e001                      	LDI		R16, 1
000071 9300 0106                 	STS		UMES, R16
000073 9300 0104                 	STS		UDIAS, R16								
000075 9100 0100                 	LDS		R16, UMIN							
                                 													
                                 													
                                 	//Usar el puntero Z como salida de display		
000077 e0f6                      	LDI		ZH, HIGH(TABLA<<1)						//Carga la parte alta de la direcci?n de tabla en el registro ZH
000078 e7ea                      	LDI		ZL, LOW(TABLA<<1)						//Carga la parte baja de la direcci?n de la tabla en el registro ZL
000079 9134                      	LPM		DISPLAY, Z								//Carga en R18 el valor de la tabla en ela dirrecion Z
00007a b93b                      	OUT		PORTD, DISPLAY							//Muestra en el puerto D el valor leido de la tabla
                                 													
00007b 9478                      	SEI												//Habilitar interrupciones globales
00007c c01e                      	RJMP MAIN										
                                 													
                                 //Coloco este estado aca por el limite del	BREQ
                                 /********************Modos********************/	
                                 OFFAA:
                                 	//Verificar los datos para el multiplexeo HORAS
00007d e400                      	LDI		R16, 0x40								//LDI	R16, (1<<HORA)
                                 	//Encender la bandera de HORA
00007e ff56                      	SBRS	FLAGS_MP, 6
00007f 2750                      	EOR		FLAGS_MP, R16
                                 
000080 e800                      	LDI		R16, 0x80								//LDI	R16, (1<<FECHA)
                                 	//Apagar la bandera de fecha
000081 fd57                      	SBRC	FLAGS_MP, 7
000082 2750                      	EOR		FLAGS_MP, R16
                                 													
                                 	//Apagar todas las leds de estado				
000083 9a2c                      	SBI		PORTB, 4								
000084 9a45                      	SBI		PORTC, 5		
                                 	
                                 	//Actualizar CLK							
000085 fd55                      	SBRC	FLAGS_MP, 5								//Si el bit CLK esta LOW saltar
000086 940e 0181                 	CALL	LOGICH
                                 
                                 	//Actualizar fecha
000088 fd50                      	SBRC	FLAGS_MP, 0								//Si FLAG OVFD >> SET actualizar fecha																																			
000089 940e 01b9                 	CALL	LOGICF	
                                 							
00008b c00f                      	RJMP	MAIN													
                                 
                                 CONFI_ALARMA:
                                 	//Verificar los datos para el multiplexeo HORAS
00008c e400                      	LDI		R16, 0x40								//LDI	R16, (1<<HORA)
                                 	
                                 	//Encender la bandera de HORA
00008d ff56                      	SBRS	FLAGS_MP, 6
00008e 2750                      	EOR		FLAGS_MP, R16
00008f e800                      	LDI		R16, 0x80								//LDI	R16, (1<<FECHA)
                                 	
                                 	//Apagar la bandera de fecha
000090 fd57                      	SBRC	FLAGS_MP, 7
000091 2750                      	EOR		FLAGS_MP, R16								
                                 	
                                 	//Encender la led de alarma (ROJA)				
000092 9a45                      	SBI		PORTC, 5								
000093 9844                      	CBI		PORTC, 4
                                 	
                                 	//Actualizar CLK							
000094 fd55                      	SBRC	FLAGS_MP, 5								//Si el bit CLK esta LOW saltar
000095 940e 0181                 	CALL	LOGICH
                                 	
                                 	//Actualizar fecha
000097 fd50                      	SBRC	FLAGS_MP, 0								//Si FLAG OVFD >> SET actualizar fecha																																			
000098 940e 01b9                 	CALL	LOGICF					
                                 				
00009a c000                      	RJMP	MAIN												
                                 /********************Modos********************/
                                 													
                                 /******************LOOP***********************/		
                                 MAIN:												
00009b 3040                      	CPI		FLAG_STATE, 0x00						
00009c f059                      	BREQ	HORA									
00009d 3041                      	CPI		FLAG_STATE, 0x01						
00009e f0d1                      	BREQ	FECHA									
00009f 3042                      	CPI		FLAG_STATE, 0x02						
0000a0 f149                      	BREQ	CONFI_HORA								
0000a1 3043                      	CPI		FLAG_STATE, 0x03						
0000a2 f1e1                      	BREQ	CONFI_FECHA								
0000a3 3044                      	CPI		FLAG_STATE, 0x04						
0000a4 f339                      	BREQ	CONFI_ALARMA							
0000a5 3045                      	CPI		FLAG_STATE, 0x05   						
0000a6 f2b1                      	BREQ	OFFAA									
0000a7 cff3                      	RJMP	MAIN									
                                 /*******************LOOP***********************/		
                                 													
                                 													
                                 /********************Modos********************/		
                                 HORA:
                                 	//Verificar los datos para el multiplexeo HORAS
0000a8 e400                      	LDI		R16, 0x40								//LDI	R16, (1<<HORA)
                                 	//Encender la bandera de HORA
0000a9 ff56                      	SBRS	FLAGS_MP, 6
0000aa 2750                      	EOR		FLAGS_MP, R16
                                 
0000ab e800                      	LDI		R16, 0x80								//LDI	R16, (1<<FECHA)
                                 	//Apagar la bandera de fecha
0000ac fd57                      	SBRC	FLAGS_MP, 7
0000ad 2750                      	EOR		FLAGS_MP, R16						
                                 										
                                 	//Apagar todas las leds de estado				
0000ae 9a44                      	SBI		PORTC, 4								
0000af 9a45                      	SBI		PORTC, 5	
                                 
                                 	//Actualizar reloj							
0000b0 fd55                      	SBRC	FLAGS_MP, 5								//Si el bit CLK esta LOW saltar
0000b1 940e 0181                 	CALL	LOGICH	
                                 
                                 	//Actualizar fecha
0000b3 fd50                      	SBRC	FLAGS_MP, 0
0000b4 940e 01b9                 	CALL	LOGICF
                                 
                                 	//Multiplexeo								
0000b6 940e 0143                 	CALL	MULTIPLEX								
0000b8 cfe2                      	RJMP	MAIN									
                                 													
                                 FECHA:		
                                 	//Verificar los datos para el multiplexeo FECHAS
0000b9 e400                      	LDI		R16, 0x40								//LDI	R16, (1<<HORA)
                                 	//Apagar la bandera de HORA
0000ba fd56                      	SBRC	FLAGS_MP, 6
0000bb 2750                      	EOR		FLAGS_MP, R16
                                 
0000bc e800                      	LDI		R16, 0x80								//LDI	R16, (1<<FECHA)
                                 	//Encender la bandera de fecha
0000bd ff57                      	SBRS	FLAGS_MP, 7
0000be 2750                      	EOR		FLAGS_MP, R16
                                 											
                                 	//Apagar todas las leds de estado				
0000bf 9a44                      	SBI		PORTC, 4								
0000c0 9a45                      	SBI		PORTC, 5
                                 
                                 	//Actualizar CLK							
0000c1 fd55                      	SBRC	FLAGS_MP, 5								//Si el bit CLK esta LOW saltar
0000c2 940e 0181                 	CALL	LOGICH		
                                 
                                 	//Mostrar fecha						
0000c4 fd50                      	SBRC	FLAGS_MP, 0								//Si FLAG OVFD >> SET actualizar fecha																																			
0000c5 940e 01b9                 	CALL	LOGICF										
0000c7 940e 0143                 	CALL	MULTIPLEX								
0000c9 cfd1                      	RJMP	MAIN									
                                 													
                                 CONFI_HORA:	
                                 	//encender la led de la hora (AZUL)				
0000ca 9844                      	CBI		PORTC, 4								
0000cb 9845                      	CBI		PORTC, 5	
                                 
                                 	//Verificar los datos para el multiplexeo HORAS
0000cc e400                      	LDI		R16, 0x40								//LDI	R16, (1<<HORA)
                                 	//Encender la bandera de HORA
0000cd ff56                      	SBRS	FLAGS_MP, 6
0000ce 2750                      	EOR		FLAGS_MP, R16
                                 
0000cf e800                      	LDI		R16, 0x80								//LDI	R16, (1<<FECHA)
                                 	//Apagar la bandera de fecha
0000d0 fd57                      	SBRC	FLAGS_MP, 7
0000d1 2750                      	EOR		FLAGS_MP, R16
                                 
                                 	//Limpiar las banderas FDISP01 y FDISP23
0000d2 e006                      	LDI		R16, 0x06								//LDI	R16, (1<<FDISP01) | (1<<FDISP23)
0000d3 2760                      	EOR		FLAGS_MP1, R16
                                 
                                 	//Setear Banderas de seleccion de parejas de display
0000d4 940e 013d                 	CALL	FLAG_DISP
                                 
                                 	//Incrementar o decrementar
0000d6 fd51                      	SBRC	FLAGS_MP, 1								// Si Incrementar --> 1 incrementar
0000d7 940e 0204                 	CALL	INCREMENTAR
0000d9 fd52                      	SBRC	FLAGS_MP, 2								//Si Decrementar --> 1 decrementar
0000da 940e 0293                 	CALL	DECREMENTAR
0000dc 940e 0143                 	CALL	MULTIPLEX	
                                 	
                                 	
                                 											
0000de cfbc                      	RJMP	MAIN									
                                 													
                                 CONFI_FECHA:	
                                 	//Encender la led de la fecha (VERDE)			
0000df 9a44                      	SBI		PORTC, 4								
0000e0 9845                      	CBI		PORTC, 5
                                 
                                 	//Verificar los datos para el multiplexeo FECHAS
0000e1 e400                      	LDI		R16, 0x40								//LDI	R16, (1<<HORA)
                                 	//Apagar la bandera de HORA
0000e2 fd56                      	SBRC	FLAGS_MP, 6
0000e3 2750                      	EOR		FLAGS_MP, R16
                                 	
0000e4 e800                      	LDI		R16, 0x80								//LDI	R16, (1<<FECHA)
                                 	//Encender la bandera de fecha
0000e5 ff57                      	SBRS	FLAGS_MP, 7
0000e6 2750                      	EOR		FLAGS_MP, R16
                                 	
                                 	//Incrementar o decrementar
0000e7 fd51                      	SBRC	FLAGS_MP, 1								// Si Incrementar --> 1 incrementar
0000e8 940e 0204                 	CALL	INCREMENTAR
0000ea fd52                      	SBRC	FLAGS_MP, 2								//Si Decrementar --> 1 decrementar
0000eb 940e 0293                 	CALL	DECREMENTAR
0000ed 940e 0143                 	CALL	MULTIPLEX						
0000ef cfab                      	RJMP	MAIN																	
                                 													
                                 /*************Modos**************/					
                                 													
                                 /*************Configuraci?n TIMER1**********/		
                                 ISR_TIMER1:																			
0000f0 930f                      	PUSH	R16										
0000f1 b70f                      	IN		R16, SREG								
0000f2 930f                      	PUSH	R16										
                                 	//Reiniciar el contador del timer				
0000f3 ef0c                      	LDI		R16, HIGH(T1VALUE)						
0000f4 9300 0085                 	STS		TCNT1H, R16								
0000f6 e20e                      	LDI		R16, LOW(T1VALUE)						
0000f7 9300 0084                 	STS		TCNT1L, R16				
                                 	
                                 	//Activar bandera para incrementar unidades de tiempo
0000f9 e200                      	LDI		R16, 0x20								//LDI R16, (1<<CLK)
0000fa 2750                      	EOR		FLAGS_MP, R16	
                                 		
                                 	//Retorno	
0000fb 910f                      	POP		R16
0000fc bf0f                      	OUT		SREG, R16
0000fd 910f                      	POP		R16
0000fe 9518                      	RETI		
                                 /***************Configuraci?n TIMER1************/
                                 
                                 /***************Configuraci?n TIMER0************/
                                 
                                 ISR_TIMER0:
0000ff 930f                      	PUSH	R16 
000100 b70f                      	IN		R16, SREG
000101 930f                      	PUSH	R16
                                 
000102 e00b                      	LDI		R16, T0VALUE
000103 bd06                      	OUT		TCNT0, R16									//establecer el valor inicial a TCNT0 para interrumpir cada 10ms
                                 	
000104 9523                      	INC		CONTAD0R
000105 3022                      	CPI		CONTAD0R, 2									//Cada interrupcion es 0.25 s si contador=2 pasaron 0.5 s
000106 f419                      	BRNE	RETORN0
000107 e020                      	LDI		CONTAD0R, 0x00								//Reinciar el contad0r
000108 e001                      	LDI		R16, 0x01									//LDI	R16, (1<<FLED)
000109 2760                      	EOR		FLAGS_MP1, R16
                                 RETORN0:
00010a 910f                      	POP		R16
00010b bf0f                      	OUT		SREG, R16
00010c 910f                      	POP		R16
00010d 9518                      	RETI
                                 //*************Configuraci?n TIMER1**********
                                 
                                 //********Rutinas de interrupcion del pin C*******
                                 ISR_PCINT1:
                                 	//Guardar SREG y R16
00010e 930f                      	PUSH	R16
00010f b70f                      	IN		R16, SREG
000110 930f                      	PUSH	R16
                                 	//Progra de antirebote
000111 b116                      	IN		SET_PB_N, PINC								//Leer el puerto C
                                 	//Botones de configuracion.
000112 e002                      	LDI		R16, 0x02									//LDI	R16, (1<<Incrementar)
000113 ff10                      	SBRS	SET_PB_N, 0									//Si presiono el boton 0, el bit 0 esta en LOW
000114 2750                      	EOR		FLAGS_MP, R16								//encender la bandera de incremento
000115 e004                      	LDI		R16, 0x04									//LDI	R16, (1<<Decrementar)
000116 ff11                      	SBRS	SET_PB_N, 1									//Si presiono el boton 1, el bit 1 esta en LOW
000117 2750                      	EOR		FLAGS_MP, R16								//Encender la bandera de decremento
000118 e008                      	LDI		R16, 0x08									//LDI	R16, (1<<UNIDEC) 
000119 ff12                      	SBRS	SET_PB_N, 2									//Si presiono el boton 2, el bit 2 esta en LOW
00011a 2750                      	EOR		FLAGS_MP, R16									//Encender la bandera de uni
                                 	//Boton de cambio de modo
00011b ff13                      	SBRS	SET_PB_N, 3
00011c 9543                      	INC		FLAG_STATE
00011d 3046                      	CPI		FLAG_STATE,0x06
00011e f759                      	BRNE	RETORN0
00011f e040                      	LDI		FLAG_STATE, 0x00
                                 RETORNO:
000120 910f                      	POP		R16
000121 bf0f                      	OUT		SREG, R16
000122 910f                      	POP		R16
000123 9518                      	RETI
                                 //********Rutinas de interrupcion del pin C*******
                                 
                                 /***************Subrutinas***************/
                                 DELAY:
000124 b307                      	IN		R16, TIFR2
000125 ff00                      	SBRS	R16, TOV2									//Hasta que la bandera de overflow se active
000126 cffd                          RJMP    DELAY										//Se va a repetir el ciclo
000127 9ab8                          SBI		TIFR2, TOV2									//Limpiar la bandera
000128 ee00                      	LDI		R16, T2VALUE
000129 9300 00b2                     STS     TCNT2, R16									//Cargar el valor inicial 
00012b 9508                          RET
                                 
                                 /***************Mover los punteros***************/
                                 MOV_POINTER:
00012c e0f6                      	LDI		ZH, HIGH(TABLA<<1)				
00012d e7ea                      	LDI		ZL, LOW(TABLA<<1)
00012e 0fe0                      	ADD		ZL, R16										//Se incrementa la parte baja
00012f 1df1                      	ADC		ZH, R1										//Se suma 0 y el carro de la parte baja	
000130 9134                      	LPM		DISPLAY, Z 
000131 9508                      	RET
                                 
                                 MOV_POINTER2:
000132 e0f6                      	LDI		ZH, HIGH(TABLA2<<1)				
000133 e8e4                      	LDI		ZL, LOW(TABLA2<<1)
000134 0fe0                      	ADD		ZL, R16										//Se incrementa la parte baja
000135 1df1                      	ADC		ZH, R1										//Se suma 0 y el carro de la parte baja	
000136 9134                      	LPM		DISPLAY, Z
000137 e0b8                      	LDI		R27, 0x08
                                 
                                 
000138 2f0b                      	MOV		R16, R27									// LDI	DISPLAY, (1<<PT) 0x08
000139 fd60                      	SBRC	FLAGS_MP1, 0								//Salta si FLED es 0
00013a 2730                      	EOR		DISPLAY, R16								//Encender el punto display 2 (volteado)s*/
00013b b93b                      	OUT		PORTD, DISPLAY 
00013c 9508                      	RET
                                 /***************Mover los punteros***************/
                                 
                                 //********Banderas de parpadeo encender********//
                                 FLAG_DISP:
00013d fd53                      	SBRC	FLAGS_MP, 3								//Salta si UNIDEC --> 0
00013e e00c                      	LDI		R16, 0x0C								//LDI	R16, (1<<FDISP23)
00013f ff53                      	SBRS	FLAGS_MP, 3								//Salta si UNIDEC --> 1
000140 e00a                      	LDI		R16, 0x0A								//LDI	R16, (1<<FDISP01)
000141 2760                      	EOR		FLAGS_MP1, R16
000142 9508                      	RET
                                 //********Banderas de parpadeo encender********//
                                 
                                 /***************Multiplexeo para fechas***************/
                                 MULTIPLEX:
                                 	//Unidades de minutos/MES	Display 3
                                 DISPLAY3:
000143 fd56                      	SBRC	FLAGS_MP, 6								// HORA --> 1 usar unidades de minuto
000144 9100 0100                 	LDS		R16, UMIN
000146 fd57                      	SBRC	FLAGS_MP, 7								// FECHA --> 1 usar unidades mes
000147 9100 0106                 	LDS		R16, UMES
                                 
000149 940e 012c                 	CALL	MOV_POINTER
                                 
00014b b93b                      	OUT		PORTD, DISPLAY
00014c 9a2b                      	SBI		PORTB, 3
00014d 940e 0124                 	CALL	DELAY
00014f 982b                      	CBI		PORTB, 3
                                 
                                 	//Decenas de minutos/MES Display 2
                                 DISPLAY2:
000150 fd56                      	SBRC	FLAGS_MP, 6									// HORA --> 1 usar decenas de minuto
000151 9100 0101                 	LDS		R16, DMIN
000153 fd57                      	SBRC	FLAGS_MP, 7									// FECHA --> 1 usar decenas mes
000154 9100 0107                 	LDS		R16, DMES	
                                 
000156 940e 0132                 	CALL	MOV_POINTER2
000158 9a2a                      	SBI		PORTB, 2
000159 940e 0124                 	CALL	DELAY
00015b 982a                      	CBI		PORTB, 2
                                 
                                 	//Unidades de horas/dias Display1
                                 DISPLAY1:
00015c fd56                      	SBRC	FLAGS_MP, 6									// HORA --> 1 usar unidades de horas
00015d 9100 0102                 	LDS		R16, UHOR
00015f fd57                      	SBRC	FLAGS_MP, 7									// FECHA --> 1 usar Unidades de dias
000160 9100 0104                 	LDS		R16, UDIAS
000162 940e 012c                 	CALL	MOV_POINTER
                                 	//Parpadeo de punto
000164 e0b4                      	LDI		R27, 0x04									// LDI	DISPLAY, (1<<PT)
000165 ff63                      	SBRS	FLAGS_MP1, 3								//Salta si FLASH --> 1
000166 c004                      	RJMP	FLASH1
000167 fd61                      	SBRC	FLAGS_MP1, 1								//Salta si FDISP01 --> 0
000168 91b4                      	LPM		R27, Z
000169 e004                      	LDI		R16, 0x04
00016a 27b0                      	EOR		R27, R16
                                 FLASH1:
00016b 2f0b                      	MOV		R16, R27									// LDI	DISPLAY, (1<<PT)
00016c fd60                      	SBRC	FLAGS_MP1, 0								//Salta si FLED es 0
00016d 2730                      	EOR		DISPLAY, R16								//Encender el punto display 2 (volteado)s
                                 
00016e b93b                      	OUT		PORTD, DISPLAY
00016f 9a29                      	SBI		PORTB, 1
000170 940e 0124                 	CALL	DELAY
000172 9829                      	CBI		PORTB, 1
                                 
                                 	//Decenas de horas/dias Display0
                                 DISPLAY0:
000173 fd56                      	SBRC	FLAGS_MP, 6								// HORA --> 1 usar decenas de hpras
000174 9100 0103                 	LDS		R16, DHOR
000176 fd57                      	SBRC	FLAGS_MP, 7								// FECHA --> 1 usar decenas dias
000177 9100 0105                 	LDS		R16, DDIAS
                                 
000179 940e 012c                 	CALL	MOV_POINTER
00017b b93b                      	OUT		PORTD, DISPLAY
00017c 9a28                      	SBI		PORTB, 0
00017d 940e 0124                 	CALL	DELAY
00017f 9828                      	CBI		PORTB, 0
000180 9508                      	RET
                                 /***************Multiplexeo para fechas**********************/
                                 
                                 /***************Logica de CLK**********************/
                                 LOGICH:	
                                 	//Limpiar bandera de clock
000181 e200                      	LDI		R16, 0x20								//LDI	R16, (1<<CLK)
000182 2750                      	EOR		FLAGS_MP, R16
                                 													
                                 	//incrementar el contador de unidades			
000183 9100 0100                 	LDS		R16, UMIN							//Pasar las UMIN al contador
000185 9503                      	INC		R16								//Incrementar contador
000186 9300 0100                 	STS		UMIN, R16							//Actualizar el valor de UMIN
                                 
                                 	//Overflow en unidades de minuto (10 minutos)
000188 300a                      	CPI		R16, 10							//ovf
000189 f571                      	BRNE	RETORN1
                                 
                                 	//Reiniciar el contador de Unidades de minutos							
00018a e000                      	LDI		R16, 0x00
00018b 9300 0100                 	STS		UMIN, R16
                                 
                                 	//Incrementar el contador de decenas de minutos
00018d 9100 0101                 	LDS		R16, DMIN
00018f 9503                      	INC		R16
000190 9300 0101                 	STS		DMIN, R16
                                 
                                 	//Overflow en decenas de minuto
000192 3006                      	CPI		R16, 6 
000193 f521                      	BRNE	RETORN1
                                 
                                 	//Reiniciar el contador de decenas de minutos (60)
000194 e000                      	LDI		R16, 0x00
000195 9300 0101                 	STS		DMIN, R16
                                 
                                 	//Incrementar el contador de unidades de hora
000197 9100 0102                 	LDS		R16, UHOR
000199 9503                      	INC		R16
00019a 9300 0102                 	STS		UHOR, R16
                                 
                                 	//El overflow de las unidades de hora dependen de las decenas de hora
                                 	// si decenas= 1 | 0 el overflow >>> es en 9
                                 	// si decenas=2  el overflow >>> es en 4
00019c 9100 0103                 	LDS		R16, DHOR
00019e 3002                      	CPI		R16, 2
00019f f069                      	BREQ	OVERF_2	
                                 
                                 	//Overflow de unidades de hora para decenas 0-1
0001a0 9100 0102                 	LDS		R16, UHOR								//Se vuelve a cargar las unidades para comparar
0001a2 300a                      	CPI		R16, 10
0001a3 f4a1                      	BRNE	RETORN1
0001a4 e000                      	LDI		R16, 0x00								//reiniciar el contador de unidades
0001a5 9300 0102                 	STS		UHOR, R16
                                 
                                 	//Incrementar el contador de decenas de horas
0001a7 9100 0103                 	LDS		R16, DHOR
0001a9 9503                      	INC		R16
0001aa 9300 0103                 	STS		DHOR, R16
0001ac c00b                      	RJMP	RETORN1
                                 
                                 //OVF de unidades para decenas de 2
                                 OVERF_2:
0001ad 9100 0102                 	LDS		R16, UHOR								//se cargan las unidades para comparar
0001af 3004                      	CPI		R16, 4									//Esta vez el limite es 4
0001b0 f439                      	BRNE	RETORN1
                                 
                                 	//Reiniciar los contadores de unidades y decenas de hora
0001b1 e000                      	LDI		R16, 0x00								//reiniciar contadores de unidades y decenas de horas
0001b2 9300 0102                 	STS		UHOR, R16
0001b4 9300 0103                 	STS		DHOR, R16
                                 
                                 	//Encender bandera que incrementa DIAS
0001b6 e001                      	LDI		R16, 0x01									//LDI	R16, (1<<OVFD)
0001b7 2750                      	EOR		FLAGS_MP, R16								
                                 RETORN1:
0001b8 9508                      	RET
                                 /***************Logica de CLK**********************/
                                 
                                 /***************Logica para ovf de modo fecha***************/
                                 LOGICF:
                                 	//Resetear la bandera CLK
0001b9 e001                      	LDI		R16, 0x01									//LDI	R16, (1<<OVFD)
0001ba 2750                      	EOR		FLAGS_MP, R16
                                 
                                 	//Ver que la logica a usar dependende si estamos antes de agosto o despues
0001bb 9100 0106                 	LDS		R16, UMES
0001bd 3008                      	CPI		R16, 8										//Si es igual a 7 ir LOVF2
0001be f411                      	BRNE	LOVF1										//mientra no sea igual a 7 ir LOVF1
                                 LOVF2:
                                 	/*De Agosto (0x07) a diciembre (0x0B) los meses de 31 dias terminan en 0
                                 	Los de 30 terminan en 1*/
0001bf e19f                      	LDI		R25, 31										//Se cambia la lgica
0001c0 e2a0                      	LDI		R26, 32
                                 LOVF1:
                                 	//De enero (0x01) a Julio (0x07) los meses de 31 dias terminan en 1
                                 	//Los de 30 terminan en 0 excepto febrero.
0001c1 fd00                      	SBRC	R16, 0										//Revisar si el mes termina en 0 o en 1
0001c2 2f79                      	MOV		LIMIT_OVF, R25								// 31
0001c3 ff00                      	SBRS	R16, 0
0001c4 2f7a                      	MOV		LIMIT_OVF, R26								// 30
0001c5 3002                      	CPI		R16, 2										//Mientras no sea febrero usar 30 o 31 como limite
0001c6 f409                      	BRNE	INCREMENTAR_FECHA
0001c7 e17d                      	LDI		LIMIT_OVF, 29								// 1C 0001 1100
                                 
                                 	//Incrementar dias
                                 INCREMENTAR_FECHA:										
0001c8 9583                      	INC		DIAS										//Incrementar dias
0001c9 1787                      	CP		DIAS, LIMIT_OVF								//Comparar con el limite para el ovf
0001ca f081                      	BREQ	RESET_UD										//Si es distinto al limite saltar
                                 
                                 
                                 INC_UD:
                                 	//Incrementar unidades de dias
0001cb 9100 0104                 	LDS		R16, UDIAS			
0001cd 9503                      	INC		R16											//Incrementar las unidades de dias
0001ce 9300 0104                 	STS		UDIAS, R16
0001d0 300a                      	CPI		R16, 10										//Si es distinto a 10 saltar
0001d1 f589                      	BRNE	RETORNF		
                                 									
                                 	//Se ejecuta unicamente cuando hay OVF en unidades de dias
                                 	//Reiniciar las unidades e incrementar las decenas
0001d2 e000                      	LDI		R16, 0x00									//Reiniciar contador de unidades dias
0001d3 9300 0104                 	STS		UDIAS, R16									//Guardar el contador de unidades dias
                                 
                                 	//Incrementar decenas de dias
0001d5 9100 0105                 	LDS		R16, DDIAS
0001d7 9503                      	INC		R16									
0001d8 9300 0105                 	STS		DDIAS, R16	
0001da c028                      	RJMP	RETORNF
                                 	
                                 RESET_UD:
                                 	//Reiniciar los dias, unidades y decenas de dias
0001db e088                      	LDI		DIAS, 8
0001dc 9380 0104                 	STS		UDIAS, DIAS
0001de e082                      	LDI		DIAS, 2
0001df 9380 0105                 	STS		DDIAS, DIAS
0001e1 e18c                      	LDI		DIAS, 28
                                 	
                                 	//Incrementar mes, unidades y decenas de mes
0001e2 9100 0107                 	LDS		R16, DMES
0001e4 3001                      	CPI		R16, 1										//Si es igual a 1
0001e5 f471                      	BRNE	OVFUM										// No salta
                                 
                                 	//Incrementar unidades de mes cuando decenas es 1
0001e6 9100 0106                 	LDS		R16, UMES
0001e8 9503                      	INC		R16
0001e9 9300 0106                 	STS		UMES, R16
0001eb 3003                      	CPI		R16, 3										//El overflow ocurre en 2
0001ec f4b1                      	BRNE	RETORNF
                                 
                                 	//Aca pasaron todos lo meses del ao.
                                 	//Resetear unidades y decenas de mes
0001ed e000                      	LDI		R16, 0x00
0001ee 9300 0106                 	STS		UMES, R16
0001f0 9300 0107                 	STS		DMES, R16
                                 
                                 	//Se reestablece la logica a la inicial
0001f2 e290                      	LDI		R25, 32
0001f3 e1af                      	LDI		R26, 31	
                                 OVFUM:
                                 	//Incrementar unidades de mes cuando decenas es 0
0001f4 9100 0106                 	LDS		R16, UMES
0001f6 9503                      	INC		R16
0001f7 9300 0106                 	STS		UMES, R16
0001f9 300a                      	CPI		R16, 10
0001fa f441                      	BRNE	RETORNF										//Mientras no se igual a 10 salta
                                 	
                                 	//Resetear unidades y aumentar decenas de mes
0001fb e000                      	LDI		R16, 0x00
0001fc 9300 0106                 	STS		UMES, R16
0001fe 9100 0107                 	LDS		R16, DMES
000200 9503                      	INC		R16
000201 9300 0107                 	STS		DMES, R16							
                                 RETORNF:
000203 9508                      	RET
                                 /***************Logica para ovf de modo fecha***************/
                                 
                                 /***************Logica para incrementar configuracin***************/
                                 INCREMENTAR: 
                                 	//Limpiar la bandera de incremento
000204 e002                      	LDI		R16, 0x02									//LDI	R16, (1<<Incrementar)
000205 2750                      	EOR		FLAGS_MP, R16
                                 
000206 fd53                      	SBRC	FLAGS_MP, 3									//UNIDEC ---> 1
000207 e000                      	LDI		R16, 0x00									//Trabajar con minutos/mes
000208 ff53                      	SBRS	FLAGS_MP, 3									//UNIDEC --> 0
000209 e001                      	LDI		R16, 0x01									//Trabajar con horas/dias
00020a 3000                      	CPI		R16, 0x00
00020b f439                      	BRNE	MINMES										//Si es diferente salta a MINMES
                                 	
                                 	//Trabajar horas y dias
00020c fd56                      	SBRC	FLAGS_MP, 6									//Si HORA --> 1 se trabajan con horas
00020d 940e 021a                 	CALL	INCHOUR
00020f fd57                      	SBRC	FLAGS_MP, 7									//Si Fecha -->1 se trabaja con dias
000210 940e 024a                 	CALL	INCDAYS
000212 9508                      	RET
                                 MINMES:
                                 	//Trabajar con minutos/mes
                                 	//Trabajar minitos y mese
000213 fd56                      	SBRC	FLAGS_MP, 6									//Si HORA --> 1 se trabajan con min
000214 940e 0235                 	CALL	INCMINS
000216 fd57                      	SBRC	FLAGS_MP, 7									//Si Fecha -->1 se trabaja con meses
000217 940e 0271                 	CALL	INCMES
000219 9508                      	RET
                                 
                                 /**Logica para incrementar horas/mins**/
                                 INCHOUR:
00021a e07a                      	LDI		LIMIT_OVF, 10								//Limite es 10
00021b 9100 0103                 	LDS		R16, DHOR
                                 	//DE 1/0 OVFUD hasta 10 y cuando es 2 OVFUD hasta 4
00021d 3002                      	CPI		R16, 2
00021e f409                      	BRNE	INCUHOUR
00021f e074                      	LDI		LIMIT_OVF, 4										//limite es 4
                                 INCUHOUR:
                                 	//Incrementar unidades
000220 9100 0102                 	LDS		R16, UHOR
000222 9503                      	INC		R16
000223 9300 0102                 	STS		UHOR, R16 
000225 1707                      	CP		R16, LIMIT_OVF									//ovf de unidades de horas
000226 f469                      	BRNE	R_INCH
                                 	//Reiniciar las unidades
000227 e000                      	LDI		R16, 0x00			
000228 9300 0102                 	STS		UHOR, R16
                                 	//Incrementar decenas
00022a 9100 0103                 	LDS		R16, DHOR
00022c 9503                      	INC		R16
00022d 9300 0103                 	STS		DHOR, R16
00022f 3003                      	CPI		R16, 3
000230 f419                      	BRNE	R_INCH
                                 	//Reiniciar el contador de decenas
000231 e000                      	LDI		R16, 0x00
000232 9300 0103                 	STS		DHOR, R16
                                 R_INCH:
000234 9508                      	RET
                                 
                                 //logica para incrementar minutos
                                 INCMINS:
000235 9100 0100                 	LDS		R16, UMIN									//Incrementar unidades
000237 9503                      	INC		R16
000238 9300 0100                 	STS		UMIN, R16
00023a 300a                      	CPI		R16, 10
00023b f469                      	BRNE	R_INCM
00023c e000                      	LDI		R16, 0x00									//Reinicar unidades
00023d 9300 0100                 	STS		UMIN, R16
00023f 9100 0101                 	LDS		R16, DMIN									//Incrementar decenas
000241 9503                      	INC		R16
000242 9300 0101                 	STS		DMIN, R16
000244 3006                      	CPI		R16, 6
000245 f419                      	BRNE	R_INCM
000246 e000                      	LDI		R16, 0x00									//Reiniciar decenas
000247 9300 0101                 	STS		DMIN, R16
                                 R_INCM:
000249 9508                      	RET
                                 /**Logica para incrementar horas/mins**/
                                 
                                 /**Logica para incrementar meses/dias**/
                                 INCDAYS:
                                 	//Ver que la logica a usar dependende si estamos antes de agosto o despues
00024a 9100 0106                 	LDS		R16, UMES
00024c 3008                      	CPI		R16, 8										//Si es igual a 7 ir LOVF2
00024d f411                      	BRNE	L0VF1										//mientra no sea igual a 7 ir LOVF1
                                 L0VF2:
                                 	/*De Agosto (0x07) a diciembre (0x0B) los meses de 31 dias terminan en 0
                                 	Los de 30 terminan en 1*/
00024e e19f                      	LDI		R25, 31										//Se cambia la lgica
00024f e2a0                      	LDI		R26, 32
                                 L0VF1:
                                 	//De enero (0x01) a Julio (0x07) los meses de 31 dias terminan en 1
                                 	//Los de 30 terminan en 0 excepto febrero.
000250 fd00                      	SBRC	R16, 0										//Revisar si el mes termina en 0 o en 1
000251 2f79                      	MOV		LIMIT_OVF, R25								// 31
000252 ff00                      	SBRS	R16, 0
000253 2f7a                      	MOV		LIMIT_OVF, R26								// 30
000254 3002                      	CPI		R16, 2										//Mientras no sea febrero usar 30 o 31 como limite
000255 f409                      	BRNE	INCUDAYS
000256 e17d                      	LDI		LIMIT_OVF, 29
                                 INCUDAYS:
000257 9583                      	INC		DIAS
000258 1787                      	CP		DIAS, LIMIT_OVF
000259 f081                      	BREQ	RUD											//Ir a reiniciar contador de dias
00025a 9100 0104                 	LDS		R16, UDIAS
00025c 9503                      	INC		R16									//Incrementar unidades de dias
00025d 9300 0104                 	STS		UDIAS, R16
00025f 300a                      	CPI		R16, 10
000260 f479                      	BRNE	R_INCD
000261 e000                      	LDI		R16, 0x00								//Reiniciar unidades de dias
000262 9300 0104                 	STS		UDIAS, R16
000264 9100 0105                 	LDS		R16, DDIAS								//Incrementar decenas de dias
000266 9503                      	INC		R16
000267 9300 0105                 	STS		DDIAS, R16	
000269 c006                      	RJMP	R_INCD
                                 RUD:
00026a e080                      	LDI		DIAS, 0x00
00026b 9380 0105                 	STS		DDIAS, DIAS
00026d e081                      	LDI		DIAS, 0x01
00026e 9380 0104                 	STS		UDIAS, DIAS
                                 R_INCD:
000270 9508                      	RET
                                 
                                 INCMES:
000271 9100 0107                 	LDS		R16, DMES
000273 3000                      	CPI		R16, 0x00
000274 f481                      	BRNE	INCDM
000275 9100 0106                 	LDS		R16, UMES								//Incrementar unidades 
000277 9503                      	INC		R16
000278 9300 0106                 	STS		UMES, R16
00027a 300a                      	CPI		R16, 10
00027b f669                      	BRNE	R_INCM
00027c e000                      	LDI		R16, 0x00								//Reinciar las unidades
00027d 9300 0106                 	STS		UMES, R16
00027f 9100 0107                 	LDS		R16, DMES								//Incrementar las decenas
000281 9503                      	INC		R16
000282 9300 0107                 	STS		DMES, R16	
000284 cfc4                      	RJMP	R_INCM
                                 INCDM:
000285 9100 0106                 	LDS		R16, UMES								//Incrementar unidades 
000287 9503                      	INC		R16
000288 9300 0106                 	STS		UMES, R16
00028a 3003                      	CPI		R16,	3								//Ahora el overflow se hace en 2
00028b f431                      	BRNE	R_INCME
00028c e001                      	LDI		R16, 0x01								//Resetear unidades
00028d 9300 0106                 	STS		UMES, R16
00028f e000                      	LDI		R16, 0x00								//Reinciar las decenas
000290 9300 0107                 	STS		DMES, R16
                                 R_INCME:
000292 9508                      	RET
                                 
                                 /***************Logica para incrementar***************/
                                 
                                 /***************Logica para decrementar***************/
                                 DECREMENTAR:
                                 	//Limpiar la bandera de incremento
000293 e004                      	LDI		R16, 0x04									//LDI	R16, (1<<Decrementar)
000294 2750                      	EOR		FLAGS_MP, R16
                                 
                                 	//Configurar las de horas/dias - minutos/mes
000295 fd53                      	SBRC	FLAGS_MP, 3									//UNIDEC ---> 1
000296 e000                      	LDI		R16, 0x00									//Trabajar con minutos/mes
000297 ff53                      	SBRS	FLAGS_MP, 3									//UNIDEC --> 0
000298 e001                      	LDI		R16, 0x01									//Trabajar con horas/dias
000299 3000                      	CPI		R16, 0x00
00029a f439                      	BRNE	MINMESD										//Si es diferente salta a MINMES
                                 	
                                 	//Trabajar horas y dias
00029b fd56                      	SBRC	FLAGS_MP, 6									//Si HORA --> 1 se trabajan con horas
00029c 940e 02a9                 	CALL	DECHOUR
00029e fd57                      	SBRC	FLAGS_MP, 7									//Si Fecha -->1 se trabaja con dias
00029f 940e 0304                 	CALL	DECDAYS
0002a1 9508                      	RET
                                 MINMESD:
                                 	//Trabajar con minutos/mes
0002a2 fd56                      	SBRC	FLAGS_MP, 6									//Si HORA --> 1 se trabajan con min
0002a3 940e 02c9                 	CALL	DECMINS
0002a5 fd57                      	SBRC	FLAGS_MP, 7									//Si Fecha -->1 se trabaja con meses
0002a6 940e 02e0                 	CALL	DECMES
0002a8 9508                      	RET
                                 
                                 //Subrutinas de decremento
                                 DECHOUR:
0002a9 9100 0103                 	LDS		R16, DHOR								//Comparar si las decenas son 0
0002ab 3000                      	CPI		R16, 0
0002ac f459                      	BRNE	UNDFUH										//Mientras se diferente a 0 el undf de la unidades es en 9
                                 	
                                 	//Decrementar unidades de hora
0002ad 9100 0102                 	LDS		R16, UHOR
0002af 3000                      	CPI		R16, 0									//El underflow lo hara a 4 si llega a cero
0002b0 f439                      	BRNE	UNDFUH
                                 	//UNDERFLOW DE DIA
0002b1 e003                      	LDI		R16, 3
0002b2 9300 0102                 	STS		UHOR, R16
0002b4 e002                      	LDI		R16, 2
0002b5 9300 0103                 	STS		DHOR, R16
0002b7 9508                      	RET
                                 UNDFUH:
                                 	//Decrementar unidades de hora
0002b8 9100 0102                 	LDS		R16, UHOR
0002ba 3000                      	CPI		R16, 0									//El underflow lo hara a 9 si llega a cero
0002bb f021                      	BREQ	UNDFUDH
                                 	//Decrementar las unidades horas
0002bc 950a                      	DEC		R16
0002bd 9300 0102                 	STS		UHOR, R16
0002bf 9508                      	RET
                                 UNDFUDH:
0002c0 e009                      	LDI		R16, 9
0002c1 9300 0102                 	STS		UHOR, R16
                                 	//Decrementar decenas de horas
0002c3 9100 0103                 	LDS		R16, DHOR
0002c5 950a                      	DEC		R16
0002c6 9300 0103                 	STS		DHOR, R16	
                                 R_DH:
0002c8 9508                      	RET
                                 //Rutina de decrementacion de minutos
                                 DECMINS:
0002c9 9100 0100                 	LDS		R16, UMIN
0002cb 3000                      	CPI		R16, 0
0002cc f021                      	BREQ	UNDFUMI
0002cd 950a                      	DEC		R16									//Decrementar unidades de minutO
0002ce 9300 0100                 	STS		UMIN, R16
0002d0 9508                      	RET
                                 UNDFUMI:
0002d1 e009                      	LDI		R16, 9									//Reiniciar en 9 las unidades de minito
0002d2 9300 0100                 	STS		UMIN, R16
0002d4 9100 0101                 	LDS		R16, DMIN
0002d6 3000                      	CPI		R16, 0	
0002d7 f021                      	BREQ	UNDFDMI			
0002d8 950a                      	DEC		R16									//Decrementar horas de minuto
0002d9 9300 0101                 	STS		DMIN, R16
0002db 9508                      	RET
                                 UNDFDMI:
0002dc e005                      	LDI		R16, 5									//Reiniciar las decenas de minuto a 5
0002dd 9300 0101                 	STS		DMIN, R16
0002df 9508                      	RET
                                 
                                 DECMES:
0002e0 9100 0107                 	LDS		R16, DMES
0002e2 3000                      	CPI		R16, 0
0002e3 f479                      	BRNE	UNDFUME
0002e4 9100 0106                 	LDS		R16, UMES								//Underflow de unidades de mes 					
0002e6 3001                      	CPI		R16, 1
0002e7 f021                      	BREQ	UNDFDME
0002e8 950a                      	DEC		R16									//Decrementar unidades de mes
0002e9 9300 0106                 	STS		UMES, R16	
0002eb 9508                      	RET
                                 UNDFDME:
0002ec e002                      	LDI		R16, 2
0002ed 9300 0106                 	STS		UMES, R16
0002ef e001                      	LDI		R16, 1
0002f0 9300 0107                 	STS		DMES, R16
0002f2 9508                      	RET													
                                 UNDFUME:
0002f3 9100 0106                 	LDS		R16, UMES								//Underflow de unidades de mes 					
0002f5 3000                      	CPI		R16, 0
0002f6 f021                      	BREQ	UNDFDME2
0002f7 950a                      	DEC		R16									//Decrementar unidades de mes
0002f8 9300 0106                 	STS		UMES, R16
0002fa 9508                      	RET
                                 UNDFDME2:
0002fb e009                      	LDI		R16, 9									//Resetear unidades a 0
0002fc 9300 0106                 	STS		UMES, R16
0002fe 9100 0107                 	LDS		R16, DMES								//Decrementar decenas de mes
000300 950a                      	DEC		R16
000301 9300 0107                 	STS		DMES, R16
000303 9508                      	RET
                                 
                                 DECDAYS:
                                 	//Ver que la logica a usar dependende si estamos antes de agosto o despues
000304 9100 0106                 	LDS		R16, UMES
000306 3008                      	CPI		R16, 8										//Si es igual a 7 ir LOVF2
000307 f411                      	BRNE	LUNDF1										//mientra no sea igual a 7 ir LOVF1
                                 LUNDF2:
                                 	/*De Agosto (0x07) a diciembre (0x0B) los meses de 31 dias terminan en 0
                                 	Los de 30 terminan en 1*/
000308 e19f                      	LDI		R25, 31										//Se cambia la lgica
000309 e2a0                      	LDI		R26, 32
                                 LUNDF1:
                                 	//De enero (0x01) a Julio (0x07) los meses de 31 dias terminan en 1
                                 	//Los de 30 terminan en 0 excepto febrero.
00030a fd00                      	SBRC	R16, 0										//Revisar si el mes termina en 0 o en 1
00030b 2f79                      	MOV		LIMIT_OVF, R25								// 31
00030c ff00                      	SBRS	R16, 0
00030d 2f7a                      	MOV		LIMIT_OVF, R26								// 30
00030e 3002                      	CPI		R16, 2										//Mientras no sea febrero usar 30 o 31 como limite
00030f f409                      	BRNE	SALTO
000310 e17d                      	LDI		LIMIT_OVF, 29
                                 SALTO:
000311 3081                      	CPI		DIAS, 1
000312 f4c1                      	BRNE	DECUD										//Decrementar Dias
                                 	//Lgica de underflow de dias
                                 	
                                 	//Reiniciar los dias dependiendo del mes en el que estamos
000313 fd75                      	SBRC	LIMIT_OVF, 5	
000314 e18f                      	LDI		DIAS, 31								
000315 ff75                      	SBRS	LIMIT_OVF, 5
000316 e18e                      	LDI		DIAS, 30		
000317 317d                      	CPI		LIMIT_OVF, 29								//Mientras estemos en febrero se cambiara la lgica
000318 f441                      	BRNE	UNDFDD
000319 e18c                      	LDI		DIAS, 28
00031a e008                      	LDI		R16, 8									//Realizar el underflow especial para febrero.
00031b 9300 0104                 	STS		UDIAS, R16
00031d e002                      	LDI		R16, 2
00031e 9300 0105                 	STS		DDIAS, R16
000320 9508                      	RET 
                                 UNDFDD:	
000321 e003                      	LDI		R16, 3									//Las decenas siempre se resetean en 3
000322 9300 0105                 	STS		DDIAS, R16
000324 ff75                      	SBRS	LIMIT_OVF, 5								//Salta si Limit_ovf --> 0010 0000 = 32
000325 e000                      	LDI		R16, 0								
000326 fd75                      	SBRC	LIMIT_OVF, 5								//Salta si LIMIT_OVF --> 0001 1111 = 31
000327 e001                      	LDI		R16, 1
000328 9300 0104                 	STS		UDIAS, R16
00032a 9508                      	RET
                                 DECUD:
00032b 958a                      	DEC		DIAS
00032c 9100 0104                 	LDS		R16, UDIAS
00032e 3000                      	CPI		R16, 0									//Underflow de unidades normal
00032f f021                      	BREQ	UNDFUD
000330 950a                      	DEC		R16									//Decrementar unidades de dias
000331 9300 0104                 	STS		UDIAS, R16
000333 9508                      	RET
                                 UNDFUD:
000334 e009                      	LDI		R16, 9									//Setear las unidades de dias en 9
000335 9300 0104                 	STS		UDIAS, R16
000337 9100 0105                 	LDS		R16, DDIAS								//Decrementar decenas de dias
000339 950a                      	DEC		R16
00033a 9300 0105                 	STS		DDIAS, R16
00033c 9508                      	RET
                                 /***************Logica para decrementar***************/
                                 
                                 
                                 //********Subrutinas**********
                                 
                                 // Tabla de conversion hexadecimal a 7 segmentos
                                 TABLA:
00033d 81f3
00033e e9ea
00033f 7999
000340 c17b
000341 f9fb                          .DB 0xF3, 0x81, 0xEA, 0xE9, 0x99, 0x79, 0x7B, 0xC1, 0xFB, 0xF9
                                 
                                 TABLA2:
000342 81f3
000343 e5e6


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   4 r0 :   0 r1 :   2 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 344 r17:   6 r18:   4 r19:  11 r20:  10 
r21:  68 r22:   8 r23:  20 r24:  19 r25:   8 r26:   8 r27:   6 r28:   0 
r29:   0 r30:   5 r31:   5 
Registers used: 16 out of 35 (45.7%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   2 add   :   2 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  15 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  32 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  33 cbi   :   8 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   3 cpc   :   0 
cpi   :  44 cpse  :   0 dec   :  10 eor   :  27 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   5 inc   :  22 jmp   :   0 
ld    :   0 ldd   :   0 ldi   : 127 lds   :  48 lpm   :   8 lsl   :   0 
lsr   :   0 mov   :   8 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  19 pop   :   6 
push  :   6 rcall :   0 ret   :  29 reti  :   3 rjmp  :  18 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  13 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :  45 sbrs  :  20 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  84 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 28 out of 113 (24.8%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00068a   1600     16   1616   32768   4.9%
[.dseg] 0x000100 0x000108      0      8      8    2048   0.4%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
