
---------- Begin Simulation Statistics ----------
final_tick                               112132027000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200680                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683932                       # Number of bytes of host memory used
host_op_rate                                   219608                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   498.31                       # Real time elapsed on the host
host_tick_rate                              225026840                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.112132                       # Number of seconds simulated
sim_ticks                                112132027000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.716429                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8743550                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9967973                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155053                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16496530                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          526298                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226270                       # Number of indirect misses.
system.cpu.branchPred.lookups                20603616                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050690                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1238                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.121320                       # CPI: cycles per instruction
system.cpu.discardedOps                        720431                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49942853                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195602                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10035265                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3143040                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.891806                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        112132027                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       108988987                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36759                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3259                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        63631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          330                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       128040                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            331                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 112132027000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3198                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14024                       # Transaction distribution
system.membus.trans_dist::CleanEvict              125                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19412                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3198                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        59369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  59369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4689152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4689152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22610                       # Request fanout histogram
system.membus.respLayer1.occupancy          213746750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           148951000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 112132027000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38456                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        61418                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          638                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16036                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            25958                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           25958                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37542                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       189988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                192454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       198656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14194432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14393088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           14466                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1795072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            78880                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.045588                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.208652                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  75285     95.44%     95.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3594      4.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              78880                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          320168000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         317503996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4570000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 112132027000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  573                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                41227                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41800                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 573                       # number of overall hits
system.l2.overall_hits::.cpu.data               41227                       # number of overall hits
system.l2.overall_hits::total                   41800                       # number of overall hits
system.l2.demand_misses::.cpu.inst                341                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              22273                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22614                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               341                       # number of overall misses
system.l2.overall_misses::.cpu.data             22273                       # number of overall misses
system.l2.overall_misses::total                 22614                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2501038000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2536159000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35121000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2501038000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2536159000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            63500                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                64414                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           63500                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               64414                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.373085                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.350756                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.351073                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.373085                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.350756                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.351073                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102994.134897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 112290.127060                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112149.951358                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 102994.134897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 112290.127060                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112149.951358                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14024                       # number of writebacks
system.l2.writebacks::total                     14024                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         22269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22610                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        22269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22610                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28301000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2055309000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2083610000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28301000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2055309000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2083610000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.373085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.350693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.351011                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.373085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.350693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.351011                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82994.134897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92294.624815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92154.356479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82994.134897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92294.624815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92154.356479                       # average overall mshr miss latency
system.l2.replacements                          14466                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47394                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47394                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47394                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47394                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          573                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              573                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          573                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          573                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              6546                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6546                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2174502000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2174502000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         25958                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25958                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.747823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.747823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 112018.442201                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112018.442201                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1786262000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1786262000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.747823                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.747823                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92018.442201                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92018.442201                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          341                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              341                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35121000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35121000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.373085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.373085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102994.134897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102994.134897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28301000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28301000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.373085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.373085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82994.134897                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82994.134897                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         34681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    326536000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    326536000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        37542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         37542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.076208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114133.519748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114133.519748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    269047000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    269047000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.076101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94171.158558                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94171.158558                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 112132027000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7789.371677                       # Cycle average of tags in use
system.l2.tags.total_refs                      124763                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22658                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.506355                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.762686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.472698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7751.136293                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.946184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.950851                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1348                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6710                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    272220                       # Number of tag accesses
system.l2.tags.data_accesses                   272220                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 112132027000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2850432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2894080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1795072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1795072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14024                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            389255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25420320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25809575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       389255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           389255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       16008557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16008557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       16008557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           389255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25420320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             41818133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     28048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011186485500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1550                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1550                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              110445                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26514                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22610                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14024                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1724                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    879995000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  226030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1727607500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19466.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38216.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27069                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22989                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45220                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.299676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.184478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.057129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          353      1.52%      1.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17189     74.20%     75.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3034     13.10%     88.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1125      4.86%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          242      1.04%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          199      0.86%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          215      0.93%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          225      0.97%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          583      2.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23165                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.154839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.917308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    317.644991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1549     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1550                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.075484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.067934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.529424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               26      1.68%      1.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.06%      1.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1437     92.71%     94.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.13%     94.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               84      5.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1550                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2893184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1793088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2894080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1795072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        25.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  112125891000                       # Total gap between requests
system.mem_ctrls.avgGap                    3060705.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2849536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1793088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 389255.426551773679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25412329.342802304775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15990864.055280121043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        44538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        28048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19886000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1707721500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2453367275750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29158.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38343.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  87470310.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             82409880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             43801890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           161321160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           72735480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8851430640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16806496740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      28905859200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54924054990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.815947                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  74958913250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3744260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33428853750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             82988220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             44109285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           161449680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           73513260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8851430640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16661908260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29027617920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54903017265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        489.628331                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75278339500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3744260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33109427500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    112132027000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 112132027000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27161512                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27161512                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27161512                       # number of overall hits
system.cpu.icache.overall_hits::total        27161512                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          914                       # number of overall misses
system.cpu.icache.overall_misses::total           914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52002000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52002000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52002000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52002000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27162426                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27162426                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27162426                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27162426                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56894.967177                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56894.967177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56894.967177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56894.967177                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          638                       # number of writebacks
system.cpu.icache.writebacks::total               638                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50174000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50174000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54894.967177                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54894.967177                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54894.967177                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54894.967177                       # average overall mshr miss latency
system.cpu.icache.replacements                    638                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27161512                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27161512                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52002000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52002000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27162426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27162426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56894.967177                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56894.967177                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50174000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50174000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54894.967177                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54894.967177                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 112132027000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           275.799934                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27162426                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29718.190372                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   275.799934                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.538672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.538672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27163340                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27163340                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 112132027000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 112132027000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 112132027000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34756366                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34756366                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34759641                       # number of overall hits
system.cpu.dcache.overall_hits::total        34759641                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        80452                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          80452                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        80538                       # number of overall misses
system.cpu.dcache.overall_misses::total         80538                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4698632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4698632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4698632000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4698632000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34836818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34836818                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34840179                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34840179                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002312                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58402.923482                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58402.923482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58340.559736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58340.559736                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47394                       # number of writebacks
system.cpu.dcache.writebacks::total             47394                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16997                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16997                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16997                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16997                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        63455                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        63455                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        63499                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        63499                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3631008000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3631008000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3632798000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3632798000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001821                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001821                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001823                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001823                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57221.779214                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57221.779214                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57210.318273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57210.318273                       # average overall mshr miss latency
system.cpu.dcache.replacements                  62988                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20585879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20585879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        40762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1396465000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1396465000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20626641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20626641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001976                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001976                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34258.991217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34258.991217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3263                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3263                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        37499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        37499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1206644000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1206644000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001818                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001818                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32178.031414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32178.031414                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14170487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14170487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        39690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3302167000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3302167000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002793                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002793                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83198.966994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83198.966994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        13734                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        13734                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        25956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2424364000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2424364000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93402.835568                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93402.835568                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3275                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3275                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           86                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           86                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.025588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.025588                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1790000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1790000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013091                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013091                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40681.818182                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40681.818182                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 112132027000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.740708                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35001304                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             63500                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            551.201638                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.740708                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35081843                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35081843                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 112132027000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 112132027000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
