// Seed: 3247251229
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wand id_4,
    input wand id_5,
    input supply0 id_6
);
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5
);
  logic [1 : -1 'b0] id_7 = id_4;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_2,
      id_5,
      id_0,
      id_1
  );
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1
);
  wire id_3;
endmodule
module module_3 (
    input wand id_0,
    input wand id_1
);
  final $unsigned(67);
  ;
  wire id_3;
  module_2 modCall_1 (
      id_0,
      id_1
  );
  logic [-1 : 1] id_4, id_5;
endmodule
