{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552520625274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552520625282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 17:43:45 2019 " "Processing started: Wed Mar 13 17:43:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552520625282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552520625282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nsm -c nsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off nsm -c nsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552520625282 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1552520625855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file nsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nsm " "Found entity 1: nsm" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552520642487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552520642487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nsm " "Elaborating entity \"nsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552520642529 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nsm.sv(25) " "Verilog HDL assignment warning at nsm.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552520642530 "|nsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 nsm.sv(41) " "Verilog HDL assignment warning at nsm.sv(41): truncated value with size 16 to match size of target (1)" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552520642532 "|nsm"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552520643335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552520644061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552520644061 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplicand\[1\] " "No output dependent on input pin \"i_multiplicand\[1\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplicand[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplicand\[2\] " "No output dependent on input pin \"i_multiplicand\[2\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplicand[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplicand\[3\] " "No output dependent on input pin \"i_multiplicand\[3\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplicand[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplicand\[4\] " "No output dependent on input pin \"i_multiplicand\[4\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplicand[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplicand\[5\] " "No output dependent on input pin \"i_multiplicand\[5\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplicand[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplicand\[6\] " "No output dependent on input pin \"i_multiplicand\[6\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplicand[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplicand\[7\] " "No output dependent on input pin \"i_multiplicand\[7\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplicand[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplicand\[8\] " "No output dependent on input pin \"i_multiplicand\[8\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplicand[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplier\[1\] " "No output dependent on input pin \"i_multiplier\[1\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplier[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplier\[2\] " "No output dependent on input pin \"i_multiplier\[2\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplier[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplier\[3\] " "No output dependent on input pin \"i_multiplier\[3\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplier[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplier\[4\] " "No output dependent on input pin \"i_multiplier\[4\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplier[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplier\[5\] " "No output dependent on input pin \"i_multiplier\[5\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplier[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplier\[6\] " "No output dependent on input pin \"i_multiplier\[6\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplier[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplier\[7\] " "No output dependent on input pin \"i_multiplier\[7\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplier[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_multiplier\[8\] " "No output dependent on input pin \"i_multiplier\[8\]\"" {  } { { "nsm.sv" "" { Text "C:/Users/Tomoyo/Documents/ITESO/2019-A-Primavera/DVVGIT/PR1/src/NSM/nsm.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552520644164 "|nsm|i_multiplier[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1552520644164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552520644165 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552520644165 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552520644165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552520644165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552520644285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 17:44:04 2019 " "Processing ended: Wed Mar 13 17:44:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552520644285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552520644285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552520644285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552520644285 ""}
