{
  "module_name": "pfc-r8a779f0.c",
  "hash_id": "6989d7c770d48472b7ad6e713315d03dfbcf5a465968e61dea9fd6dd161f3135",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a779f0.c",
  "human_readable_source": "\n \n\n#include <linux/errno.h>\n#include <linux/io.h>\n#include <linux/kernel.h>\n\n#include \"sh_pfc.h\"\n\n#define CFG_FLAGS (SH_PFC_PIN_CFG_DRIVE_STRENGTH | SH_PFC_PIN_CFG_PULL_UP_DOWN)\n\n#define CPU_ALL_GP(fn, sfx)\t\\\n\tPORT_GP_CFG_21(0, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_25(1, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_17(2, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_19(3, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33)\n\n#define CPU_ALL_NOGP(fn)\t\t\t\t\t\t\t\t\\\n\tPIN_NOGP_CFG(PRESETOUT0_N, \"PRESETOUT0#\", fn, SH_PFC_PIN_CFG_PULL_DOWN),\t\\\n\tPIN_NOGP_CFG(EXTALR, \"EXTALR\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN)\n\n \n\n \n#define GPSR0_20\tF_(IRQ3,\tIP2SR0_19_16)\n#define GPSR0_19\tF_(IRQ2,\tIP2SR0_15_12)\n#define GPSR0_18\tF_(IRQ1,\tIP2SR0_11_8)\n#define GPSR0_17\tF_(IRQ0,\tIP2SR0_7_4)\n#define GPSR0_16\tF_(MSIOF0_SS2,\tIP2SR0_3_0)\n#define GPSR0_15\tF_(MSIOF0_SS1,\tIP1SR0_31_28)\n#define GPSR0_14\tF_(MSIOF0_SCK,\tIP1SR0_27_24)\n#define GPSR0_13\tF_(MSIOF0_TXD,\tIP1SR0_23_20)\n#define GPSR0_12\tF_(MSIOF0_RXD,\tIP1SR0_19_16)\n#define GPSR0_11\tF_(MSIOF0_SYNC,\tIP1SR0_15_12)\n#define GPSR0_10\tF_(CTS0_N,\tIP1SR0_11_8)\n#define GPSR0_9\t\tF_(RTS0_N,\tIP1SR0_7_4)\n#define GPSR0_8\t\tF_(SCK0,\tIP1SR0_3_0)\n#define GPSR0_7\t\tF_(TX0,\t\tIP0SR0_31_28)\n#define GPSR0_6\t\tF_(RX0,\t\tIP0SR0_27_24)\n#define GPSR0_5\t\tF_(HRTS0_N,\tIP0SR0_23_20)\n#define GPSR0_4\t\tF_(HCTS0_N,\tIP0SR0_19_16)\n#define GPSR0_3\t\tF_(HTX0,\tIP0SR0_15_12)\n#define GPSR0_2\t\tF_(HRX0,\tIP0SR0_11_8)\n#define GPSR0_1\t\tF_(HSCK0,\tIP0SR0_7_4)\n#define GPSR0_0\t\tF_(SCIF_CLK,\tIP0SR0_3_0)\n\n \n#define GPSR1_24\tFM(SD_WP)\n#define GPSR1_23\tFM(SD_CD)\n#define GPSR1_22\tFM(MMC_SD_CMD)\n#define GPSR1_21\tFM(MMC_D7)\n#define GPSR1_20\tFM(MMC_DS)\n#define GPSR1_19\tFM(MMC_D6)\n#define GPSR1_18\tFM(MMC_D4)\n#define GPSR1_17\tFM(MMC_D5)\n#define GPSR1_16\tFM(MMC_SD_D3)\n#define GPSR1_15\tFM(MMC_SD_D2)\n#define GPSR1_14\tFM(MMC_SD_D1)\n#define GPSR1_13\tFM(MMC_SD_D0)\n#define GPSR1_12\tFM(MMC_SD_CLK)\n#define GPSR1_11\tFM(GP1_11)\n#define GPSR1_10\tFM(GP1_10)\n#define GPSR1_9\t\tFM(GP1_09)\n#define GPSR1_8\t\tFM(GP1_08)\n#define GPSR1_7\t\tF_(GP1_07,\tIP0SR1_31_28)\n#define GPSR1_6\t\tF_(GP1_06,\tIP0SR1_27_24)\n#define GPSR1_5\t\tF_(GP1_05,\tIP0SR1_23_20)\n#define GPSR1_4\t\tF_(GP1_04,\tIP0SR1_19_16)\n#define GPSR1_3\t\tF_(GP1_03,\tIP0SR1_15_12)\n#define GPSR1_2\t\tF_(GP1_02,\tIP0SR1_11_8)\n#define GPSR1_1\t\tF_(GP1_01,\tIP0SR1_7_4)\n#define GPSR1_0\t\tF_(GP1_00,\tIP0SR1_3_0)\n\n \n#define GPSR2_16\tFM(PCIE1_CLKREQ_N)\n#define GPSR2_15\tFM(PCIE0_CLKREQ_N)\n#define GPSR2_14\tFM(QSPI0_IO3)\n#define GPSR2_13\tFM(QSPI0_SSL)\n#define GPSR2_12\tFM(QSPI0_MISO_IO1)\n#define GPSR2_11\tFM(QSPI0_IO2)\n#define GPSR2_10\tFM(QSPI0_SPCLK)\n#define GPSR2_9\t\tFM(QSPI0_MOSI_IO0)\n#define GPSR2_8\t\tFM(QSPI1_SPCLK)\n#define GPSR2_7\t\tFM(QSPI1_MOSI_IO0)\n#define GPSR2_6\t\tFM(QSPI1_IO2)\n#define GPSR2_5\t\tFM(QSPI1_MISO_IO1)\n#define GPSR2_4\t\tFM(QSPI1_IO3)\n#define GPSR2_3\t\tFM(QSPI1_SSL)\n#define GPSR2_2\t\tFM(RPC_RESET_N)\n#define GPSR2_1\t\tFM(RPC_WP_N)\n#define GPSR2_0\t\tFM(RPC_INT_N)\n\n \n#define GPSR3_18\tFM(TSN0_AVTP_CAPTURE_B)\n#define GPSR3_17\tFM(TSN0_AVTP_MATCH_B)\n#define GPSR3_16\tFM(TSN0_AVTP_PPS)\n#define GPSR3_15\tFM(TSN1_AVTP_CAPTURE_B)\n#define GPSR3_14\tFM(TSN1_AVTP_MATCH_B)\n#define GPSR3_13\tFM(TSN1_AVTP_PPS)\n#define GPSR3_12\tFM(TSN0_MAGIC_B)\n#define GPSR3_11\tFM(TSN1_PHY_INT_B)\n#define GPSR3_10\tFM(TSN0_PHY_INT_B)\n#define GPSR3_9\t\tFM(TSN2_PHY_INT_B)\n#define GPSR3_8\t\tFM(TSN0_LINK_B)\n#define GPSR3_7\t\tFM(TSN2_LINK_B)\n#define GPSR3_6\t\tFM(TSN1_LINK_B)\n#define GPSR3_5\t\tFM(TSN1_MDC_B)\n#define GPSR3_4\t\tFM(TSN0_MDC_B)\n#define GPSR3_3\t\tFM(TSN2_MDC_B)\n#define GPSR3_2\t\tFM(TSN0_MDIO_B)\n#define GPSR3_1\t\tFM(TSN2_MDIO_B)\n#define GPSR3_0\t\tFM(TSN1_MDIO_B)\n\n \t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t \t\t\t \t\t\t \n#define IP0SR0_3_0\tFM(SCIF_CLK)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_7_4\tFM(HSCK0)\t\tFM(SCK3)\t\tFM(MSIOF3_SCK)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(TSN0_AVTP_CAPTURE_A)\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_11_8\tFM(HRX0)\t\tFM(RX3)\t\t\tFM(MSIOF3_RXD)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(TSN0_AVTP_MATCH_A)\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_15_12\tFM(HTX0)\t\tFM(TX3)\t\t\tFM(MSIOF3_TXD)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_19_16\tFM(HCTS0_N)\t\tFM(CTS3_N)\t\tFM(MSIOF3_SS1)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(TSN0_MDC_A)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_23_20\tFM(HRTS0_N)\t\tFM(RTS3_N)\t\tFM(MSIOF3_SS2)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(TSN0_MDIO_A)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_27_24\tFM(RX0)\t\t\tFM(HRX1)\t\tF_(0, 0)\t\tFM(MSIOF1_RXD)\t\tF_(0, 0)\tFM(TSN1_AVTP_MATCH_A)\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_31_28\tFM(TX0)\t\t\tFM(HTX1)\t\tF_(0, 0)\t\tFM(MSIOF1_TXD)\t\tF_(0, 0)\tFM(TSN1_AVTP_CAPTURE_A)\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n \t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t \t\t\t \t\t\t \n#define IP1SR0_3_0\tFM(SCK0)\t\tFM(HSCK1)\t\tF_(0, 0)\t\tFM(MSIOF1_SCK)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_7_4\tFM(RTS0_N)\t\tFM(HRTS1_N)\t\tFM(MSIOF3_SYNC)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(TSN1_MDIO_A)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_11_8\tFM(CTS0_N)\t\tFM(HCTS1_N)\t\tF_(0, 0)\t\tFM(MSIOF1_SYNC)\t\tF_(0, 0)\tFM(TSN1_MDC_A)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_15_12\tFM(MSIOF0_SYNC)\t\tFM(HCTS3_N)\t\tFM(CTS1_N)\t\tFM(IRQ4)\t\tF_(0, 0)\tFM(TSN0_LINK_A)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_19_16\tFM(MSIOF0_RXD)\t\tFM(HRX3)\t\tFM(RX1)\t\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_23_20\tFM(MSIOF0_TXD)\t\tFM(HTX3)\t\tFM(TX1)\t\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_27_24\tFM(MSIOF0_SCK)\t\tFM(HSCK3)\t\tFM(SCK1)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_31_28\tFM(MSIOF0_SS1)\t\tFM(HRTS3_N)\t\tFM(RTS1_N)\t\tFM(IRQ5)\t\tF_(0, 0)\tFM(TSN1_LINK_A)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n \t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t \t\t\t \t\t\t \n#define IP2SR0_3_0\tFM(MSIOF0_SS2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(TSN2_LINK_A)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR0_7_4\tFM(IRQ0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(MSIOF1_SS1)\t\tF_(0, 0)\tFM(TSN0_MAGIC_A)\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR0_11_8\tFM(IRQ1)\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(MSIOF1_SS2)\t\tF_(0, 0)\tFM(TSN0_PHY_INT_A)\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR0_15_12\tFM(IRQ2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(TSN1_PHY_INT_A)\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR0_19_16\tFM(IRQ3)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(TSN2_PHY_INT_A)\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \t\t\t \t\t \t\t\t \t\t\t \n#define IP0SR1_3_0\tFM(GP1_00)\t\tFM(TCLK1)\t\tFM(HSCK2)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_7_4\tFM(GP1_01)\t\tFM(TCLK4)\t\tFM(HRX2)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_11_8\tFM(GP1_02)\t\tF_(0, 0)\t\tFM(HTX2)\t\tFM(MSIOF2_SS1)\t\tF_(0, 0)\tFM(TSN2_MDC_A)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_15_12\tFM(GP1_03)\t\tFM(TCLK2)\t\tFM(HCTS2_N)\t\tFM(MSIOF2_SS2)\t\tFM(CTS4_N)\tFM(TSN2_MDIO_A)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_19_16\tFM(GP1_04)\t\tFM(TCLK3)\t\tFM(HRTS2_N)\t\tFM(MSIOF2_SYNC)\t\tFM(RTS4_N)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_23_20\tFM(GP1_05)\t\tFM(MSIOF2_SCK)\t\tFM(SCK4)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_27_24\tFM(GP1_06)\t\tFM(MSIOF2_RXD)\t\tFM(RX4)\t\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_31_28\tFM(GP1_07)\t\tFM(MSIOF2_TXD)\t\tFM(TX4)\t\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n#define PINMUX_GPSR\t\\\n\t\tGPSR1_24\t\t\t\t\t\\\n\t\tGPSR1_23\t\t\t\t\t\\\n\t\tGPSR1_22\t\t\t\t\t\\\n\t\tGPSR1_21\t\t\t\t\t\\\nGPSR0_20\tGPSR1_20\t\t\t\t\t\\\nGPSR0_19\tGPSR1_19\t\t\t\t\t\\\nGPSR0_18\tGPSR1_18\t\t\tGPSR3_18\t\\\nGPSR0_17\tGPSR1_17\t\t\tGPSR3_17\t\\\nGPSR0_16\tGPSR1_16\tGPSR2_16\tGPSR3_16\t\\\nGPSR0_15\tGPSR1_15\tGPSR2_15\tGPSR3_15\t\\\nGPSR0_14\tGPSR1_14\tGPSR2_14\tGPSR3_14\t\\\nGPSR0_13\tGPSR1_13\tGPSR2_13\tGPSR3_13\t\\\nGPSR0_12\tGPSR1_12\tGPSR2_12\tGPSR3_12\t\\\nGPSR0_11\tGPSR1_11\tGPSR2_11\tGPSR3_11\t\\\nGPSR0_10\tGPSR1_10\tGPSR2_10\tGPSR3_10\t\\\nGPSR0_9\t\tGPSR1_9\t\tGPSR2_9\t\tGPSR3_9\t\t\\\nGPSR0_8\t\tGPSR1_8\t\tGPSR2_8\t\tGPSR3_8\t\t\\\nGPSR0_7\t\tGPSR1_7\t\tGPSR2_7\t\tGPSR3_7\t\t\\\nGPSR0_6\t\tGPSR1_6\t\tGPSR2_6\t\tGPSR3_6\t\t\\\nGPSR0_5\t\tGPSR1_5\t\tGPSR2_5\t\tGPSR3_5\t\t\\\nGPSR0_4\t\tGPSR1_4\t\tGPSR2_4\t\tGPSR3_4\t\t\\\nGPSR0_3\t\tGPSR1_3\t\tGPSR2_3\t\tGPSR3_3\t\t\\\nGPSR0_2\t\tGPSR1_2\t\tGPSR2_2\t\tGPSR3_2\t\t\\\nGPSR0_1\t\tGPSR1_1\t\tGPSR2_1\t\tGPSR3_1\t\t\\\nGPSR0_0\t\tGPSR1_0\t\tGPSR2_0\t\tGPSR3_0\n\n#define PINMUX_IPSR\t\\\n\\\nFM(IP0SR0_3_0)\t\tIP0SR0_3_0\tFM(IP1SR0_3_0)\t\tIP1SR0_3_0\tFM(IP2SR0_3_0)\t\tIP2SR0_3_0\t\\\nFM(IP0SR0_7_4)\t\tIP0SR0_7_4\tFM(IP1SR0_7_4)\t\tIP1SR0_7_4\tFM(IP2SR0_7_4)\t\tIP2SR0_7_4\t\\\nFM(IP0SR0_11_8)\t\tIP0SR0_11_8\tFM(IP1SR0_11_8)\t\tIP1SR0_11_8\tFM(IP2SR0_11_8)\t\tIP2SR0_11_8\t\\\nFM(IP0SR0_15_12)\tIP0SR0_15_12\tFM(IP1SR0_15_12)\tIP1SR0_15_12\tFM(IP2SR0_15_12)\tIP2SR0_15_12\t\\\nFM(IP0SR0_19_16)\tIP0SR0_19_16\tFM(IP1SR0_19_16)\tIP1SR0_19_16\tFM(IP2SR0_19_16)\tIP2SR0_19_16\t\\\nFM(IP0SR0_23_20)\tIP0SR0_23_20\tFM(IP1SR0_23_20)\tIP1SR0_23_20\t\\\nFM(IP0SR0_27_24)\tIP0SR0_27_24\tFM(IP1SR0_27_24)\tIP1SR0_27_24\t\\\nFM(IP0SR0_31_28)\tIP0SR0_31_28\tFM(IP1SR0_31_28)\tIP1SR0_31_28\t\\\n\\\nFM(IP0SR1_3_0)\t\tIP0SR1_3_0\t\\\nFM(IP0SR1_7_4)\t\tIP0SR1_7_4\t\\\nFM(IP0SR1_11_8)\t\tIP0SR1_11_8\t\\\nFM(IP0SR1_15_12)\tIP0SR1_15_12\t\\\nFM(IP0SR1_19_16)\tIP0SR1_19_16\t\\\nFM(IP0SR1_23_20)\tIP0SR1_23_20\t\\\nFM(IP0SR1_27_24)\tIP0SR1_27_24\t\\\nFM(IP0SR1_31_28)\tIP0SR1_31_28\n\n \t\t\t \t\t \t\t \t\t \n#define MOD_SEL1_11_10\t\tFM(SEL_I2C5_0)\tF_(0, 0)\tF_(0, 0)\tFM(SEL_I2C5_3)\n#define MOD_SEL1_9_8\t\tFM(SEL_I2C4_0)\tF_(0, 0)\tF_(0, 0)\tFM(SEL_I2C4_3)\n#define MOD_SEL1_7_6\t\tFM(SEL_I2C3_0)\tF_(0, 0)\tF_(0, 0)\tFM(SEL_I2C3_3)\n#define MOD_SEL1_5_4\t\tFM(SEL_I2C2_0)\tF_(0, 0)\tF_(0, 0)\tFM(SEL_I2C2_3)\n#define MOD_SEL1_3_2\t\tFM(SEL_I2C1_0)\tF_(0, 0)\tF_(0, 0)\tFM(SEL_I2C1_3)\n#define MOD_SEL1_1_0\t\tFM(SEL_I2C0_0)\tF_(0, 0)\tF_(0, 0)\tFM(SEL_I2C0_3)\n\n#define PINMUX_MOD_SELS \\\n\\\nMOD_SEL1_11_10 \\\nMOD_SEL1_9_8 \\\nMOD_SEL1_7_6 \\\nMOD_SEL1_5_4 \\\nMOD_SEL1_3_2 \\\nMOD_SEL1_1_0\n\n#define PINMUX_PHYS \\\n\tFM(SCL0) FM(SDA0) FM(SCL1) FM(SDA1) FM(SCL2) FM(SDA2) FM(SCL3) FM(SDA3) \\\n\tFM(SCL4) FM(SDA4) FM(SCL5) FM(SDA5)\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),\n\tPINMUX_DATA_END,\n\n#define F_(x, y)\n#define FM(x)   FN_##x,\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_FUNCTION_END,\n#undef F_\n#undef FM\n\n#define F_(x, y)\n#define FM(x)\tx##_MARK,\n\tPINMUX_MARK_BEGIN,\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_PHYS\n\tPINMUX_MARK_END,\n#undef F_\n#undef FM\n};\n\nstatic const u16 pinmux_data[] = {\n \n#define GP_1_0_FN\tGP_1_0_FN,\tFN_SEL_I2C0_0\n#define GP_1_1_FN\tGP_1_1_FN,\tFN_SEL_I2C0_0\n#define GP_1_2_FN\tGP_1_2_FN,\tFN_SEL_I2C1_0\n#define GP_1_3_FN\tGP_1_3_FN,\tFN_SEL_I2C1_0\n#define GP_1_4_FN\tGP_1_4_FN,\tFN_SEL_I2C2_0\n#define GP_1_5_FN\tGP_1_5_FN,\tFN_SEL_I2C2_0\n#define GP_1_6_FN\tGP_1_6_FN,\tFN_SEL_I2C3_0\n#define GP_1_7_FN\tGP_1_7_FN,\tFN_SEL_I2C3_0\n#define GP_1_8_FN\tGP_1_8_FN,\tFN_SEL_I2C4_0\n#define GP_1_9_FN\tGP_1_9_FN,\tFN_SEL_I2C4_0\n\tPINMUX_DATA_GP_ALL(),\n#undef GP_1_0_FN\n#undef GP_1_1_FN\n#undef GP_1_2_FN\n#undef GP_1_3_FN\n#undef GP_1_4_FN\n#undef GP_1_5_FN\n#undef GP_1_6_FN\n#undef GP_1_7_FN\n#undef GP_1_8_FN\n#undef GP_1_9_FN\n\n\tPINMUX_SINGLE(SD_WP),\n\tPINMUX_SINGLE(SD_CD),\n\tPINMUX_SINGLE(MMC_SD_CMD),\n\tPINMUX_SINGLE(MMC_D7),\n\tPINMUX_SINGLE(MMC_DS),\n\tPINMUX_SINGLE(MMC_D6),\n\tPINMUX_SINGLE(MMC_D4),\n\tPINMUX_SINGLE(MMC_D5),\n\tPINMUX_SINGLE(MMC_SD_D3),\n\tPINMUX_SINGLE(MMC_SD_D2),\n\tPINMUX_SINGLE(MMC_SD_D1),\n\tPINMUX_SINGLE(MMC_SD_D0),\n\tPINMUX_SINGLE(MMC_SD_CLK),\n\tPINMUX_SINGLE(PCIE1_CLKREQ_N),\n\tPINMUX_SINGLE(PCIE0_CLKREQ_N),\n\tPINMUX_SINGLE(QSPI0_IO3),\n\tPINMUX_SINGLE(QSPI0_SSL),\n\tPINMUX_SINGLE(QSPI0_MISO_IO1),\n\tPINMUX_SINGLE(QSPI0_IO2),\n\tPINMUX_SINGLE(QSPI0_SPCLK),\n\tPINMUX_SINGLE(QSPI0_MOSI_IO0),\n\tPINMUX_SINGLE(QSPI1_SPCLK),\n\tPINMUX_SINGLE(QSPI1_MOSI_IO0),\n\tPINMUX_SINGLE(QSPI1_IO2),\n\tPINMUX_SINGLE(QSPI1_MISO_IO1),\n\tPINMUX_SINGLE(QSPI1_IO3),\n\tPINMUX_SINGLE(QSPI1_SSL),\n\tPINMUX_SINGLE(RPC_RESET_N),\n\tPINMUX_SINGLE(RPC_WP_N),\n\tPINMUX_SINGLE(RPC_INT_N),\n\n\tPINMUX_SINGLE(TSN0_AVTP_CAPTURE_B),\n\tPINMUX_SINGLE(TSN0_AVTP_MATCH_B),\n\tPINMUX_SINGLE(TSN0_AVTP_PPS),\n\tPINMUX_SINGLE(TSN1_AVTP_CAPTURE_B),\n\tPINMUX_SINGLE(TSN1_AVTP_MATCH_B),\n\tPINMUX_SINGLE(TSN1_AVTP_PPS),\n\tPINMUX_SINGLE(TSN0_MAGIC_B),\n\tPINMUX_SINGLE(TSN1_PHY_INT_B),\n\tPINMUX_SINGLE(TSN0_PHY_INT_B),\n\tPINMUX_SINGLE(TSN2_PHY_INT_B),\n\tPINMUX_SINGLE(TSN0_LINK_B),\n\tPINMUX_SINGLE(TSN2_LINK_B),\n\tPINMUX_SINGLE(TSN1_LINK_B),\n\tPINMUX_SINGLE(TSN1_MDC_B),\n\tPINMUX_SINGLE(TSN0_MDC_B),\n\tPINMUX_SINGLE(TSN2_MDC_B),\n\tPINMUX_SINGLE(TSN0_MDIO_B),\n\tPINMUX_SINGLE(TSN2_MDIO_B),\n\tPINMUX_SINGLE(TSN1_MDIO_B),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR0_3_0,\tSCIF_CLK),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_7_4,\tHSCK0),\n\tPINMUX_IPSR_GPSR(IP0SR0_7_4,\tSCK3),\n\tPINMUX_IPSR_GPSR(IP0SR0_7_4,\tMSIOF3_SCK),\n\tPINMUX_IPSR_GPSR(IP0SR0_7_4,\tTSN0_AVTP_CAPTURE_A),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_11_8,\tHRX0),\n\tPINMUX_IPSR_GPSR(IP0SR0_11_8,\tRX3),\n\tPINMUX_IPSR_GPSR(IP0SR0_11_8,\tMSIOF3_RXD),\n\tPINMUX_IPSR_GPSR(IP0SR0_11_8,\tTSN0_AVTP_MATCH_A),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_15_12,\tHTX0),\n\tPINMUX_IPSR_GPSR(IP0SR0_15_12,\tTX3),\n\tPINMUX_IPSR_GPSR(IP0SR0_15_12,\tMSIOF3_TXD),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_19_16,\tHCTS0_N),\n\tPINMUX_IPSR_GPSR(IP0SR0_19_16,\tCTS3_N),\n\tPINMUX_IPSR_GPSR(IP0SR0_19_16,\tMSIOF3_SS1),\n\tPINMUX_IPSR_GPSR(IP0SR0_19_16,\tTSN0_MDC_A),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_23_20,\tHRTS0_N),\n\tPINMUX_IPSR_GPSR(IP0SR0_23_20,\tRTS3_N),\n\tPINMUX_IPSR_GPSR(IP0SR0_23_20,\tMSIOF3_SS2),\n\tPINMUX_IPSR_GPSR(IP0SR0_23_20,\tTSN0_MDIO_A),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_27_24,\tRX0),\n\tPINMUX_IPSR_GPSR(IP0SR0_27_24,\tHRX1),\n\tPINMUX_IPSR_GPSR(IP0SR0_27_24,\tMSIOF1_RXD),\n\tPINMUX_IPSR_GPSR(IP0SR0_27_24,\tTSN1_AVTP_MATCH_A),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_31_28,\tTX0),\n\tPINMUX_IPSR_GPSR(IP0SR0_31_28,\tHTX1),\n\tPINMUX_IPSR_GPSR(IP0SR0_31_28,\tMSIOF1_TXD),\n\tPINMUX_IPSR_GPSR(IP0SR0_31_28,\tTSN1_AVTP_CAPTURE_A),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1SR0_3_0,\tSCK0),\n\tPINMUX_IPSR_GPSR(IP1SR0_3_0,\tHSCK1),\n\tPINMUX_IPSR_GPSR(IP1SR0_3_0,\tMSIOF1_SCK),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_7_4,\tRTS0_N),\n\tPINMUX_IPSR_GPSR(IP1SR0_7_4,\tHRTS1_N),\n\tPINMUX_IPSR_GPSR(IP1SR0_7_4,\tMSIOF3_SYNC),\n\tPINMUX_IPSR_GPSR(IP1SR0_7_4,\tTSN1_MDIO_A),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_11_8,\tCTS0_N),\n\tPINMUX_IPSR_GPSR(IP1SR0_11_8,\tHCTS1_N),\n\tPINMUX_IPSR_GPSR(IP1SR0_11_8,\tMSIOF1_SYNC),\n\tPINMUX_IPSR_GPSR(IP1SR0_11_8,\tTSN1_MDC_A),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_15_12,\tMSIOF0_SYNC),\n\tPINMUX_IPSR_GPSR(IP1SR0_15_12,\tHCTS3_N),\n\tPINMUX_IPSR_GPSR(IP1SR0_15_12,\tCTS1_N),\n\tPINMUX_IPSR_GPSR(IP1SR0_15_12,\tIRQ4),\n\tPINMUX_IPSR_GPSR(IP1SR0_15_12,\tTSN0_LINK_A),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_19_16,\tMSIOF0_RXD),\n\tPINMUX_IPSR_GPSR(IP1SR0_19_16,\tHRX3),\n\tPINMUX_IPSR_GPSR(IP1SR0_19_16,\tRX1),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_23_20,\tMSIOF0_TXD),\n\tPINMUX_IPSR_GPSR(IP1SR0_23_20,\tHTX3),\n\tPINMUX_IPSR_GPSR(IP1SR0_23_20,\tTX1),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_27_24,\tMSIOF0_SCK),\n\tPINMUX_IPSR_GPSR(IP1SR0_27_24,\tHSCK3),\n\tPINMUX_IPSR_GPSR(IP1SR0_27_24,\tSCK1),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_31_28,\tMSIOF0_SS1),\n\tPINMUX_IPSR_GPSR(IP1SR0_31_28,\tHRTS3_N),\n\tPINMUX_IPSR_GPSR(IP1SR0_31_28,\tRTS1_N),\n\tPINMUX_IPSR_GPSR(IP1SR0_31_28,\tIRQ5),\n\tPINMUX_IPSR_GPSR(IP1SR0_31_28,\tTSN1_LINK_A),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2SR0_3_0,\tMSIOF0_SS2),\n\tPINMUX_IPSR_GPSR(IP2SR0_3_0,\tTSN2_LINK_A),\n\n\tPINMUX_IPSR_GPSR(IP2SR0_7_4,\tIRQ0),\n\tPINMUX_IPSR_GPSR(IP2SR0_7_4,\tMSIOF1_SS1),\n\tPINMUX_IPSR_GPSR(IP2SR0_7_4,\tTSN0_MAGIC_A),\n\n\tPINMUX_IPSR_GPSR(IP2SR0_11_8,\tIRQ1),\n\tPINMUX_IPSR_GPSR(IP2SR0_11_8,\tMSIOF1_SS2),\n\tPINMUX_IPSR_GPSR(IP2SR0_11_8,\tTSN0_PHY_INT_A),\n\n\tPINMUX_IPSR_GPSR(IP2SR0_15_12,\tIRQ2),\n\tPINMUX_IPSR_GPSR(IP2SR0_15_12,\tTSN1_PHY_INT_A),\n\n\tPINMUX_IPSR_GPSR(IP2SR0_19_16,\tIRQ3),\n\tPINMUX_IPSR_GPSR(IP2SR0_19_16,\tTSN2_PHY_INT_A),\n\n\t \n\t \n\tPINMUX_IPSR_MSEL(IP0SR1_3_0,\tGP1_00,\t\tSEL_I2C0_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_3_0,\tTCLK1,\t\tSEL_I2C0_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_3_0,\tHSCK2,\t\tSEL_I2C0_0),\n\tPINMUX_IPSR_PHYS(IP0SR1_3_0,\tSCL0,\t\tSEL_I2C0_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR1_7_4,\tGP1_01,\t\tSEL_I2C0_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_7_4,\tTCLK4,\t\tSEL_I2C0_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_7_4,\tHRX2,\t\tSEL_I2C0_0),\n\tPINMUX_IPSR_PHYS(IP0SR1_7_4,\tSDA0,\t\tSEL_I2C0_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR1_11_8,\tGP1_02,\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_11_8,\tHTX2,\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_11_8,\tMSIOF2_SS1,\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_11_8,\tTSN2_MDC_A,\tSEL_I2C1_0),\n\tPINMUX_IPSR_PHYS(IP0SR1_11_8,\tSCL1,\t\tSEL_I2C1_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR1_15_12,\tGP1_03,\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_15_12,\tTCLK2,\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_15_12,\tHCTS2_N,\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_15_12,\tMSIOF2_SS2,\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_15_12,\tCTS4_N,\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_15_12,\tTSN2_MDIO_A,\tSEL_I2C1_0),\n\tPINMUX_IPSR_PHYS(IP0SR1_15_12,\tSDA1,\t\tSEL_I2C1_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR1_19_16,\tGP1_04,\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_19_16,\tTCLK3,\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_19_16,\tHRTS2_N,\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_19_16,\tMSIOF2_SYNC,\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_19_16,\tRTS4_N,\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_PHYS(IP0SR1_19_16,\tSCL2,\t\tSEL_I2C2_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR1_23_20,\tGP1_05,\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_23_20,\tMSIOF2_SCK,\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_23_20,\tSCK4,\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_PHYS(IP0SR1_23_20,\tSDA2,\t\tSEL_I2C2_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR1_27_24,\tGP1_06,\t\tSEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_27_24,\tMSIOF2_RXD,\tSEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_27_24,\tRX4,\t\tSEL_I2C3_0),\n\tPINMUX_IPSR_PHYS(IP0SR1_27_24,\tSCL3,\t\tSEL_I2C3_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR1_31_28,\tGP1_07,\t\tSEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_31_28,\tMSIOF2_TXD,\tSEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP0SR1_31_28,\tTX4,\t\tSEL_I2C3_0),\n\tPINMUX_IPSR_PHYS(IP0SR1_31_28,\tSDA3,\t\tSEL_I2C3_3),\n\n\t \n\tPINMUX_IPSR_NOGM(0,\t\tGP1_08,\t\tSEL_I2C4_0),\n\tPINMUX_IPSR_NOFN(GP1_08,\tSCL4,\t\tSEL_I2C4_3),\n\n\t \n\tPINMUX_IPSR_NOGM(0,\t\tGP1_09,\t\tSEL_I2C4_0),\n\tPINMUX_IPSR_NOFN(GP1_09,\tSDA4,\t\tSEL_I2C4_3),\n\n\t \n\tPINMUX_IPSR_NOGM(0,\t\tGP1_10,\t\tSEL_I2C5_0),\n\tPINMUX_IPSR_NOFN(GP1_10,\tSCL5,\t\tSEL_I2C5_3),\n\n\t \n\tPINMUX_IPSR_NOGM(0,\t\tGP1_11,\t\tSEL_I2C5_0),\n\tPINMUX_IPSR_NOFN(GP1_11,\tSDA5,\t\tSEL_I2C5_3),\n};\n\n \nenum {\n\tGP_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n};\n\n \nstatic const unsigned int hscif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),\n};\nstatic const unsigned int hscif0_data_mux[] = {\n\tHRX0_MARK, HTX0_MARK,\n};\nstatic const unsigned int hscif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1),\n};\nstatic const unsigned int hscif0_clk_mux[] = {\n\tHSCK0_MARK,\n};\nstatic const unsigned int hscif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 5), RCAR_GP_PIN(0, 4),\n};\nstatic const unsigned int hscif0_ctrl_mux[] = {\n\tHRTS0_N_MARK, HCTS0_N_MARK,\n};\n\n \nstatic const unsigned int hscif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int hscif1_data_mux[] = {\n\tHRX1_MARK, HTX1_MARK,\n};\nstatic const unsigned int hscif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8),\n};\nstatic const unsigned int hscif1_clk_mux[] = {\n\tHSCK1_MARK,\n};\nstatic const unsigned int hscif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 9), RCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int hscif1_ctrl_mux[] = {\n\tHRTS1_N_MARK, HCTS1_N_MARK,\n};\n\n \nstatic const unsigned int hscif2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1), RCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int hscif2_data_mux[] = {\n\tHRX2_MARK, HTX2_MARK,\n};\nstatic const unsigned int hscif2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int hscif2_clk_mux[] = {\n\tHSCK2_MARK,\n};\nstatic const unsigned int hscif2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int hscif2_ctrl_mux[] = {\n\tHRTS2_N_MARK, HCTS2_N_MARK,\n};\n\n \nstatic const unsigned int hscif3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),\n};\nstatic const unsigned int hscif3_data_mux[] = {\n\tHRX3_MARK, HTX3_MARK,\n};\nstatic const unsigned int hscif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14),\n};\nstatic const unsigned int hscif3_clk_mux[] = {\n\tHSCK3_MARK,\n};\nstatic const unsigned int hscif3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int hscif3_ctrl_mux[] = {\n\tHRTS3_N_MARK, HCTS3_N_MARK,\n};\n\n \nstatic const unsigned int i2c0_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1), RCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int i2c0_mux[] = {\n\tSDA0_MARK, SCL0_MARK,\n};\n\n \nstatic const unsigned int i2c1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3), RCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int i2c1_mux[] = {\n\tSDA1_MARK, SCL1_MARK,\n};\n\n \nstatic const unsigned int i2c2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 5), RCAR_GP_PIN(1, 4),\n};\nstatic const unsigned int i2c2_mux[] = {\n\tSDA2_MARK, SCL2_MARK,\n};\n\n \nstatic const unsigned int i2c3_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 7), RCAR_GP_PIN(1, 6),\n};\nstatic const unsigned int i2c3_mux[] = {\n\tSDA3_MARK, SCL3_MARK,\n};\n\n \nstatic const unsigned int i2c4_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int i2c4_mux[] = {\n\tSDA4_MARK, SCL4_MARK,\n};\n\n \nstatic const unsigned int i2c5_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 11), RCAR_GP_PIN(1, 10),\n};\nstatic const unsigned int i2c5_mux[] = {\n\tSDA5_MARK, SCL5_MARK,\n};\n\n\n \nstatic const unsigned int intc_ex_irq0_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 17),\n};\nstatic const unsigned int intc_ex_irq0_mux[] = {\n\tIRQ0_MARK,\n};\nstatic const unsigned int intc_ex_irq1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int intc_ex_irq1_mux[] = {\n\tIRQ1_MARK,\n};\nstatic const unsigned int intc_ex_irq2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 19),\n};\nstatic const unsigned int intc_ex_irq2_mux[] = {\n\tIRQ2_MARK,\n};\nstatic const unsigned int intc_ex_irq3_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 20),\n};\nstatic const unsigned int intc_ex_irq3_mux[] = {\n\tIRQ3_MARK,\n};\nstatic const unsigned int intc_ex_irq4_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int intc_ex_irq4_mux[] = {\n\tIRQ4_MARK,\n};\nstatic const unsigned int intc_ex_irq5_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int intc_ex_irq5_mux[] = {\n\tIRQ5_MARK,\n};\n\n \nstatic const unsigned int mmc_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 14),\n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 16),\n\tRCAR_GP_PIN(1, 18), RCAR_GP_PIN(1, 17),\n\tRCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 21),\n};\nstatic const unsigned int mmc_data_mux[] = {\n\tMMC_SD_D0_MARK, MMC_SD_D1_MARK,\n\tMMC_SD_D2_MARK, MMC_SD_D3_MARK,\n\tMMC_D4_MARK, MMC_D5_MARK,\n\tMMC_D6_MARK, MMC_D7_MARK,\n};\nstatic const unsigned int mmc_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int mmc_ctrl_mux[] = {\n\tMMC_SD_CLK_MARK, MMC_SD_CMD_MARK,\n};\nstatic const unsigned int mmc_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23),\n};\nstatic const unsigned int mmc_cd_mux[] = {\n\tSD_CD_MARK,\n};\nstatic const unsigned int mmc_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int mmc_wp_mux[] = {\n\tSD_WP_MARK,\n};\nstatic const unsigned int mmc_ds_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 20),\n};\nstatic const unsigned int mmc_ds_mux[] = {\n\tMMC_DS_MARK,\n};\n\n \nstatic const unsigned int msiof0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14),\n};\nstatic const unsigned int msiof0_clk_mux[] = {\n\tMSIOF0_SCK_MARK,\n};\nstatic const unsigned int msiof0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int msiof0_sync_mux[] = {\n\tMSIOF0_SYNC_MARK,\n};\nstatic const unsigned int msiof0_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int msiof0_ss1_mux[] = {\n\tMSIOF0_SS1_MARK,\n};\nstatic const unsigned int msiof0_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int msiof0_ss2_mux[] = {\n\tMSIOF0_SS2_MARK,\n};\nstatic const unsigned int msiof0_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 13),\n};\nstatic const unsigned int msiof0_txd_mux[] = {\n\tMSIOF0_TXD_MARK,\n};\nstatic const unsigned int msiof0_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 12),\n};\nstatic const unsigned int msiof0_rxd_mux[] = {\n\tMSIOF0_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8),\n};\nstatic const unsigned int msiof1_clk_mux[] = {\n\tMSIOF1_SCK_MARK,\n};\nstatic const unsigned int msiof1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int msiof1_sync_mux[] = {\n\tMSIOF1_SYNC_MARK,\n};\nstatic const unsigned int msiof1_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 17),\n};\nstatic const unsigned int msiof1_ss1_mux[] = {\n\tMSIOF1_SS1_MARK,\n};\nstatic const unsigned int msiof1_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int msiof1_ss2_mux[] = {\n\tMSIOF1_SS2_MARK,\n};\nstatic const unsigned int msiof1_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int msiof1_txd_mux[] = {\n\tMSIOF1_TXD_MARK,\n};\nstatic const unsigned int msiof1_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 6),\n};\nstatic const unsigned int msiof1_rxd_mux[] = {\n\tMSIOF1_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 5),\n};\nstatic const unsigned int msiof2_clk_mux[] = {\n\tMSIOF2_SCK_MARK,\n};\nstatic const unsigned int msiof2_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4),\n};\nstatic const unsigned int msiof2_sync_mux[] = {\n\tMSIOF2_SYNC_MARK,\n};\nstatic const unsigned int msiof2_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int msiof2_ss1_mux[] = {\n\tMSIOF2_SS1_MARK,\n};\nstatic const unsigned int msiof2_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int msiof2_ss2_mux[] = {\n\tMSIOF2_SS2_MARK,\n};\nstatic const unsigned int msiof2_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 7),\n};\nstatic const unsigned int msiof2_txd_mux[] = {\n\tMSIOF2_TXD_MARK,\n};\nstatic const unsigned int msiof2_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 6),\n};\nstatic const unsigned int msiof2_rxd_mux[] = {\n\tMSIOF2_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1),\n};\nstatic const unsigned int msiof3_clk_mux[] = {\n\tMSIOF3_SCK_MARK,\n};\nstatic const unsigned int msiof3_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 9),\n};\nstatic const unsigned int msiof3_sync_mux[] = {\n\tMSIOF3_SYNC_MARK,\n};\nstatic const unsigned int msiof3_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4),\n};\nstatic const unsigned int msiof3_ss1_mux[] = {\n\tMSIOF3_SS1_MARK,\n};\nstatic const unsigned int msiof3_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 5),\n};\nstatic const unsigned int msiof3_ss2_mux[] = {\n\tMSIOF3_SS2_MARK,\n};\nstatic const unsigned int msiof3_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 3),\n};\nstatic const unsigned int msiof3_txd_mux[] = {\n\tMSIOF3_TXD_MARK,\n};\nstatic const unsigned int msiof3_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 2),\n};\nstatic const unsigned int msiof3_rxd_mux[] = {\n\tMSIOF3_RXD_MARK,\n};\n\n \nstatic const unsigned int pcie0_clkreq_n_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 15),\n};\n\nstatic const unsigned int pcie0_clkreq_n_mux[] = {\n\tPCIE0_CLKREQ_N_MARK,\n};\n\nstatic const unsigned int pcie1_clkreq_n_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 16),\n};\n\nstatic const unsigned int pcie1_clkreq_n_mux[] = {\n\tPCIE1_CLKREQ_N_MARK,\n};\n\n \nstatic const unsigned int qspi0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 13),\n};\nstatic const unsigned int qspi0_ctrl_mux[] = {\n\tQSPI0_SPCLK_MARK, QSPI0_SSL_MARK,\n};\nstatic const unsigned int qspi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 9), RCAR_GP_PIN(2, 12),\n\tRCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 14),\n};\nstatic const unsigned int qspi0_data_mux[] = {\n\tQSPI0_MOSI_IO0_MARK, QSPI0_MISO_IO1_MARK,\n\tQSPI0_IO2_MARK, QSPI0_IO3_MARK\n};\n\n \nstatic const unsigned int qspi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 3),\n};\nstatic const unsigned int qspi1_ctrl_mux[] = {\n\tQSPI1_SPCLK_MARK, QSPI1_SSL_MARK,\n};\nstatic const unsigned int qspi1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 5),\n\tRCAR_GP_PIN(2, 6), RCAR_GP_PIN(2, 4),\n};\nstatic const unsigned int qspi1_data_mux[] = {\n\tQSPI1_MOSI_IO0_MARK, QSPI1_MISO_IO1_MARK,\n\tQSPI1_IO2_MARK, QSPI1_IO3_MARK\n};\n\n \nstatic const unsigned int scif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int scif0_data_mux[] = {\n\tRX0_MARK, TX0_MARK,\n};\nstatic const unsigned int scif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8),\n};\nstatic const unsigned int scif0_clk_mux[] = {\n\tSCK0_MARK,\n};\nstatic const unsigned int scif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 9), RCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int scif0_ctrl_mux[] = {\n\tRTS0_N_MARK, CTS0_N_MARK,\n};\n\n \nstatic const unsigned int scif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),\n};\nstatic const unsigned int scif1_data_mux[] = {\n\tRX1_MARK, TX1_MARK,\n};\nstatic const unsigned int scif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14),\n};\nstatic const unsigned int scif1_clk_mux[] = {\n\tSCK1_MARK,\n};\nstatic const unsigned int scif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int scif1_ctrl_mux[] = {\n\tRTS1_N_MARK, CTS1_N_MARK,\n};\n\n \nstatic const unsigned int scif3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),\n};\nstatic const unsigned int scif3_data_mux[] = {\n\tRX3_MARK, TX3_MARK,\n};\nstatic const unsigned int scif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1),\n};\nstatic const unsigned int scif3_clk_mux[] = {\n\tSCK3_MARK,\n};\nstatic const unsigned int scif3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 5), RCAR_GP_PIN(0, 4),\n};\nstatic const unsigned int scif3_ctrl_mux[] = {\n\tRTS3_N_MARK, CTS3_N_MARK,\n};\n\n \nstatic const unsigned int scif4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),\n};\nstatic const unsigned int scif4_data_mux[] = {\n\tRX4_MARK, TX4_MARK,\n};\nstatic const unsigned int scif4_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 5),\n};\nstatic const unsigned int scif4_clk_mux[] = {\n\tSCK4_MARK,\n};\nstatic const unsigned int scif4_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int scif4_ctrl_mux[] = {\n\tRTS4_N_MARK, CTS4_N_MARK,\n};\n\n \nstatic const unsigned int scif_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 0),\n};\nstatic const unsigned int scif_clk_mux[] = {\n\tSCIF_CLK_MARK,\n};\n\n \nstatic const unsigned int tsn0_link_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int tsn0_link_a_mux[] = {\n\tTSN0_LINK_A_MARK,\n};\nstatic const unsigned int tsn0_magic_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 17),\n};\nstatic const unsigned int tsn0_magic_a_mux[] = {\n\tTSN0_MAGIC_A_MARK,\n};\nstatic const unsigned int tsn0_phy_int_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int tsn0_phy_int_a_mux[] = {\n\tTSN0_PHY_INT_A_MARK,\n};\nstatic const unsigned int tsn0_mdio_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 5),\n};\nstatic const unsigned int tsn0_mdio_a_mux[] = {\n\tTSN0_MDC_A_MARK, TSN0_MDIO_A_MARK,\n};\nstatic const unsigned int tsn0_link_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 8),\n};\nstatic const unsigned int tsn0_link_b_mux[] = {\n\tTSN0_LINK_B_MARK,\n};\nstatic const unsigned int tsn0_magic_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12),\n};\nstatic const unsigned int tsn0_magic_b_mux[] = {\n\tTSN0_MAGIC_B_MARK,\n};\nstatic const unsigned int tsn0_phy_int_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 10),\n};\nstatic const unsigned int tsn0_phy_int_b_mux[] = {\n\tTSN0_PHY_INT_B_MARK,\n};\nstatic const unsigned int tsn0_mdio_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 2),\n};\nstatic const unsigned int tsn0_mdio_b_mux[] = {\n\tTSN0_MDC_B_MARK, TSN0_MDIO_B_MARK,\n};\nstatic const unsigned int tsn0_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 16),\n};\nstatic const unsigned int tsn0_avtp_pps_mux[] = {\n\tTSN0_AVTP_PPS_MARK,\n};\nstatic const unsigned int tsn0_avtp_capture_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1),\n};\nstatic const unsigned int tsn0_avtp_capture_a_mux[] = {\n\tTSN0_AVTP_CAPTURE_A_MARK,\n};\nstatic const unsigned int tsn0_avtp_match_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 2),\n};\nstatic const unsigned int tsn0_avtp_match_a_mux[] = {\n\tTSN0_AVTP_MATCH_A_MARK,\n};\nstatic const unsigned int tsn0_avtp_capture_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 18),\n};\nstatic const unsigned int tsn0_avtp_capture_b_mux[] = {\n\tTSN0_AVTP_CAPTURE_B_MARK,\n};\nstatic const unsigned int tsn0_avtp_match_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 17),\n};\nstatic const unsigned int tsn0_avtp_match_b_mux[] = {\n\tTSN0_AVTP_MATCH_B_MARK,\n};\n\n \nstatic const unsigned int tsn1_link_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int tsn1_link_a_mux[] = {\n\tTSN1_LINK_A_MARK,\n};\nstatic const unsigned int tsn1_phy_int_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 19),\n};\nstatic const unsigned int tsn1_phy_int_a_mux[] = {\n\tTSN1_PHY_INT_A_MARK,\n};\nstatic const unsigned int tsn1_mdio_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 9),\n};\nstatic const unsigned int tsn1_mdio_a_mux[] = {\n\tTSN1_MDC_A_MARK, TSN1_MDIO_A_MARK,\n};\nstatic const unsigned int tsn1_link_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 6),\n};\nstatic const unsigned int tsn1_link_b_mux[] = {\n\tTSN1_LINK_B_MARK,\n};\nstatic const unsigned int tsn1_phy_int_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 11),\n};\nstatic const unsigned int tsn1_phy_int_b_mux[] = {\n\tTSN1_PHY_INT_B_MARK,\n};\nstatic const unsigned int tsn1_mdio_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 5), RCAR_GP_PIN(3, 0),\n};\nstatic const unsigned int tsn1_mdio_b_mux[] = {\n\tTSN1_MDC_B_MARK, TSN1_MDIO_B_MARK,\n};\nstatic const unsigned int tsn1_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13),\n};\nstatic const unsigned int tsn1_avtp_pps_mux[] = {\n\tTSN1_AVTP_PPS_MARK,\n};\nstatic const unsigned int tsn1_avtp_capture_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int tsn1_avtp_capture_a_mux[] = {\n\tTSN1_AVTP_CAPTURE_A_MARK,\n};\nstatic const unsigned int tsn1_avtp_match_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 6),\n};\nstatic const unsigned int tsn1_avtp_match_a_mux[] = {\n\tTSN1_AVTP_MATCH_A_MARK,\n};\nstatic const unsigned int tsn1_avtp_capture_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 15),\n};\nstatic const unsigned int tsn1_avtp_capture_b_mux[] = {\n\tTSN1_AVTP_CAPTURE_B_MARK,\n};\nstatic const unsigned int tsn1_avtp_match_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 14),\n};\nstatic const unsigned int tsn1_avtp_match_b_mux[] = {\n\tTSN1_AVTP_MATCH_B_MARK,\n};\n\n \nstatic const unsigned int tsn2_link_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int tsn2_link_a_mux[] = {\n\tTSN2_LINK_A_MARK,\n};\nstatic const unsigned int tsn2_phy_int_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 20),\n};\nstatic const unsigned int tsn2_phy_int_a_mux[] = {\n\tTSN2_PHY_INT_A_MARK,\n};\nstatic const unsigned int tsn2_mdio_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2), RCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int tsn2_mdio_a_mux[] = {\n\tTSN2_MDC_A_MARK, TSN2_MDIO_A_MARK,\n};\nstatic const unsigned int tsn2_link_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 7),\n};\nstatic const unsigned int tsn2_link_b_mux[] = {\n\tTSN2_LINK_B_MARK,\n};\nstatic const unsigned int tsn2_phy_int_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 9),\n};\nstatic const unsigned int tsn2_phy_int_b_mux[] = {\n\tTSN2_PHY_INT_B_MARK,\n};\nstatic const unsigned int tsn2_mdio_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 3), RCAR_GP_PIN(3, 1),\n};\nstatic const unsigned int tsn2_mdio_b_mux[] = {\n\tTSN2_MDC_B_MARK, TSN2_MDIO_B_MARK,\n};\n\nstatic const struct sh_pfc_pin_group pinmux_groups[] = {\n\tSH_PFC_PIN_GROUP(hscif0_data),\n\tSH_PFC_PIN_GROUP(hscif0_clk),\n\tSH_PFC_PIN_GROUP(hscif0_ctrl),\n\tSH_PFC_PIN_GROUP(hscif1_data),\n\tSH_PFC_PIN_GROUP(hscif1_clk),\n\tSH_PFC_PIN_GROUP(hscif1_ctrl),\n\tSH_PFC_PIN_GROUP(hscif2_data),\n\tSH_PFC_PIN_GROUP(hscif2_clk),\n\tSH_PFC_PIN_GROUP(hscif2_ctrl),\n\tSH_PFC_PIN_GROUP(hscif3_data),\n\tSH_PFC_PIN_GROUP(hscif3_clk),\n\tSH_PFC_PIN_GROUP(hscif3_ctrl),\n\tSH_PFC_PIN_GROUP(i2c0),\n\tSH_PFC_PIN_GROUP(i2c1),\n\tSH_PFC_PIN_GROUP(i2c2),\n\tSH_PFC_PIN_GROUP(i2c3),\n\tSH_PFC_PIN_GROUP(i2c4),\n\tSH_PFC_PIN_GROUP(i2c5),\n\tSH_PFC_PIN_GROUP(intc_ex_irq0),\n\tSH_PFC_PIN_GROUP(intc_ex_irq1),\n\tSH_PFC_PIN_GROUP(intc_ex_irq2),\n\tSH_PFC_PIN_GROUP(intc_ex_irq3),\n\tSH_PFC_PIN_GROUP(intc_ex_irq4),\n\tSH_PFC_PIN_GROUP(intc_ex_irq5),\n\tBUS_DATA_PIN_GROUP(mmc_data, 1),\n\tBUS_DATA_PIN_GROUP(mmc_data, 4),\n\tBUS_DATA_PIN_GROUP(mmc_data, 8),\n\tSH_PFC_PIN_GROUP(mmc_ctrl),\n\tSH_PFC_PIN_GROUP(mmc_cd),\n\tSH_PFC_PIN_GROUP(mmc_wp),\n\tSH_PFC_PIN_GROUP(mmc_ds),\n\tSH_PFC_PIN_GROUP(msiof0_clk),\n\tSH_PFC_PIN_GROUP(msiof0_sync),\n\tSH_PFC_PIN_GROUP(msiof0_ss1),\n\tSH_PFC_PIN_GROUP(msiof0_ss2),\n\tSH_PFC_PIN_GROUP(msiof0_txd),\n\tSH_PFC_PIN_GROUP(msiof0_rxd),\n\tSH_PFC_PIN_GROUP(msiof1_clk),\n\tSH_PFC_PIN_GROUP(msiof1_sync),\n\tSH_PFC_PIN_GROUP(msiof1_ss1),\n\tSH_PFC_PIN_GROUP(msiof1_ss2),\n\tSH_PFC_PIN_GROUP(msiof1_txd),\n\tSH_PFC_PIN_GROUP(msiof1_rxd),\n\tSH_PFC_PIN_GROUP(msiof2_clk),\n\tSH_PFC_PIN_GROUP(msiof2_sync),\n\tSH_PFC_PIN_GROUP(msiof2_ss1),\n\tSH_PFC_PIN_GROUP(msiof2_ss2),\n\tSH_PFC_PIN_GROUP(msiof2_txd),\n\tSH_PFC_PIN_GROUP(msiof2_rxd),\n\tSH_PFC_PIN_GROUP(msiof3_clk),\n\tSH_PFC_PIN_GROUP(msiof3_sync),\n\tSH_PFC_PIN_GROUP(msiof3_ss1),\n\tSH_PFC_PIN_GROUP(msiof3_ss2),\n\tSH_PFC_PIN_GROUP(msiof3_txd),\n\tSH_PFC_PIN_GROUP(msiof3_rxd),\n\tSH_PFC_PIN_GROUP(pcie0_clkreq_n),\n\tSH_PFC_PIN_GROUP(pcie1_clkreq_n),\n\tSH_PFC_PIN_GROUP(qspi0_ctrl),\n\tBUS_DATA_PIN_GROUP(qspi0_data, 2),\n\tBUS_DATA_PIN_GROUP(qspi0_data, 4),\n\tSH_PFC_PIN_GROUP(qspi1_ctrl),\n\tBUS_DATA_PIN_GROUP(qspi1_data, 2),\n\tBUS_DATA_PIN_GROUP(qspi1_data, 4),\n\tSH_PFC_PIN_GROUP(scif0_data),\n\tSH_PFC_PIN_GROUP(scif0_clk),\n\tSH_PFC_PIN_GROUP(scif0_ctrl),\n\tSH_PFC_PIN_GROUP(scif1_data),\n\tSH_PFC_PIN_GROUP(scif1_clk),\n\tSH_PFC_PIN_GROUP(scif1_ctrl),\n\tSH_PFC_PIN_GROUP(scif3_data),\n\tSH_PFC_PIN_GROUP(scif3_clk),\n\tSH_PFC_PIN_GROUP(scif3_ctrl),\n\tSH_PFC_PIN_GROUP(scif4_data),\n\tSH_PFC_PIN_GROUP(scif4_clk),\n\tSH_PFC_PIN_GROUP(scif4_ctrl),\n\tSH_PFC_PIN_GROUP(scif_clk),\n\tSH_PFC_PIN_GROUP(tsn0_link_a),\n\tSH_PFC_PIN_GROUP(tsn0_magic_a),\n\tSH_PFC_PIN_GROUP(tsn0_phy_int_a),\n\tSH_PFC_PIN_GROUP(tsn0_mdio_a),\n\tSH_PFC_PIN_GROUP(tsn0_link_b),\n\tSH_PFC_PIN_GROUP(tsn0_magic_b),\n\tSH_PFC_PIN_GROUP(tsn0_phy_int_b),\n\tSH_PFC_PIN_GROUP(tsn0_mdio_b),\n\tSH_PFC_PIN_GROUP(tsn0_avtp_pps),\n\tSH_PFC_PIN_GROUP(tsn0_avtp_capture_a),\n\tSH_PFC_PIN_GROUP(tsn0_avtp_match_a),\n\tSH_PFC_PIN_GROUP(tsn0_avtp_capture_b),\n\tSH_PFC_PIN_GROUP(tsn0_avtp_match_b),\n\tSH_PFC_PIN_GROUP(tsn1_link_a),\n\tSH_PFC_PIN_GROUP(tsn1_phy_int_a),\n\tSH_PFC_PIN_GROUP(tsn1_mdio_a),\n\tSH_PFC_PIN_GROUP(tsn1_link_b),\n\tSH_PFC_PIN_GROUP(tsn1_phy_int_b),\n\tSH_PFC_PIN_GROUP(tsn1_mdio_b),\n\tSH_PFC_PIN_GROUP(tsn1_avtp_pps),\n\tSH_PFC_PIN_GROUP(tsn1_avtp_capture_a),\n\tSH_PFC_PIN_GROUP(tsn1_avtp_match_a),\n\tSH_PFC_PIN_GROUP(tsn1_avtp_capture_b),\n\tSH_PFC_PIN_GROUP(tsn1_avtp_match_b),\n\tSH_PFC_PIN_GROUP(tsn2_link_a),\n\tSH_PFC_PIN_GROUP(tsn2_phy_int_a),\n\tSH_PFC_PIN_GROUP(tsn2_mdio_a),\n\tSH_PFC_PIN_GROUP(tsn2_link_b),\n\tSH_PFC_PIN_GROUP(tsn2_phy_int_b),\n\tSH_PFC_PIN_GROUP(tsn2_mdio_b),\n};\n\nstatic const char * const hscif0_groups[] = {\n\t\"hscif0_data\",\n\t\"hscif0_clk\",\n\t\"hscif0_ctrl\",\n};\n\nstatic const char * const hscif1_groups[] = {\n\t\"hscif1_data\",\n\t\"hscif1_clk\",\n\t\"hscif1_ctrl\",\n};\n\nstatic const char * const hscif2_groups[] = {\n\t\"hscif2_data\",\n\t\"hscif2_clk\",\n\t\"hscif2_ctrl\",\n};\n\nstatic const char * const hscif3_groups[] = {\n\t\"hscif3_data\",\n\t\"hscif3_clk\",\n\t\"hscif3_ctrl\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3\",\n};\n\nstatic const char * const i2c4_groups[] = {\n\t\"i2c4\",\n};\n\nstatic const char * const i2c5_groups[] = {\n\t\"i2c5\",\n};\n\nstatic const char * const intc_ex_groups[] = {\n\t\"intc_ex_irq0\",\n\t\"intc_ex_irq1\",\n\t\"intc_ex_irq2\",\n\t\"intc_ex_irq3\",\n\t\"intc_ex_irq4\",\n\t\"intc_ex_irq5\",\n};\n\nstatic const char * const mmc_groups[] = {\n\t\"mmc_data1\",\n\t\"mmc_data4\",\n\t\"mmc_data8\",\n\t\"mmc_ctrl\",\n\t\"mmc_cd\",\n\t\"mmc_wp\",\n\t\"mmc_ds\",\n};\n\nstatic const char * const msiof0_groups[] = {\n\t\"msiof0_clk\",\n\t\"msiof0_sync\",\n\t\"msiof0_ss1\",\n\t\"msiof0_ss2\",\n\t\"msiof0_txd\",\n\t\"msiof0_rxd\",\n};\n\nstatic const char * const msiof1_groups[] = {\n\t\"msiof1_clk\",\n\t\"msiof1_sync\",\n\t\"msiof1_ss1\",\n\t\"msiof1_ss2\",\n\t\"msiof1_txd\",\n\t\"msiof1_rxd\",\n};\n\nstatic const char * const msiof2_groups[] = {\n\t\"msiof2_clk\",\n\t\"msiof2_sync\",\n\t\"msiof2_ss1\",\n\t\"msiof2_ss2\",\n\t\"msiof2_txd\",\n\t\"msiof2_rxd\",\n};\n\nstatic const char * const msiof3_groups[] = {\n\t\"msiof3_clk\",\n\t\"msiof3_sync\",\n\t\"msiof3_ss1\",\n\t\"msiof3_ss2\",\n\t\"msiof3_txd\",\n\t\"msiof3_rxd\",\n};\n\nstatic const char * const pcie_groups[] = {\n\t\"pcie0_clkreq_n\",\n\t\"pcie1_clkreq_n\",\n};\n\nstatic const char * const qspi0_groups[] = {\n\t\"qspi0_ctrl\",\n\t\"qspi0_data2\",\n\t\"qspi0_data4\",\n};\n\nstatic const char * const qspi1_groups[] = {\n\t\"qspi1_ctrl\",\n\t\"qspi1_data2\",\n\t\"qspi1_data4\",\n};\n\nstatic const char * const scif0_groups[] = {\n\t\"scif0_data\",\n\t\"scif0_clk\",\n\t\"scif0_ctrl\",\n};\n\nstatic const char * const scif1_groups[] = {\n\t\"scif1_data\",\n\t\"scif1_clk\",\n\t\"scif1_ctrl\",\n};\n\nstatic const char * const scif3_groups[] = {\n\t\"scif3_data\",\n\t\"scif3_clk\",\n\t\"scif3_ctrl\",\n};\n\nstatic const char * const scif4_groups[] = {\n\t\"scif4_data\",\n\t\"scif4_clk\",\n\t\"scif4_ctrl\",\n};\n\nstatic const char * const scif_clk_groups[] = {\n\t\"scif_clk\",\n};\n\nstatic const char * const tsn0_groups[] = {\n\t\"tsn0_link_a\",\n\t\"tsn0_magic_a\",\n\t\"tsn0_phy_int_a\",\n\t\"tsn0_mdio_a\",\n\t\"tsn0_link_b\",\n\t\"tsn0_magic_b\",\n\t\"tsn0_phy_int_b\",\n\t\"tsn0_mdio_b\",\n\t\"tsn0_avtp_pps\",\n\t\"tsn0_avtp_capture_a\",\n\t\"tsn0_avtp_match_a\",\n\t\"tsn0_avtp_capture_b\",\n\t\"tsn0_avtp_match_b\",\n};\n\nstatic const char * const tsn1_groups[] = {\n\t\"tsn1_link_a\",\n\t\"tsn1_phy_int_a\",\n\t\"tsn1_mdio_a\",\n\t\"tsn1_link_b\",\n\t\"tsn1_phy_int_b\",\n\t\"tsn1_mdio_b\",\n\t\"tsn1_avtp_pps\",\n\t\"tsn1_avtp_capture_a\",\n\t\"tsn1_avtp_match_a\",\n\t\"tsn1_avtp_capture_b\",\n\t\"tsn1_avtp_match_b\",\n};\n\nstatic const char * const tsn2_groups[] = {\n\t\"tsn2_link_a\",\n\t\"tsn2_phy_int_a\",\n\t\"tsn2_mdio_a\",\n\t\"tsn2_link_b\",\n\t\"tsn2_phy_int_b\",\n\t\"tsn2_mdio_b\",\n};\n\nstatic const struct sh_pfc_function pinmux_functions[] = {\n\tSH_PFC_FUNCTION(hscif0),\n\tSH_PFC_FUNCTION(hscif1),\n\tSH_PFC_FUNCTION(hscif2),\n\tSH_PFC_FUNCTION(hscif3),\n\tSH_PFC_FUNCTION(i2c0),\n\tSH_PFC_FUNCTION(i2c1),\n\tSH_PFC_FUNCTION(i2c2),\n\tSH_PFC_FUNCTION(i2c3),\n\tSH_PFC_FUNCTION(i2c4),\n\tSH_PFC_FUNCTION(i2c5),\n\tSH_PFC_FUNCTION(intc_ex),\n\tSH_PFC_FUNCTION(mmc),\n\tSH_PFC_FUNCTION(msiof0),\n\tSH_PFC_FUNCTION(msiof1),\n\tSH_PFC_FUNCTION(msiof2),\n\tSH_PFC_FUNCTION(msiof3),\n\tSH_PFC_FUNCTION(pcie),\n\tSH_PFC_FUNCTION(qspi0),\n\tSH_PFC_FUNCTION(qspi1),\n\tSH_PFC_FUNCTION(scif0),\n\tSH_PFC_FUNCTION(scif1),\n\tSH_PFC_FUNCTION(scif3),\n\tSH_PFC_FUNCTION(scif4),\n\tSH_PFC_FUNCTION(scif_clk),\n\tSH_PFC_FUNCTION(tsn0),\n\tSH_PFC_FUNCTION(tsn1),\n\tSH_PFC_FUNCTION(tsn2),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n#define F_(x, y)\tFN_##y\n#define FM(x)\t\tFN_##x\n\t{ PINMUX_CFG_REG_VAR(\"GPSR0\", 0xe6050040, 32,\n\t\t\t     GROUP(-11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_0_20_FN,\tGPSR0_20,\n\t\tGP_0_19_FN,\tGPSR0_19,\n\t\tGP_0_18_FN,\tGPSR0_18,\n\t\tGP_0_17_FN,\tGPSR0_17,\n\t\tGP_0_16_FN,\tGPSR0_16,\n\t\tGP_0_15_FN,\tGPSR0_15,\n\t\tGP_0_14_FN,\tGPSR0_14,\n\t\tGP_0_13_FN,\tGPSR0_13,\n\t\tGP_0_12_FN,\tGPSR0_12,\n\t\tGP_0_11_FN,\tGPSR0_11,\n\t\tGP_0_10_FN,\tGPSR0_10,\n\t\tGP_0_9_FN,\tGPSR0_9,\n\t\tGP_0_8_FN,\tGPSR0_8,\n\t\tGP_0_7_FN,\tGPSR0_7,\n\t\tGP_0_6_FN,\tGPSR0_6,\n\t\tGP_0_5_FN,\tGPSR0_5,\n\t\tGP_0_4_FN,\tGPSR0_4,\n\t\tGP_0_3_FN,\tGPSR0_3,\n\t\tGP_0_2_FN,\tGPSR0_2,\n\t\tGP_0_1_FN,\tGPSR0_1,\n\t\tGP_0_0_FN,\tGPSR0_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR1\", 0xe6050840, 32,\n\t\t\t     GROUP(-7, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_1_24_FN,\tGPSR1_24,\n\t\tGP_1_23_FN,\tGPSR1_23,\n\t\tGP_1_22_FN,\tGPSR1_22,\n\t\tGP_1_21_FN,\tGPSR1_21,\n\t\tGP_1_20_FN,\tGPSR1_20,\n\t\tGP_1_19_FN,\tGPSR1_19,\n\t\tGP_1_18_FN,\tGPSR1_18,\n\t\tGP_1_17_FN,\tGPSR1_17,\n\t\tGP_1_16_FN,\tGPSR1_16,\n\t\tGP_1_15_FN,\tGPSR1_15,\n\t\tGP_1_14_FN,\tGPSR1_14,\n\t\tGP_1_13_FN,\tGPSR1_13,\n\t\tGP_1_12_FN,\tGPSR1_12,\n\t\tGP_1_11_FN,\tGPSR1_11,\n\t\tGP_1_10_FN,\tGPSR1_10,\n\t\tGP_1_9_FN,\tGPSR1_9,\n\t\tGP_1_8_FN,\tGPSR1_8,\n\t\tGP_1_7_FN,\tGPSR1_7,\n\t\tGP_1_6_FN,\tGPSR1_6,\n\t\tGP_1_5_FN,\tGPSR1_5,\n\t\tGP_1_4_FN,\tGPSR1_4,\n\t\tGP_1_3_FN,\tGPSR1_3,\n\t\tGP_1_2_FN,\tGPSR1_2,\n\t\tGP_1_1_FN,\tGPSR1_1,\n\t\tGP_1_0_FN,\tGPSR1_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR2\", 0xe6051040, 32,\n\t\t\t     GROUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_2_16_FN,\tGPSR2_16,\n\t\tGP_2_15_FN,\tGPSR2_15,\n\t\tGP_2_14_FN,\tGPSR2_14,\n\t\tGP_2_13_FN,\tGPSR2_13,\n\t\tGP_2_12_FN,\tGPSR2_12,\n\t\tGP_2_11_FN,\tGPSR2_11,\n\t\tGP_2_10_FN,\tGPSR2_10,\n\t\tGP_2_9_FN,\tGPSR2_9,\n\t\tGP_2_8_FN,\tGPSR2_8,\n\t\tGP_2_7_FN,\tGPSR2_7,\n\t\tGP_2_6_FN,\tGPSR2_6,\n\t\tGP_2_5_FN,\tGPSR2_5,\n\t\tGP_2_4_FN,\tGPSR2_4,\n\t\tGP_2_3_FN,\tGPSR2_3,\n\t\tGP_2_2_FN,\tGPSR2_2,\n\t\tGP_2_1_FN,\tGPSR2_1,\n\t\tGP_2_0_FN,\tGPSR2_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR3\", 0xe6051840, 32,\n\t\t\t     GROUP(-13, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_3_18_FN,\tGPSR3_18,\n\t\tGP_3_17_FN,\tGPSR3_17,\n\t\tGP_3_16_FN,\tGPSR3_16,\n\t\tGP_3_15_FN,\tGPSR3_15,\n\t\tGP_3_14_FN,\tGPSR3_14,\n\t\tGP_3_13_FN,\tGPSR3_13,\n\t\tGP_3_12_FN,\tGPSR3_12,\n\t\tGP_3_11_FN,\tGPSR3_11,\n\t\tGP_3_10_FN,\tGPSR3_10,\n\t\tGP_3_9_FN,\tGPSR3_9,\n\t\tGP_3_8_FN,\tGPSR3_8,\n\t\tGP_3_7_FN,\tGPSR3_7,\n\t\tGP_3_6_FN,\tGPSR3_6,\n\t\tGP_3_5_FN,\tGPSR3_5,\n\t\tGP_3_4_FN,\tGPSR3_4,\n\t\tGP_3_3_FN,\tGPSR3_3,\n\t\tGP_3_2_FN,\tGPSR3_2,\n\t\tGP_3_1_FN,\tGPSR3_1,\n\t\tGP_3_0_FN,\tGPSR3_0, ))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG(\"IP0SR0\", 0xe6050060, 32, 4, GROUP(\n\t\tIP0SR0_31_28\n\t\tIP0SR0_27_24\n\t\tIP0SR0_23_20\n\t\tIP0SR0_19_16\n\t\tIP0SR0_15_12\n\t\tIP0SR0_11_8\n\t\tIP0SR0_7_4\n\t\tIP0SR0_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP1SR0\", 0xe6050064, 32, 4, GROUP(\n\t\tIP1SR0_31_28\n\t\tIP1SR0_27_24\n\t\tIP1SR0_23_20\n\t\tIP1SR0_19_16\n\t\tIP1SR0_15_12\n\t\tIP1SR0_11_8\n\t\tIP1SR0_7_4\n\t\tIP1SR0_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP2SR0\", 0xe6050068, 32,\n\t\t\t     GROUP(-12, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP2SR0_19_16\n\t\tIP2SR0_15_12\n\t\tIP2SR0_11_8\n\t\tIP2SR0_7_4\n\t\tIP2SR0_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP0SR1\", 0xe6050860, 32, 4, GROUP(\n\t\tIP0SR1_31_28\n\t\tIP0SR1_27_24\n\t\tIP0SR1_23_20\n\t\tIP0SR1_19_16\n\t\tIP0SR1_15_12\n\t\tIP0SR1_11_8\n\t\tIP0SR1_7_4\n\t\tIP0SR1_3_0))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL1\", 0xe6050900, 32,\n\t\t\t     GROUP(-20, 2, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tMOD_SEL1_11_10\n\t\tMOD_SEL1_9_8\n\t\tMOD_SEL1_7_6\n\t\tMOD_SEL1_5_4\n\t\tMOD_SEL1_3_2\n\t\tMOD_SEL1_1_0))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_drive_reg pinmux_drive_regs[] = {\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL0\", 0xe6050080) {\n\t\t{ RCAR_GP_PIN(0,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL0\", 0xe6050084) {\n\t\t{ RCAR_GP_PIN(0, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL0\", 0xe6050088) {\n\t\t{ RCAR_GP_PIN(0, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL1\", 0xe6050880) {\n\t\t{ RCAR_GP_PIN(1,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL1\", 0xe6050884) {\n\t\t{ RCAR_GP_PIN(1, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL1\", 0xe6050888) {\n\t\t{ RCAR_GP_PIN(1, 23), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 22), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 21), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV3CTRL1\", 0xe605088c) {\n\t\t{ RCAR_GP_PIN(1, 24),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL2\", 0xe6051080) {\n\t\t{ RCAR_GP_PIN(2,  7), 28, 2 },\t \n\t\t{ RCAR_GP_PIN(2,  6), 24, 2 },\t \n\t\t{ RCAR_GP_PIN(2,  5), 20, 2 },\t \n\t\t{ RCAR_GP_PIN(2,  4), 16, 2 },\t \n\t\t{ RCAR_GP_PIN(2,  3), 12, 2 },\t \n\t\t{ RCAR_GP_PIN(2,  2),  8, 2 },\t \n\t\t{ RCAR_GP_PIN(2,  1),  4, 2 },\t \n\t\t{ RCAR_GP_PIN(2,  0),  0, 2 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL2\", 0xe6051084) {\n\t\t{ RCAR_GP_PIN(2, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 14), 24, 2 },\t \n\t\t{ RCAR_GP_PIN(2, 13), 20, 2 },\t \n\t\t{ RCAR_GP_PIN(2, 12), 16, 2 },\t \n\t\t{ RCAR_GP_PIN(2, 11), 12, 2 },\t \n\t\t{ RCAR_GP_PIN(2, 10),  8, 2 },\t \n\t\t{ RCAR_GP_PIN(2,  9),  4, 2 },\t \n\t\t{ RCAR_GP_PIN(2,  8),  0, 2 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL2\", 0xe6051088) {\n\t\t{ RCAR_GP_PIN(2, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL3\", 0xe6051880) {\n\t\t{ RCAR_GP_PIN(3,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL3\", 0xe6051884) {\n\t\t{ RCAR_GP_PIN(3, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL3\", 0xe6051888) {\n\t\t{ RCAR_GP_PIN(3, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 16),  0, 3 },\t \n\t} },\n\t{   }\n};\n\nenum ioctrl_regs {\n\tPOC0,\n\tPOC1,\n\tPOC3,\n\tTD0SEL1,\n};\n\nstatic const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {\n\t[POC0] = { 0xe60500a0, },\n\t[POC1] = { 0xe60508a0, },\n\t[POC3] = { 0xe60518a0, },\n\t[TD0SEL1] = { 0xe6050920, },\n\t{   }\n};\n\nstatic int r8a779f0_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)\n{\n\tint bit = pin & 0x1f;\n\n\t*pocctrl = pinmux_ioctrl_regs[POC0].reg;\n\tif (pin >= RCAR_GP_PIN(0, 0) && pin <= RCAR_GP_PIN(0, 20))\n\t\treturn bit;\n\n\t*pocctrl = pinmux_ioctrl_regs[POC1].reg;\n\tif (pin >= RCAR_GP_PIN(1, 0) && pin <= RCAR_GP_PIN(1, 24))\n\t\treturn bit;\n\n\t*pocctrl = pinmux_ioctrl_regs[POC3].reg;\n\tif (pin >= RCAR_GP_PIN(3, 0) && pin <= RCAR_GP_PIN(3, 18))\n\t\treturn bit;\n\n\treturn -EINVAL;\n}\n\nstatic const struct pinmux_bias_reg pinmux_bias_regs[] = {\n\t{ PINMUX_BIAS_REG(\"PUEN0\", 0xe60500c0, \"PUD0\", 0xe60500e0) {\n\t\t[ 0] = RCAR_GP_PIN(0,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(0,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(0,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(0,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(0,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(0,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(0,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(0,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(0,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(0,  9),\t \n\t\t[10] = RCAR_GP_PIN(0, 10),\t \n\t\t[11] = RCAR_GP_PIN(0, 11),\t \n\t\t[12] = RCAR_GP_PIN(0, 12),\t \n\t\t[13] = RCAR_GP_PIN(0, 13),\t \n\t\t[14] = RCAR_GP_PIN(0, 14),\t \n\t\t[15] = RCAR_GP_PIN(0, 15),\t \n\t\t[16] = RCAR_GP_PIN(0, 16),\t \n\t\t[17] = RCAR_GP_PIN(0, 17),\t \n\t\t[18] = RCAR_GP_PIN(0, 18),\t \n\t\t[19] = RCAR_GP_PIN(0, 19),\t \n\t\t[20] = RCAR_GP_PIN(0, 20),\t \n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN1\", 0xe60508c0, \"PUD1\", 0xe60508e0) {\n\t\t[ 0] = RCAR_GP_PIN(1,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(1,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(1,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(1,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(1,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(1,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(1,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(1,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(1,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(1,  9),\t \n\t\t[10] = RCAR_GP_PIN(1, 10),\t \n\t\t[11] = RCAR_GP_PIN(1, 11),\t \n\t\t[12] = RCAR_GP_PIN(1, 12),\t \n\t\t[13] = RCAR_GP_PIN(1, 13),\t \n\t\t[14] = RCAR_GP_PIN(1, 14),\t \n\t\t[15] = RCAR_GP_PIN(1, 15),\t \n\t\t[16] = RCAR_GP_PIN(1, 16),\t \n\t\t[17] = RCAR_GP_PIN(1, 17),\t \n\t\t[18] = RCAR_GP_PIN(1, 18),\t \n\t\t[19] = RCAR_GP_PIN(1, 19),\t \n\t\t[20] = RCAR_GP_PIN(1, 20),\t \n\t\t[21] = RCAR_GP_PIN(1, 21),\t \n\t\t[22] = RCAR_GP_PIN(1, 22),\t \n\t\t[23] = RCAR_GP_PIN(1, 23),\t \n\t\t[24] = RCAR_GP_PIN(1, 24),\t \n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN2\", 0xe60510c0, \"PUD2\", 0xe60510e0) {\n\t\t[ 0] = RCAR_GP_PIN(2,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(2,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(2,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(2,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(2,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(2,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(2,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(2,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(2,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(2,  9),\t \n\t\t[10] = RCAR_GP_PIN(2, 10),\t \n\t\t[11] = RCAR_GP_PIN(2, 11),\t \n\t\t[12] = RCAR_GP_PIN(2, 12),\t \n\t\t[13] = RCAR_GP_PIN(2, 13),\t \n\t\t[14] = RCAR_GP_PIN(2, 14),\t \n\t\t[15] = RCAR_GP_PIN(2, 15),\t \n\t\t[16] = RCAR_GP_PIN(2, 16),\t \n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN3\", 0xe60518c0, \"PUD3\", 0xe60518e0) {\n\t\t[ 0] = RCAR_GP_PIN(3,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(3,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(3,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(3,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(3,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(3,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(3,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(3,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(3,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(3,  9),\t \n\t\t[10] = RCAR_GP_PIN(3, 10),\t \n\t\t[11] = RCAR_GP_PIN(3, 11),\t \n\t\t[12] = RCAR_GP_PIN(3, 12),\t \n\t\t[13] = RCAR_GP_PIN(3, 13),\t \n\t\t[14] = RCAR_GP_PIN(3, 14),\t \n\t\t[15] = RCAR_GP_PIN(3, 15),\t \n\t\t[16] = RCAR_GP_PIN(3, 16),\t \n\t\t[17] = RCAR_GP_PIN(3, 17),\t \n\t\t[18] = RCAR_GP_PIN(3, 18),\t \n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{   }\n};\n\nstatic const struct sh_pfc_soc_operations r8a779f0_pfc_ops = {\n\t.pin_to_pocctrl = r8a779f0_pin_to_pocctrl,\n\t.get_bias = rcar_pinmux_get_bias,\n\t.set_bias = rcar_pinmux_set_bias,\n};\n\nconst struct sh_pfc_soc_info r8a779f0_pinmux_info = {\n\t.name = \"r8a779f0_pfc\",\n\t.ops = &r8a779f0_pfc_ops,\n\t.unlock_reg = 0x1ff,\t \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups),\n\t.functions = pinmux_functions,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.drive_regs = pinmux_drive_regs,\n\t.bias_regs = pinmux_bias_regs,\n\t.ioctrl_regs = pinmux_ioctrl_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}