<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>pentek.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>px_pwr_meter_pwr_dly</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst_n</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlinstantiationtemplate</spirit:name>
        <spirit:displayName>VHDL Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlinstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Nov 12 14:50:05 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9f4e4a4e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rst_n" xilinx:dependency="$has_rst = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>ce</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.ce" xilinx:dependency="$has_ce = true">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>din</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.width&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.width&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>width</spirit:name>
        <spirit:displayName>Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.width">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>delay</spirit:name>
        <spirit:displayName>Delay</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.delay">18</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>has_ce</spirit:name>
        <spirit:displayName>Has Ce</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.has_ce">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>has_rst</spirit:name>
        <spirit:displayName>Has Rst</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.has_rst">false</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlinstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>px_pwr_meter_pwr_dly.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>px_pwr_meter_pwr_dly.veo</spirit:name>
        <spirit:userFileType>verilogTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Delay of a Vector</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>width</spirit:name>
      <spirit:displayName>Vector Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.width" spirit:minimum="1" spirit:maximum="1024" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>delay</spirit:name>
      <spirit:displayName>Delay</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.delay" spirit:minimum="1" spirit:maximum="4096" spirit:rangeType="long">18</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>has_ce</spirit:name>
      <spirit:displayName>Has Clock Enable</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.has_ce">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>has_rst</spirit:name>
      <spirit:displayName>Has Sync Reset</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.has_rst">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">px_pwr_meter_pwr_dly</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>px_vctr_dly_v1_0</xilinx:displayName>
      <xilinx:coreRevision>21</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:px_vctr_dly:1.0_ARCHIVE_LOCATION">E:/px_ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="pentek.com:user:px_vctr_dly:0.01_ARCHIVE_LOCATION">C:/Xilinx/Vivado/2015.4/data/ip/pentek/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="pentek.com:user:px_vctr_dly:1.0_ARCHIVE_LOCATION">c:/Pentek/IP/2018.1/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6fb41a_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36593882_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b581088_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5953f228_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2fd957_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d962234_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ba6ba3_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a73580e_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d041c3_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5707d753_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3b7e30_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5afacc_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d581e3_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66480080_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7416bb00_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4956b31d_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f30d6d_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef77854_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_vctr_dly/px_vctr_dly.srcs/sources_1/new</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.delay" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2fce995b"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="dc844dac"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="71f5c533"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="135734c0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="de82127a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
