<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE sysregindex SYSTEM 'enc_index.dtd'>
<!--Copyright (c) 2010-2017 ARM Limited or its affiliates. All rights reserved.-->
<!--This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.-->
<!--The data contained in this document is preliminary and subject to change or correction following further review.-->
<?xml-stylesheet href="enc_index.xsl" type="text/xsl"?>
<sysregindex indextype="function">
  <typelist>
    <typegroup groupname="Functional groups">
      <typelink link="ID" type="ID"/>
      <typelink link="Memory" type="Memory"/>
      <typelink link="Other" type="Other"/>
      <typelink link="Exception" type="Exception"/>
      <typelink link="Special" type="Special"/>
      <typelink link="PSTATE" type="PSTATE"/>
      <typelink link="Cache" type="Cache"/>
      <typelink link="Address" type="Address"/>
      <typelink link="TLB" type="TLB"/>
      <typelink link="PMU" type="PMU"/>
      <typelink link="Reset" type="Reset"/>
      <typelink link="Thread" type="Thread"/>
      <typelink link="IMPDEF" type="IMP DEF"/>
      <typelink link="Timer" type="Timer"/>
      <typelink link="Debug" type="Debug"/>
      <typelink link="CTI" type="CTI"/>
      <typelink link="Virt" type="Virt"/>
      <typelink link="Secure" type="Secure"/>
      <typelink link="Float" type="Float"/>
      <typelink link="Legacy" type="Legacy"/>
      <typelink link="Trace" type="Trace"/>
      <typelink link="Tracemanagement" type="Trace management"/>
      <typelink link="TRBE" type="TRBE"/>
      <typelink link="GIC" type="GIC"/>
      <typelink link="GICD" type="GICD"/>
      <typelink link="GICR" type="GICR"/>
      <typelink link="GICC" type="GICC"/>
      <typelink link="GICV" type="GICV"/>
      <typelink link="GICH" type="GICH"/>
      <typelink link="GITS" type="GITS"/>
      <typelink link="BRBE" type="BRBE"/>
      <typelink link="RAS" type="RAS"/>
      <typelink link="MPAM" type="MPAM"/>
      <typelink link="Pointerauthentication" type="Pointer authentication"/>
      <typelink link="AMU" type="AMU"/>
      <typelink link="Root" type="Root"/>
      <typelink link="GICITSregisters" type="GIC ITS registers"/>
    </typegroup>
  </typelist>
  <sectiongroup groupname="Functional groups">
    <section anchor="ID" type="ID">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ccsidr.xml">CCSIDR</a>
          </entry>
          <entry>Current Cache Size ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ccsidr2.xml">CCSIDR2</a>
          </entry>
          <entry>Current Cache Size ID Register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-clidr.xml">CLIDR</a>
          </entry>
          <entry>Cache Level ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-csselr.xml">CSSELR</a>
          </entry>
          <entry>Cache Size Selection Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ctr.xml">CTR</a>
          </entry>
          <entry>Cache Type Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_afr0.xml">ID_AFR0</a>
          </entry>
          <entry>Auxiliary Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_dfr0.xml">ID_DFR0</a>
          </entry>
          <entry>Debug Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_dfr1.xml">ID_DFR1</a>
          </entry>
          <entry>Debug Feature Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_isar0.xml">ID_ISAR0</a>
          </entry>
          <entry>Instruction Set Attribute Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_isar1.xml">ID_ISAR1</a>
          </entry>
          <entry>Instruction Set Attribute Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_isar2.xml">ID_ISAR2</a>
          </entry>
          <entry>Instruction Set Attribute Register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_isar3.xml">ID_ISAR3</a>
          </entry>
          <entry>Instruction Set Attribute Register 3</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_isar4.xml">ID_ISAR4</a>
          </entry>
          <entry>Instruction Set Attribute Register 4</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_isar5.xml">ID_ISAR5</a>
          </entry>
          <entry>Instruction Set Attribute Register 5</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_isar6.xml">ID_ISAR6</a>
          </entry>
          <entry>Instruction Set Attribute Register 6</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_mmfr0.xml">ID_MMFR0</a>
          </entry>
          <entry>Memory Model Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_mmfr1.xml">ID_MMFR1</a>
          </entry>
          <entry>Memory Model Feature Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_mmfr2.xml">ID_MMFR2</a>
          </entry>
          <entry>Memory Model Feature Register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_mmfr3.xml">ID_MMFR3</a>
          </entry>
          <entry>Memory Model Feature Register 3</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_mmfr4.xml">ID_MMFR4</a>
          </entry>
          <entry>Memory Model Feature Register 4</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_mmfr5.xml">ID_MMFR5</a>
          </entry>
          <entry>Memory Model Feature Register 5</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_pfr0.xml">ID_PFR0</a>
          </entry>
          <entry>Processor Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_pfr1.xml">ID_PFR1</a>
          </entry>
          <entry>Processor Feature Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-id_pfr2.xml">ID_PFR2</a>
          </entry>
          <entry>Processor Feature Register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-midr.xml">MIDR</a>
          </entry>
          <entry>Main ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-mpidr.xml">MPIDR</a>
          </entry>
          <entry>Multiprocessor Affinity Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-revidr.xml">REVIDR</a>
          </entry>
          <entry>Revision ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tcmtr.xml">TCMTR</a>
          </entry>
          <entry>TCM Type Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbtr.xml">TLBTR</a>
          </entry>
          <entry>TLB Type Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ccsidr2_el1.xml">CCSIDR2_EL1</a>
          </entry>
          <entry>Current Cache Size ID Register 2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ccsidr_el1.xml">CCSIDR_EL1</a>
          </entry>
          <entry>Current Cache Size ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-clidr_el1.xml">CLIDR_EL1</a>
          </entry>
          <entry>Cache Level ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-csselr_el1.xml">CSSELR_EL1</a>
          </entry>
          <entry>Cache Size Selection Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ctr_el0.xml">CTR_EL0</a>
          </entry>
          <entry>Cache Type Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dczid_el0.xml">DCZID_EL0</a>
          </entry>
          <entry>Data Cache Zero ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-gmid_el1.xml">GMID_EL1</a>
          </entry>
          <entry>Multiple tag transfer ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64afr0_el1.xml">ID_AA64AFR0_EL1</a>
          </entry>
          <entry>AArch64 Auxiliary Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64afr1_el1.xml">ID_AA64AFR1_EL1</a>
          </entry>
          <entry>AArch64 Auxiliary Feature Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64dfr0_el1.xml">ID_AA64DFR0_EL1</a>
          </entry>
          <entry>AArch64 Debug Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64dfr1_el1.xml">ID_AA64DFR1_EL1</a>
          </entry>
          <entry>AArch64 Debug Feature Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64isar0_el1.xml">ID_AA64ISAR0_EL1</a>
          </entry>
          <entry>AArch64 Instruction Set Attribute Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64isar1_el1.xml">ID_AA64ISAR1_EL1</a>
          </entry>
          <entry>AArch64 Instruction Set Attribute Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64isar2_el1.xml">ID_AA64ISAR2_EL1</a>
          </entry>
          <entry>AArch64 Instruction Set Attribute Register 2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64mmfr0_el1.xml">ID_AA64MMFR0_EL1</a>
          </entry>
          <entry>AArch64 Memory Model Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64mmfr1_el1.xml">ID_AA64MMFR1_EL1</a>
          </entry>
          <entry>AArch64 Memory Model Feature Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64mmfr2_el1.xml">ID_AA64MMFR2_EL1</a>
          </entry>
          <entry>AArch64 Memory Model Feature Register 2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64mmfr3_el1.xml">ID_AA64MMFR3_EL1</a>
          </entry>
          <entry>AArch64 Memory Model Feature Register 3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64mmfr4_el1.xml">ID_AA64MMFR4_EL1</a>
          </entry>
          <entry>AArch64 Memory Model Feature Register 4</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64pfr0_el1.xml">ID_AA64PFR0_EL1</a>
          </entry>
          <entry>AArch64 Processor Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64pfr1_el1.xml">ID_AA64PFR1_EL1</a>
          </entry>
          <entry>AArch64 Processor Feature Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64pfr2_el1.xml">ID_AA64PFR2_EL1</a>
          </entry>
          <entry>AArch64 Processor Feature Register 2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64smfr0_el1.xml">ID_AA64SMFR0_EL1</a>
          </entry>
          <entry>SME Feature ID Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_aa64zfr0_el1.xml">ID_AA64ZFR0_EL1</a>
          </entry>
          <entry>SVE Feature ID Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_afr0_el1.xml">ID_AFR0_EL1</a>
          </entry>
          <entry>AArch32 Auxiliary Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_dfr0_el1.xml">ID_DFR0_EL1</a>
          </entry>
          <entry>AArch32 Debug Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_dfr1_el1.xml">ID_DFR1_EL1</a>
          </entry>
          <entry>Debug Feature Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_isar0_el1.xml">ID_ISAR0_EL1</a>
          </entry>
          <entry>AArch32 Instruction Set Attribute Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_isar1_el1.xml">ID_ISAR1_EL1</a>
          </entry>
          <entry>AArch32 Instruction Set Attribute Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_isar2_el1.xml">ID_ISAR2_EL1</a>
          </entry>
          <entry>AArch32 Instruction Set Attribute Register 2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_isar3_el1.xml">ID_ISAR3_EL1</a>
          </entry>
          <entry>AArch32 Instruction Set Attribute Register 3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_isar4_el1.xml">ID_ISAR4_EL1</a>
          </entry>
          <entry>AArch32 Instruction Set Attribute Register 4</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_isar5_el1.xml">ID_ISAR5_EL1</a>
          </entry>
          <entry>AArch32 Instruction Set Attribute Register 5</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_isar6_el1.xml">ID_ISAR6_EL1</a>
          </entry>
          <entry>AArch32 Instruction Set Attribute Register 6</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_mmfr0_el1.xml">ID_MMFR0_EL1</a>
          </entry>
          <entry>AArch32 Memory Model Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_mmfr1_el1.xml">ID_MMFR1_EL1</a>
          </entry>
          <entry>AArch32 Memory Model Feature Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_mmfr2_el1.xml">ID_MMFR2_EL1</a>
          </entry>
          <entry>AArch32 Memory Model Feature Register 2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_mmfr3_el1.xml">ID_MMFR3_EL1</a>
          </entry>
          <entry>AArch32 Memory Model Feature Register 3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_mmfr4_el1.xml">ID_MMFR4_EL1</a>
          </entry>
          <entry>AArch32 Memory Model Feature Register 4</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_mmfr5_el1.xml">ID_MMFR5_EL1</a>
          </entry>
          <entry>AArch32 Memory Model Feature Register 5</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_pfr0_el1.xml">ID_PFR0_EL1</a>
          </entry>
          <entry>AArch32 Processor Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_pfr1_el1.xml">ID_PFR1_EL1</a>
          </entry>
          <entry>AArch32 Processor Feature Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-id_pfr2_el1.xml">ID_PFR2_EL1</a>
          </entry>
          <entry>AArch32 Processor Feature Register 2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-midr_el1.xml">MIDR_EL1</a>
          </entry>
          <entry>Main ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpamidr_el1.xml">MPAMIDR_EL1</a>
          </entry>
          <entry>MPAM ID Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpidr_el1.xml">MPIDR_EL1</a>
          </entry>
          <entry>Multiprocessor Affinity Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-revidr_el1.xml">REVIDR_EL1</a>
          </entry>
          <entry>Revision ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-smidr_el1.xml">SMIDR_EL1</a>
          </entry>
          <entry>Streaming Mode Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edaa32pfr.xml">EDAA32PFR</a>
          </entry>
          <entry>External Debug Auxiliary Processor Feature Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-eddfr.xml">EDDFR</a>
          </entry>
          <entry>External Debug Feature Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edpfr.xml">EDPFR</a>
          </entry>
          <entry>External Debug Processor Feature Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-midr_el1.xml">MIDR_EL1</a>
          </entry>
          <entry>Main ID Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Memory" type="Memory">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amair0.xml">AMAIR0</a>
          </entry>
          <entry>Auxiliary Memory Attribute Indirection Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amair1.xml">AMAIR1</a>
          </entry>
          <entry>Auxiliary Memory Attribute Indirection Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-contextidr.xml">CONTEXTIDR</a>
          </entry>
          <entry>Context ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dacr.xml">DACR</a>
          </entry>
          <entry>Domain Access Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hamair0.xml">HAMAIR0</a>
          </entry>
          <entry>Hyp Auxiliary Memory Attribute Indirection Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hamair1.xml">HAMAIR1</a>
          </entry>
          <entry>Hyp Auxiliary Memory Attribute Indirection Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hmair0.xml">HMAIR0</a>
          </entry>
          <entry>Hyp Memory Attribute Indirection Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hmair1.xml">HMAIR1</a>
          </entry>
          <entry>Hyp Memory Attribute Indirection Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-htcr.xml">HTCR</a>
          </entry>
          <entry>Hyp Translation Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-httbr.xml">HTTBR</a>
          </entry>
          <entry>Hyp Translation Table Base Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-mair0.xml">MAIR0</a>
          </entry>
          <entry>Memory Attribute Indirection Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-mair1.xml">MAIR1</a>
          </entry>
          <entry>Memory Attribute Indirection Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-nmrr.xml">NMRR</a>
          </entry>
          <entry>Normal Memory Remap Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-prrr.xml">PRRR</a>
          </entry>
          <entry>Primary Region Remap Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ttbcr.xml">TTBCR</a>
          </entry>
          <entry>Translation Table Base Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ttbcr2.xml">TTBCR2</a>
          </entry>
          <entry>Translation Table Base Control Register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ttbr0.xml">TTBR0</a>
          </entry>
          <entry>Translation Table Base Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ttbr1.xml">TTBR1</a>
          </entry>
          <entry>Translation Table Base Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-vtcr.xml">VTCR</a>
          </entry>
          <entry>Virtualization Translation Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-vttbr.xml">VTTBR</a>
          </entry>
          <entry>Virtualization Translation Table Base Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amair2_el1.xml">AMAIR2_EL1</a>
          </entry>
          <entry>Extended Auxiliary Memory Attribute Indirection Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amair2_el2.xml">AMAIR2_EL2</a>
          </entry>
          <entry>Extended Auxiliary Memory Attribute Indirection Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amair2_el3.xml">AMAIR2_EL3</a>
          </entry>
          <entry>Extended Auxiliary Memory Attribute Indirection Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amair_el1.xml">AMAIR_EL1</a>
          </entry>
          <entry>Auxiliary Memory Attribute Indirection Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amair_el2.xml">AMAIR_EL2</a>
          </entry>
          <entry>Auxiliary Memory Attribute Indirection Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amair_el3.xml">AMAIR_EL3</a>
          </entry>
          <entry>Auxiliary Memory Attribute Indirection Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-contextidr_el1.xml">CONTEXTIDR_EL1</a>
          </entry>
          <entry>Context ID Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-contextidr_el2.xml">CONTEXTIDR_EL2</a>
          </entry>
          <entry>Context ID Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dacr32_el2.xml">DACR32_EL2</a>
          </entry>
          <entry>Domain Access Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-gpccr_el3.xml">GPCCR_EL3</a>
          </entry>
          <entry>Granule Protection Check Control Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-gptbr_el3.xml">GPTBR_EL3</a>
          </entry>
          <entry>Granule Protection Table Base Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-lorc_el1.xml">LORC_EL1</a>
          </entry>
          <entry>LORegion Control (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-lorea_el1.xml">LOREA_EL1</a>
          </entry>
          <entry>LORegion End Address (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-lorid_el1.xml">LORID_EL1</a>
          </entry>
          <entry>LORegionID (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-lorn_el1.xml">LORN_EL1</a>
          </entry>
          <entry>LORegion Number (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-lorsa_el1.xml">LORSA_EL1</a>
          </entry>
          <entry>LORegion Start Address (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mair2_el1.xml">MAIR2_EL1</a>
          </entry>
          <entry>Extended Memory Attribute Indirection Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mair2_el2.xml">MAIR2_EL2</a>
          </entry>
          <entry>Extended Memory Attribute Indirection Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mair2_el3.xml">MAIR2_EL3</a>
          </entry>
          <entry>Extended Memory Attribute Indirection Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mair_el1.xml">MAIR_EL1</a>
          </entry>
          <entry>Memory Attribute Indirection Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mair_el2.xml">MAIR_EL2</a>
          </entry>
          <entry>Memory Attribute Indirection Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mair_el3.xml">MAIR_EL3</a>
          </entry>
          <entry>Memory Attribute Indirection Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pire0_el1.xml">PIRE0_EL1</a>
          </entry>
          <entry>Permission Indirection Register 0 (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pire0_el2.xml">PIRE0_EL2</a>
          </entry>
          <entry>Permission Indirection Register 0 (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pir_el1.xml">PIR_EL1</a>
          </entry>
          <entry>Permission Indirection Register 1 (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pir_el2.xml">PIR_EL2</a>
          </entry>
          <entry>Permission Indirection Register 2 (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pir_el3.xml">PIR_EL3</a>
          </entry>
          <entry> Permission Indirection Register 3 (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-por_el0.xml">POR_EL0</a>
          </entry>
          <entry>Permission Overlay Register 0 (EL0)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-por_el1.xml">POR_EL1</a>
          </entry>
          <entry>Permission Overlay Register 1 (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-por_el2.xml">POR_EL2</a>
          </entry>
          <entry>Permission Overlay Register 2 (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-por_el3.xml">POR_EL3</a>
          </entry>
          <entry>Permission Overlay Register 3 (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-rcwmask_el1.xml">RCWMASK_EL1</a>
          </entry>
          <entry>Read Check Write Instruction Mask (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-rcwsmask_el1.xml">RCWSMASK_EL1</a>
          </entry>
          <entry>Software Read Check Write Instruction Mask (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-s2pir_el2.xml">S2PIR_EL2</a>
          </entry>
          <entry>Stage 2 Permission Indirection Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-s2por_el1.xml">S2POR_EL1</a>
          </entry>
          <entry>Stage 2 Permission Overlay Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tcr2_el1.xml">TCR2_EL1</a>
          </entry>
          <entry>Extended Translation Control Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tcr2_el2.xml">TCR2_EL2</a>
          </entry>
          <entry>Extended Translation Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tcr_el1.xml">TCR_EL1</a>
          </entry>
          <entry>Translation Control Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tcr_el2.xml">TCR_EL2</a>
          </entry>
          <entry>Translation Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tcr_el3.xml">TCR_EL3</a>
          </entry>
          <entry>Translation Control Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ttbr0_el1.xml">TTBR0_EL1</a>
          </entry>
          <entry>Translation Table Base Register 0 (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ttbr0_el2.xml">TTBR0_EL2</a>
          </entry>
          <entry>Translation Table Base Register 0 (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ttbr0_el3.xml">TTBR0_EL3</a>
          </entry>
          <entry>Translation Table Base Register 0 (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ttbr1_el1.xml">TTBR1_EL1</a>
          </entry>
          <entry>Translation Table Base Register 1 (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ttbr1_el2.xml">TTBR1_EL2</a>
          </entry>
          <entry>Translation Table Base Register 1 (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-vtcr_el2.xml">VTCR_EL2</a>
          </entry>
          <entry>Virtualization Translation Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-vttbr_el2.xml">VTTBR_EL2</a>
          </entry>
          <entry>Virtualization Translation Table Base Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Other" type="Other">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cpacr.xml">CPACR</a>
          </entry>
          <entry>Architectural Feature Access Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-sctlr.xml">SCTLR</a>
          </entry>
          <entry>System Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cpacr_el1.xml">CPACR_EL1</a>
          </entry>
          <entry>Architectural Feature Access Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-sctlr2_el1.xml">SCTLR2_EL1</a>
          </entry>
          <entry>System Control Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-sctlr2_el3.xml">SCTLR2_EL3</a>
          </entry>
          <entry>System Control Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-sctlr_el1.xml">SCTLR_EL1</a>
          </entry>
          <entry>System Control Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-sctlr_el3.xml">SCTLR_EL3</a>
          </entry>
          <entry>System Control Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-smcr_el1.xml">SMCR_EL1</a>
          </entry>
          <entry>SME Control Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-smcr_el2.xml">SMCR_EL2</a>
          </entry>
          <entry>SME Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-smcr_el3.xml">SMCR_EL3</a>
          </entry>
          <entry>SME Control Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-smprimap_el2.xml">SMPRIMAP_EL2</a>
          </entry>
          <entry>Streaming Mode Priority Mapping Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-smpri_el1.xml">SMPRI_EL1</a>
          </entry>
          <entry>Streaming Mode Priority Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-zcr_el1.xml">ZCR_EL1</a>
          </entry>
          <entry>SVE Control Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-zcr_el2.xml">ZCR_EL2</a>
          </entry>
          <entry>SVE Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-zcr_el3.xml">ZCR_EL3</a>
          </entry>
          <entry>SVE Control Register (EL3)</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Exception" type="Exception">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-adfsr.xml">ADFSR</a>
          </entry>
          <entry>Auxiliary Data Fault Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-aifsr.xml">AIFSR</a>
          </entry>
          <entry>Auxiliary Instruction Fault Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dfar.xml">DFAR</a>
          </entry>
          <entry>Data Fault Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dfsr.xml">DFSR</a>
          </entry>
          <entry>Data Fault Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hadfsr.xml">HADFSR</a>
          </entry>
          <entry>Hyp Auxiliary Data Fault Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-haifsr.xml">HAIFSR</a>
          </entry>
          <entry>Hyp Auxiliary Instruction Fault Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hdfar.xml">HDFAR</a>
          </entry>
          <entry>Hyp Data Fault Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hifar.xml">HIFAR</a>
          </entry>
          <entry>Hyp Instruction Fault Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hpfar.xml">HPFAR</a>
          </entry>
          <entry>Hyp IPA Fault Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hsr.xml">HSR</a>
          </entry>
          <entry>Hyp Syndrome Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hvbar.xml">HVBAR</a>
          </entry>
          <entry>Hyp Vector Base Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ifar.xml">IFAR</a>
          </entry>
          <entry>Instruction Fault Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ifsr.xml">IFSR</a>
          </entry>
          <entry>Instruction Fault Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-isr.xml">ISR</a>
          </entry>
          <entry>Interrupt Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-mvbar.xml">MVBAR</a>
          </entry>
          <entry>Monitor Vector Base Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-vbar.xml">VBAR</a>
          </entry>
          <entry>Vector Base Address Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr0_el1.xml">AFSR0_EL1</a>
          </entry>
          <entry>Auxiliary Fault Status Register 0 (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr0_el2.xml">AFSR0_EL2</a>
          </entry>
          <entry>Auxiliary Fault Status Register 0 (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr0_el3.xml">AFSR0_EL3</a>
          </entry>
          <entry>Auxiliary Fault Status Register 0 (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr1_el1.xml">AFSR1_EL1</a>
          </entry>
          <entry>Auxiliary Fault Status Register 1 (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr1_el2.xml">AFSR1_EL2</a>
          </entry>
          <entry>Auxiliary Fault Status Register 1 (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr1_el3.xml">AFSR1_EL3</a>
          </entry>
          <entry>Auxiliary Fault Status Register 1 (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-esr_el1.xml">ESR_EL1</a>
          </entry>
          <entry>Exception Syndrome Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-esr_el2.xml">ESR_EL2</a>
          </entry>
          <entry>Exception Syndrome Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-esr_el3.xml">ESR_EL3</a>
          </entry>
          <entry>Exception Syndrome Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-far_el1.xml">FAR_EL1</a>
          </entry>
          <entry>Fault Address Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-far_el2.xml">FAR_EL2</a>
          </entry>
          <entry>Fault Address Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-far_el3.xml">FAR_EL3</a>
          </entry>
          <entry>Fault Address Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-hpfar_el2.xml">HPFAR_EL2</a>
          </entry>
          <entry>Hypervisor IPA Fault Address Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ifsr32_el2.xml">IFSR32_EL2</a>
          </entry>
          <entry>Instruction Fault Status Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-isr_el1.xml">ISR_EL1</a>
          </entry>
          <entry>Interrupt Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-vbar_el1.xml">VBAR_EL1</a>
          </entry>
          <entry>Vector Base Address Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-vbar_el2.xml">VBAR_EL2</a>
          </entry>
          <entry>Vector Base Address Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-vbar_el3.xml">VBAR_EL3</a>
          </entry>
          <entry>Vector Base Address Register (EL3)</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Special" type="Special">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dlr.xml">DLR</a>
          </entry>
          <entry>Debug Link Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dspsr.xml">DSPSR</a>
          </entry>
          <entry>Debug Saved Program Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-elr_hyp.xml">ELR_hyp</a>
          </entry>
          <entry>Exception Link Register (Hyp mode)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-spsr.xml">SPSR</a>
          </entry>
          <entry>Saved Program Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-spsr_abt.xml">SPSR_abt</a>
          </entry>
          <entry>Saved Program Status Register (Abort mode)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-spsr_fiq.xml">SPSR_fiq</a>
          </entry>
          <entry>Saved Program Status Register (FIQ mode)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-spsr_hyp.xml">SPSR_hyp</a>
          </entry>
          <entry>Saved Program Status Register (Hyp mode)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-spsr_irq.xml">SPSR_irq</a>
          </entry>
          <entry>Saved Program Status Register (IRQ mode)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-spsr_mon.xml">SPSR_mon</a>
          </entry>
          <entry>Saved Program Status Register (Monitor mode)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-spsr_svc.xml">SPSR_svc</a>
          </entry>
          <entry>Saved Program Status Register (Supervisor mode)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-spsr_und.xml">SPSR_und</a>
          </entry>
          <entry>Saved Program Status Register (Undefined mode)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-elr_el1.xml">ELR_EL1</a>
          </entry>
          <entry>Exception Link Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-elr_el2.xml">ELR_EL2</a>
          </entry>
          <entry>Exception Link Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-elr_el3.xml">ELR_EL3</a>
          </entry>
          <entry>Exception Link Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-spsr_el1.xml">SPSR_EL1</a>
          </entry>
          <entry>Saved Program Status Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-spsr_el2.xml">SPSR_EL2</a>
          </entry>
          <entry>Saved Program Status Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-spsr_el3.xml">SPSR_EL3</a>
          </entry>
          <entry>Saved Program Status Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-spsr_abt.xml">SPSR_abt</a>
          </entry>
          <entry>Saved Program Status Register (Abort mode)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-spsr_fiq.xml">SPSR_fiq</a>
          </entry>
          <entry>Saved Program Status Register (FIQ mode)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-spsr_irq.xml">SPSR_irq</a>
          </entry>
          <entry>Saved Program Status Register (IRQ mode)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-spsr_und.xml">SPSR_und</a>
          </entry>
          <entry>Saved Program Status Register (Undefined mode)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-sp_el0.xml">SP_EL0</a>
          </entry>
          <entry>Stack Pointer (EL0)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-sp_el1.xml">SP_EL1</a>
          </entry>
          <entry>Stack Pointer (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-sp_el2.xml">SP_EL2</a>
          </entry>
          <entry>Stack Pointer (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-sp_el3.xml">SP_EL3</a>
          </entry>
          <entry>Stack Pointer (EL3)</entry>
        </row>
      </tbody>
    </section>
    <section anchor="PSTATE" type="PSTATE">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-apsr.xml">APSR</a>
          </entry>
          <entry>Application Program Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cpsr.xml">CPSR</a>
          </entry>
          <entry>Current Program Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-allint.xml">ALLINT</a>
          </entry>
          <entry>All Interrupt Mask Bit</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-currentel.xml">CurrentEL</a>
          </entry>
          <entry>Current Exception Level</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-daif.xml">DAIF</a>
          </entry>
          <entry>Interrupt Mask Bits</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dit.xml">DIT</a>
          </entry>
          <entry>Data Independent Timing</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-nzcv.xml">NZCV</a>
          </entry>
          <entry>Condition Flags</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pan.xml">PAN</a>
          </entry>
          <entry>Privileged Access Never</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pm.xml">PM</a>
          </entry>
          <entry>PMU Exception Mask</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-spsel.xml">SPSel</a>
          </entry>
          <entry>Stack Pointer Select</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ssbs.xml">SSBS</a>
          </entry>
          <entry>Speculative Store Bypass Safe</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-svcr.xml">SVCR</a>
          </entry>
          <entry>Streaming Vector Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tco.xml">TCO</a>
          </entry>
          <entry>Tag Check Override</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-uao.xml">UAO</a>
          </entry>
          <entry>User Access Override</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Cache" type="Cache">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-bpiall.xml">BPIALL</a>
          </entry>
          <entry>Branch Predictor Invalidate All</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-bpiallis.xml">BPIALLIS</a>
          </entry>
          <entry>Branch Predictor Invalidate All, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-bpimva.xml">BPIMVA</a>
          </entry>
          <entry>Branch Predictor Invalidate by VA</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dccimvac.xml">DCCIMVAC</a>
          </entry>
          <entry>Data Cache line Clean and Invalidate by VA to PoC</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dccisw.xml">DCCISW</a>
          </entry>
          <entry>Data Cache line Clean and Invalidate by Set/Way</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dccmvac.xml">DCCMVAC</a>
          </entry>
          <entry>Data Cache line Clean by VA to PoC</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dccmvau.xml">DCCMVAU</a>
          </entry>
          <entry>Data Cache line Clean by VA to PoU</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dccsw.xml">DCCSW</a>
          </entry>
          <entry>Data Cache line Clean by Set/Way</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dcimvac.xml">DCIMVAC</a>
          </entry>
          <entry>Data Cache line Invalidate by VA to PoC</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dcisw.xml">DCISW</a>
          </entry>
          <entry>Data Cache line Invalidate by Set/Way</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-iciallu.xml">ICIALLU</a>
          </entry>
          <entry>Instruction Cache Invalidate All to PoU</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icialluis.xml">ICIALLUIS</a>
          </entry>
          <entry>Instruction Cache Invalidate All to PoU, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icimvau.xml">ICIMVAU</a>
          </entry>
          <entry>Instruction Cache line Invalidate by VA to PoU</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cgdsw.xml">DC CGDSW</a>
          </entry>
          <entry>Clean of Data and Allocation Tags by Set/Way</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cgdvac.xml">DC CGDVAC</a>
          </entry>
          <entry>Clean of Data and Allocation Tags by VA to PoC</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cgdvadp.xml">DC CGDVADP</a>
          </entry>
          <entry>Clean of Data and Allocation Tags by VA to PoDP</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cgdvap.xml">DC CGDVAP</a>
          </entry>
          <entry>Clean of Data and Allocation Tags by VA to PoP</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cgsw.xml">DC CGSW</a>
          </entry>
          <entry>Clean of Allocation Tags by Set/Way</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cgvac.xml">DC CGVAC</a>
          </entry>
          <entry>Clean of Allocation Tags by VA to PoC</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cgvadp.xml">DC CGVADP</a>
          </entry>
          <entry>Clean of Allocation Tags by VA to PoDP</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cgvap.xml">DC CGVAP</a>
          </entry>
          <entry>Clean of Allocation Tags by VA to PoP</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cigdpae.xml">DC CIGDPAE</a>
          </entry>
          <entry>Clean and invalidate of data and allocation tags by PA to PoE</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cigdpapa.xml">DC CIGDPAPA</a>
          </entry>
          <entry>Clean and Invalidate of Data and Allocation Tags by PA to PoPA</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cigdsw.xml">DC CIGDSW</a>
          </entry>
          <entry>Clean and Invalidate of Data and Allocation Tags by Set/Way</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cigdvac.xml">DC CIGDVAC</a>
          </entry>
          <entry>Clean and Invalidate of Data and Allocation Tags by VA to PoC</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cigsw.xml">DC CIGSW</a>
          </entry>
          <entry>Clean and Invalidate of Allocation Tags by Set/Way</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cigvac.xml">DC CIGVAC</a>
          </entry>
          <entry>Clean and Invalidate of Allocation Tags by VA to PoC</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cipae.xml">DC CIPAE</a>
          </entry>
          <entry>Data or unified Cache line Clean and Invalidate by PA to PoE</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cipapa.xml">DC CIPAPA</a>
          </entry>
          <entry>Data or unified Cache line Clean and Invalidate by PA to PoPA</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cisw.xml">DC CISW</a>
          </entry>
          <entry>Data or unified Cache line Clean and Invalidate by Set/Way</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-civac.xml">DC CIVAC</a>
          </entry>
          <entry>Data or unified Cache line Clean and Invalidate by VA to PoC</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-csw.xml">DC CSW</a>
          </entry>
          <entry>Data or unified Cache line Clean by Set/Way</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cvac.xml">DC CVAC</a>
          </entry>
          <entry>Data or unified Cache line Clean by VA to PoC</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cvadp.xml">DC CVADP</a>
          </entry>
          <entry>Data or unified Cache line Clean by VA to PoDP</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cvap.xml">DC CVAP</a>
          </entry>
          <entry>Data or unified Cache line Clean by VA to PoP</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-cvau.xml">DC CVAU</a>
          </entry>
          <entry>Data or unified Cache line Clean by VA to PoU</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-gva.xml">DC GVA</a>
          </entry>
          <entry>Data Cache set Allocation Tag by VA</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-gzva.xml">DC GZVA</a>
          </entry>
          <entry>Data Cache set Allocation Tags and Zero by VA</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-igdsw.xml">DC IGDSW</a>
          </entry>
          <entry>Invalidate of Data and Allocation Tags by Set/Way</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-igdvac.xml">DC IGDVAC</a>
          </entry>
          <entry>Invalidate of Data and Allocation Tags by VA to PoC</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-igsw.xml">DC IGSW</a>
          </entry>
          <entry>Invalidate of Allocation Tags by Set/Way</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-igvac.xml">DC IGVAC</a>
          </entry>
          <entry>Invalidate of Allocation Tags by VA to PoC</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-isw.xml">DC ISW</a>
          </entry>
          <entry>Data or unified Cache line Invalidate by Set/Way</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-ivac.xml">DC IVAC</a>
          </entry>
          <entry>Data or unified Cache line Invalidate by VA to PoC</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dc-zva.xml">DC ZVA</a>
          </entry>
          <entry>Data Cache Zero by VA</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ic-iallu.xml">IC IALLU</a>
          </entry>
          <entry>Instruction Cache Invalidate All to PoU</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ic-ialluis.xml">IC IALLUIS</a>
          </entry>
          <entry>Instruction Cache Invalidate All to PoU, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ic-ivau.xml">IC IVAU</a>
          </entry>
          <entry>Instruction Cache line Invalidate by VA to PoU</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Address" type="Address">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats12nsopr.xml">ATS12NSOPR</a>
          </entry>
          <entry>Address Translate Stages 1 and 2 Non-secure Only PL1 Read</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats12nsopw.xml">ATS12NSOPW</a>
          </entry>
          <entry>Address Translate Stages 1 and 2 Non-secure Only PL1 Write</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats12nsour.xml">ATS12NSOUR</a>
          </entry>
          <entry>Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats12nsouw.xml">ATS12NSOUW</a>
          </entry>
          <entry>Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats1cpr.xml">ATS1CPR</a>
          </entry>
          <entry>Address Translate Stage 1 Current state PL1 Read</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats1cprp.xml">ATS1CPRP</a>
          </entry>
          <entry>Address Translate Stage 1 Current state PL1 Read PAN</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats1cpw.xml">ATS1CPW</a>
          </entry>
          <entry>Address Translate Stage 1 Current state PL1 Write</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats1cpwp.xml">ATS1CPWP</a>
          </entry>
          <entry>Address Translate Stage 1 Current state PL1 Write PAN</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats1cur.xml">ATS1CUR</a>
          </entry>
          <entry>Address Translate Stage 1 Current state Unprivileged Read</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats1cuw.xml">ATS1CUW</a>
          </entry>
          <entry>Address Translate Stage 1 Current state Unprivileged Write</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats1hr.xml">ATS1HR</a>
          </entry>
          <entry>Address Translate Stage 1 Hyp mode Read</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats1hw.xml">ATS1HW</a>
          </entry>
          <entry>Address Translate Stage 1 Hyp mode Write</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-par.xml">PAR</a>
          </entry>
          <entry>Physical Address Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s12e0r.xml">AT S12E0R</a>
          </entry>
          <entry>Address Translate Stages 1 and 2 EL0 Read</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s12e0w.xml">AT S12E0W</a>
          </entry>
          <entry>Address Translate Stages 1 and 2 EL0 Write</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s12e1r.xml">AT S12E1R</a>
          </entry>
          <entry>Address Translate Stages 1 and 2 EL1 Read</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s12e1w.xml">AT S12E1W</a>
          </entry>
          <entry>Address Translate Stages 1 and 2 EL1 Write</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s1e0r.xml">AT S1E0R</a>
          </entry>
          <entry>Address Translate Stage 1 EL0 Read</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s1e0w.xml">AT S1E0W</a>
          </entry>
          <entry>Address Translate Stage 1 EL0 Write</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s1e1r.xml">AT S1E1R</a>
          </entry>
          <entry>Address Translate Stage 1 EL1 Read</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s1e1rp.xml">AT S1E1RP</a>
          </entry>
          <entry>Address Translate Stage 1 EL1 Read PAN</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s1e1w.xml">AT S1E1W</a>
          </entry>
          <entry>Address Translate Stage 1 EL1 Write</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s1e1wp.xml">AT S1E1WP</a>
          </entry>
          <entry>Address Translate Stage 1 EL1 Write PAN</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s1e2r.xml">AT S1E2R</a>
          </entry>
          <entry>Address Translate Stage 1 EL2 Read</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s1e2w.xml">AT S1E2W</a>
          </entry>
          <entry>Address Translate Stage 1 EL2 Write</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s1e3r.xml">AT S1E3R</a>
          </entry>
          <entry>Address Translate Stage 1 EL3 Read</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-at-s1e3w.xml">AT S1E3W</a>
          </entry>
          <entry>Address Translate Stage 1 EL3 Write</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-par_el1.xml">PAR_EL1</a>
          </entry>
          <entry>Physical Address Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="TLB" type="TLB">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cfprctx.xml">CFPRCTX</a>
          </entry>
          <entry>Control Flow Prediction Restriction by Context</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cosprctx.xml">COSPRCTX</a>
          </entry>
          <entry>Clear Other Speculative Restriction by Context</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cpprctx.xml">CPPRCTX</a>
          </entry>
          <entry>Cache Prefetch Prediction Restriction by Context</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dtlbiall.xml">DTLBIALL</a>
          </entry>
          <entry>Data TLB Invalidate All</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dtlbiasid.xml">DTLBIASID</a>
          </entry>
          <entry>Data TLB Invalidate by ASID match</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dtlbimva.xml">DTLBIMVA</a>
          </entry>
          <entry>Data TLB Invalidate by VA</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dvprctx.xml">DVPRCTX</a>
          </entry>
          <entry>Data Value Prediction Restriction by Context</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-itlbiall.xml">ITLBIALL</a>
          </entry>
          <entry>Instruction TLB Invalidate All</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-itlbiasid.xml">ITLBIASID</a>
          </entry>
          <entry>Instruction TLB Invalidate by ASID match</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-itlbimva.xml">ITLBIMVA</a>
          </entry>
          <entry>Instruction TLB Invalidate by VA</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiall.xml">TLBIALL</a>
          </entry>
          <entry>TLB Invalidate All</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiallh.xml">TLBIALLH</a>
          </entry>
          <entry>TLB Invalidate All, Hyp mode</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiallhis.xml">TLBIALLHIS</a>
          </entry>
          <entry>TLB Invalidate All, Hyp mode, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiallis.xml">TLBIALLIS</a>
          </entry>
          <entry>TLB Invalidate All, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiallnsnh.xml">TLBIALLNSNH</a>
          </entry>
          <entry>TLB Invalidate All, Non-Secure Non-Hyp</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiallnsnhis.xml">TLBIALLNSNHIS</a>
          </entry>
          <entry>TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiasid.xml">TLBIASID</a>
          </entry>
          <entry>TLB Invalidate by ASID match</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiasidis.xml">TLBIASIDIS</a>
          </entry>
          <entry>TLB Invalidate by ASID match, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiipas2.xml">TLBIIPAS2</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiipas2is.xml">TLBIIPAS2IS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiipas2l.xml">TLBIIPAS2L</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiipas2lis.xml">TLBIIPAS2LIS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimva.xml">TLBIMVA</a>
          </entry>
          <entry>TLB Invalidate by VA</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvaa.xml">TLBIMVAA</a>
          </entry>
          <entry>TLB Invalidate by VA, All ASID</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvaais.xml">TLBIMVAAIS</a>
          </entry>
          <entry>TLB Invalidate by VA, All ASID, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvaal.xml">TLBIMVAAL</a>
          </entry>
          <entry>TLB Invalidate by VA, All ASID, Last level</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvaalis.xml">TLBIMVAALIS</a>
          </entry>
          <entry>TLB Invalidate by VA, All ASID, Last level, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvah.xml">TLBIMVAH</a>
          </entry>
          <entry>TLB Invalidate by VA, Hyp mode</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvahis.xml">TLBIMVAHIS</a>
          </entry>
          <entry>TLB Invalidate by VA, Hyp mode, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvais.xml">TLBIMVAIS</a>
          </entry>
          <entry>TLB Invalidate by VA, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimval.xml">TLBIMVAL</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvalh.xml">TLBIMVALH</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, Hyp mode</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvalhis.xml">TLBIMVALHIS</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvalis.xml">TLBIMVALIS</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-alle1.xml">TLBI ALLE1, TLBI ALLE1NXS</a>
          </entry>
          <entry>TLB Invalidate All, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-alle1is.xml">TLBI ALLE1IS, TLBI ALLE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate All, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-alle1os.xml">TLBI ALLE1OS, TLBI ALLE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate All, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-alle2.xml">TLBI ALLE2, TLBI ALLE2NXS</a>
          </entry>
          <entry>TLB Invalidate All, EL2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-alle2is.xml">TLBI ALLE2IS, TLBI ALLE2ISNXS</a>
          </entry>
          <entry>TLB Invalidate All, EL2, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-alle2os.xml">TLBI ALLE2OS, TLBI ALLE2OSNXS</a>
          </entry>
          <entry>TLB Invalidate All, EL2, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-alle3.xml">TLBI ALLE3, TLBI ALLE3NXS</a>
          </entry>
          <entry>TLB Invalidate All, EL3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-alle3is.xml">TLBI ALLE3IS, TLBI ALLE3ISNXS</a>
          </entry>
          <entry>TLB Invalidate All, EL3, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-alle3os.xml">TLBI ALLE3OS, TLBI ALLE3OSNXS</a>
          </entry>
          <entry>TLB Invalidate All, EL3, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-aside1.xml">TLBI ASIDE1, TLBI ASIDE1NXS</a>
          </entry>
          <entry>TLB Invalidate by ASID, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-aside1is.xml">TLBI ASIDE1IS, TLBI ASIDE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate by ASID, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-aside1os.xml">TLBI ASIDE1OS, TLBI ASIDE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate by ASID, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ipas2e1.xml">TLBI IPAS2E1, TLBI IPAS2E1NXS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ipas2e1is.xml">TLBI IPAS2E1IS, TLBI IPAS2E1ISNXS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ipas2e1os.xml">TLBI IPAS2E1OS, TLBI IPAS2E1OSNXS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ipas2le1.xml">TLBI IPAS2LE1, TLBI IPAS2LE1NXS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ipas2le1is.xml">TLBI IPAS2LE1IS, TLBI IPAS2LE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ipas2le1os.xml">TLBI IPAS2LE1OS, TLBI IPAS2LE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-paall.xml">TLBI PAALL</a>
          </entry>
          <entry>TLB Invalidate GPT Information by PA, All Entries, Local</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-paallos.xml">TLBI PAALLOS</a>
          </entry>
          <entry>TLB Invalidate GPT Information by PA, All Entries, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ripas2e1.xml">TLBI RIPAS2E1, TLBI RIPAS2E1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ripas2e1is.xml">TLBI RIPAS2E1IS, TLBI RIPAS2E1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ripas2e1os.xml">TLBI RIPAS2E1OS, TLBI RIPAS2E1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ripas2le1.xml">TLBI RIPAS2LE1, TLBI RIPAS2LE1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ripas2le1is.xml">TLBI RIPAS2LE1IS, TLBI RIPAS2LE1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ripas2le1os.xml">TLBI RIPAS2LE1OS, TLBI RIPAS2LE1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rpalos.xml">TLBI RPALOS</a>
          </entry>
          <entry>TLB Range Invalidate GPT Information by PA, Last level, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rpaos.xml">TLBI RPAOS</a>
          </entry>
          <entry>TLB Range Invalidate GPT Information by PA, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvaae1.xml">TLBI RVAAE1, TLBI RVAAE1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, All ASID, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvaae1is.xml">TLBI RVAAE1IS, TLBI RVAAE1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvaae1os.xml">TLBI RVAAE1OS, TLBI RVAAE1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvaale1.xml">TLBI RVAALE1, TLBI RVAALE1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, All ASID, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvaale1is.xml">TLBI RVAALE1IS, TLBI RVAALE1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvaale1os.xml">TLBI RVAALE1OS, TLBI RVAALE1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvae1.xml">TLBI RVAE1, TLBI RVAE1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvae1is.xml">TLBI RVAE1IS, TLBI RVAE1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvae1os.xml">TLBI RVAE1OS, TLBI RVAE1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvae2.xml">TLBI RVAE2, TLBI RVAE2NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvae2is.xml">TLBI RVAE2IS, TLBI RVAE2ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL2, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvae2os.xml">TLBI RVAE2OS, TLBI RVAE2OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL2, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvae3.xml">TLBI RVAE3, TLBI RVAE3NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvae3is.xml">TLBI RVAE3IS, TLBI RVAE3ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL3, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvae3os.xml">TLBI RVAE3OS, TLBI RVAE3OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL3, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvale1.xml">TLBI RVALE1, TLBI RVALE1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvale1is.xml">TLBI RVALE1IS, TLBI RVALE1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvale1os.xml">TLBI RVALE1OS, TLBI RVALE1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvale2.xml">TLBI RVALE2, TLBI RVALE2NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvale2is.xml">TLBI RVALE2IS, TLBI RVALE2ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL2, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvale2os.xml">TLBI RVALE2OS, TLBI RVALE2OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL2, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvale3.xml">TLBI RVALE3, TLBI RVALE3NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvale3is.xml">TLBI RVALE3IS, TLBI RVALE3ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL3, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-rvale3os.xml">TLBI RVALE3OS, TLBI RVALE3OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL3, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vaae1.xml">TLBI VAAE1, TLBI VAAE1NXS</a>
          </entry>
          <entry>TLB Invalidate by VA, All ASID, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vaae1is.xml">TLBI VAAE1IS, TLBI VAAE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, All ASID, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vaae1os.xml">TLBI VAAE1OS, TLBI VAAE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, All ASID, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vaale1.xml">TLBI VAALE1, TLBI VAALE1NXS</a>
          </entry>
          <entry>TLB Invalidate by VA, All ASID, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vaale1is.xml">TLBI VAALE1IS, TLBI VAALE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vaale1os.xml">TLBI VAALE1OS, TLBI VAALE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vae1.xml">TLBI VAE1, TLBI VAE1NXS</a>
          </entry>
          <entry>TLB Invalidate by VA, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vae1is.xml">TLBI VAE1IS, TLBI VAE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vae1os.xml">TLBI VAE1OS, TLBI VAE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vae2.xml">TLBI VAE2, TLBI VAE2NXS</a>
          </entry>
          <entry>TLB Invalidate by VA, EL2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vae2is.xml">TLBI VAE2IS, TLBI VAE2ISNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, EL2, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vae2os.xml">TLBI VAE2OS, TLBI VAE2OSNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, EL2, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vae3.xml">TLBI VAE3, TLBI VAE3NXS</a>
          </entry>
          <entry>TLB Invalidate by VA, EL3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vae3is.xml">TLBI VAE3IS, TLBI VAE3ISNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, EL3, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vae3os.xml">TLBI VAE3OS, TLBI VAE3OSNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, EL3, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vale1.xml">TLBI VALE1, TLBI VALE1NXS</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vale1is.xml">TLBI VALE1IS, TLBI VALE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vale1os.xml">TLBI VALE1OS, TLBI VALE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vale2.xml">TLBI VALE2, TLBI VALE2NXS</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, EL2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vale2is.xml">TLBI VALE2IS, TLBI VALE2ISNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, EL2, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vale2os.xml">TLBI VALE2OS, TLBI VALE2OSNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, EL2, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vale3.xml">TLBI VALE3, TLBI VALE3NXS</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, EL3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vale3is.xml">TLBI VALE3IS, TLBI VALE3ISNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, EL3, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vale3os.xml">TLBI VALE3OS, TLBI VALE3OSNXS</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, EL3, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vmalle1.xml">TLBI VMALLE1, TLBI VMALLE1NXS</a>
          </entry>
          <entry>TLB Invalidate by VMID, All at stage 1, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vmalle1is.xml">TLBI VMALLE1IS, TLBI VMALLE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vmalle1os.xml">TLBI VMALLE1OS, TLBI VMALLE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate by VMID, All at stage 1, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vmalls12e1.xml">TLBI VMALLS12E1, TLBI VMALLS12E1NXS</a>
          </entry>
          <entry>TLB Invalidate by VMID, All at Stage 1 and 2, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vmalls12e1is.xml">TLBI VMALLS12E1IS, TLBI VMALLS12E1ISNXS</a>
          </entry>
          <entry>TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-vmalls12e1os.xml">TLBI VMALLS12E1OS, TLBI VMALLS12E1OSNXS</a>
          </entry>
          <entry>TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ipas2e1.xml">TLBIP IPAS2E1, TLBIP IPAS2E1NXS</a>
          </entry>
          <entry>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ipas2e1is.xml">TLBIP IPAS2E1IS, TLBIP IPAS2E1ISNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ipas2e1os.xml">TLBIP IPAS2E1OS, TLBIP IPAS2E1OSNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ipas2le1.xml">TLBIP IPAS2LE1, TLBIP IPAS2LE1NXS</a>
          </entry>
          <entry>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ipas2le1is.xml">TLBIP IPAS2LE1IS, TLBIP IPAS2LE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ipas2le1os.xml">TLBIP IPAS2LE1OS, TLBIP IPAS2LE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ripas2e1.xml">TLBIP RIPAS2E1, TLBIP RIPAS2E1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ripas2e1is.xml">TLBIP RIPAS2E1IS, TLBIP RIPAS2E1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ripas2e1os.xml">TLBIP RIPAS2E1OS, TLBIP RIPAS2E1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ripas2le1.xml">TLBIP RIPAS2LE1, TLBIP RIPAS2LE1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ripas2le1is.xml">TLBIP RIPAS2LE1IS, TLBIP RIPAS2LE1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ripas2le1os.xml">TLBIP RIPAS2LE1OS, TLBIP RIPAS2LE1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvaae1.xml">TLBIP RVAAE1, TLBIP RVAAE1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, All ASID, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvaae1is.xml">TLBIP RVAAE1IS, TLBIP RVAAE1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvaae1os.xml">TLBIP RVAAE1OS, TLBIP RVAAE1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvaale1.xml">TLBIP RVAALE1, TLBIP RVAALE1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, All ASID, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvaale1is.xml">TLBIP RVAALE1IS, TLBIP RVAALE1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvaale1os.xml">TLBIP RVAALE1OS, TLBIP RVAALE1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvae1.xml">TLBIP RVAE1, TLBIP RVAE1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvae1is.xml">TLBIP RVAE1IS, TLBIP RVAE1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvae1os.xml">TLBIP RVAE1OS, TLBIP RVAE1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvae2.xml">TLBIP RVAE2, TLBIP RVAE2NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvae2is.xml">TLBIP RVAE2IS, TLBIP RVAE2ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL2, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvae2os.xml">TLBIP RVAE2OS, TLBIP RVAE2OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL2, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvae3.xml">TLBIP RVAE3, TLBIP RVAE3NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvae3is.xml">TLBIP RVAE3IS, TLBIP RVAE3ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL3, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvae3os.xml">TLBIP RVAE3OS, TLBIP RVAE3OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, EL3, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvale1.xml">TLBIP RVALE1, TLBIP RVALE1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvale1is.xml">TLBIP RVALE1IS, TLBIP RVALE1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvale1os.xml">TLBIP RVALE1OS, TLBIP RVALE1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvale2.xml">TLBIP RVALE2, TLBIP RVALE2NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvale2is.xml">TLBIP RVALE2IS, TLBIP RVALE2ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL2, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvale2os.xml">TLBIP RVALE2OS, TLBIP RVALE2OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL2, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvale3.xml">TLBIP RVALE3, TLBIP RVALE3NXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvale3is.xml">TLBIP RVALE3IS, TLBIP RVALE3ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL3, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-rvale3os.xml">TLBIP RVALE3OS, TLBIP RVALE3OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by VA, Last level, EL3, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vaae1.xml">TLBIP VAAE1, TLBIP VAAE1NXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, All ASID, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vaae1is.xml">TLBIP VAAE1IS, TLBIP VAAE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, All ASID, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vaae1os.xml">TLBIP VAAE1OS, TLBIP VAAE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, All ASID, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vaale1.xml">TLBIP VAALE1, TLBIP VAALE1NXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, All ASID, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vaale1is.xml">TLBIP VAALE1IS, TLBIP VAALE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, All ASID, Last Level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vaale1os.xml">TLBIP VAALE1OS, TLBIP VAALE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, All ASID, Last Level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vae1.xml">TLBIP VAE1, TLBIP VAE1NXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vae1is.xml">TLBIP VAE1IS, TLBIP VAE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vae1os.xml">TLBIP VAE1OS, TLBIP VAE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vae2.xml">TLBIP VAE2, TLBIP VAE2NXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, EL2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vae2is.xml">TLBIP VAE2IS, TLBIP VAE2ISNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, EL2, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vae2os.xml">TLBIP VAE2OS, TLBIP VAE2OSNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, EL2, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vae3.xml">TLBIP VAE3, TLBIP VAE3NXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, EL3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vae3is.xml">TLBIP VAE3IS, TLBIP VAE3ISNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, EL3, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vae3os.xml">TLBIP VAE3OS, TLBIP VAE3OSNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, EL3, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vale1.xml">TLBIP VALE1, TLBIP VALE1NXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vale1is.xml">TLBIP VALE1IS, TLBIP VALE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, Last level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vale1os.xml">TLBIP VALE1OS, TLBIP VALE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, Last level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vale2.xml">TLBIP VALE2, TLBIP VALE2NXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, Last level, EL2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vale2is.xml">TLBIP VALE2IS, TLBIP VALE2ISNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, Last level, EL2, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vale2os.xml">TLBIP VALE2OS, TLBIP VALE2OSNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, Last level, EL2, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vale3.xml">TLBIP VALE3, TLBIP VALE3NXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, Last level, EL3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vale3is.xml">TLBIP VALE3IS, TLBIP VALE3ISNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, Last level, EL3, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-vale3os.xml">TLBIP VALE3OS, TLBIP VALE3OSNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by VA, Last level, EL3, Outer Shareable</entry>
        </row>
      </tbody>
    </section>
    <section anchor="PMU" type="PMU">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmccfiltr.xml">PMCCFILTR</a>
          </entry>
          <entry>Performance Monitors Cycle Count Filter Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmccntr.xml">PMCCNTR</a>
          </entry>
          <entry>Performance Monitors Cycle Count Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmceid0.xml">PMCEID0</a>
          </entry>
          <entry>Performance Monitors Common Event Identification register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmceid1.xml">PMCEID1</a>
          </entry>
          <entry>Performance Monitors Common Event Identification register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmceid2.xml">PMCEID2</a>
          </entry>
          <entry>Performance Monitors Common Event Identification register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmceid3.xml">PMCEID3</a>
          </entry>
          <entry>Performance Monitors Common Event Identification register 3</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmcntenclr.xml">PMCNTENCLR</a>
          </entry>
          <entry>Performance Monitors Count Enable Clear register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmcntenset.xml">PMCNTENSET</a>
          </entry>
          <entry>Performance Monitors Count Enable Set register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmcr.xml">PMCR</a>
          </entry>
          <entry>Performance Monitors Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmevcntrn.xml">PMEVCNTR&lt;n&gt;</a>
          </entry>
          <entry>Performance Monitors Event Count Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmevtypern.xml">PMEVTYPER&lt;n&gt;</a>
          </entry>
          <entry>Performance Monitors Event Type Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmintenclr.xml">PMINTENCLR</a>
          </entry>
          <entry>Performance Monitors Interrupt Enable Clear register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmintenset.xml">PMINTENSET</a>
          </entry>
          <entry>Performance Monitors Interrupt Enable Set register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmmir.xml">PMMIR</a>
          </entry>
          <entry>Performance Monitors Machine Identification Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmovsr.xml">PMOVSR</a>
          </entry>
          <entry>Performance Monitors Overflow Flag Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmovsset.xml">PMOVSSET</a>
          </entry>
          <entry>Performance Monitors Overflow Flag Status Set register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmselr.xml">PMSELR</a>
          </entry>
          <entry>Performance Monitors Event Counter Selection Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmswinc.xml">PMSWINC</a>
          </entry>
          <entry>Performance Monitors Software Increment register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmuserenr.xml">PMUSERENR</a>
          </entry>
          <entry>Performance Monitors User Enable Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmxevcntr.xml">PMXEVCNTR</a>
          </entry>
          <entry>Performance Monitors Selected Event Count Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-pmxevtyper.xml">PMXEVTYPER</a>
          </entry>
          <entry>Performance Monitors Selected Event Type Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmccfiltr_el0.xml">PMCCFILTR_EL0</a>
          </entry>
          <entry>Performance Monitors Cycle Count Filter Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmccntr_el0.xml">PMCCNTR_EL0</a>
          </entry>
          <entry>Performance Monitors Cycle Count Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmccntsvr_el1.xml">PMCCNTSVR_EL1</a>
          </entry>
          <entry>Performance Monitors Cycle Count Saved Value Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmceid0_el0.xml">PMCEID0_EL0</a>
          </entry>
          <entry>Performance Monitors Common Event Identification Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmceid1_el0.xml">PMCEID1_EL0</a>
          </entry>
          <entry>Performance Monitors Common Event Identification Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmcntenclr_el0.xml">PMCNTENCLR_EL0</a>
          </entry>
          <entry>Performance Monitors Count Enable Clear Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmcntenset_el0.xml">PMCNTENSET_EL0</a>
          </entry>
          <entry>Performance Monitors Count Enable Set Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmcr_el0.xml">PMCR_EL0</a>
          </entry>
          <entry>Performance Monitors Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmevcntrn_el0.xml">PMEVCNTR&lt;n&gt;_EL0</a>
          </entry>
          <entry>Performance Monitors Event Count Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmevcntsvrn_el1.xml">PMEVCNTSVR&lt;n&gt;_EL1</a>
          </entry>
          <entry>Performance Monitors Event Count Saved Value Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmevtypern_el0.xml">PMEVTYPER&lt;n&gt;_EL0</a>
          </entry>
          <entry>Performance Monitors Event Type Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmicfiltr_el0.xml">PMICFILTR_EL0</a>
          </entry>
          <entry>Performance Monitors Instruction Counter Filter Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmicntr_el0.xml">PMICNTR_EL0</a>
          </entry>
          <entry>Performance Monitors Instruction Counter Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmintenclr_el1.xml">PMINTENCLR_EL1</a>
          </entry>
          <entry>Performance Monitors Interrupt Enable Clear Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmintenset_el1.xml">PMINTENSET_EL1</a>
          </entry>
          <entry>Performance Monitors Interrupt Enable Set Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmmir_el1.xml">PMMIR_EL1</a>
          </entry>
          <entry>Performance Monitors Machine Identification Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmovsclr_el0.xml">PMOVSCLR_EL0</a>
          </entry>
          <entry>Performance Monitors Overflow Flag Status Clear Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmovsset_el0.xml">PMOVSSET_EL0</a>
          </entry>
          <entry>Performance Monitors Overflow Flag Status Set Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmselr_el0.xml">PMSELR_EL0</a>
          </entry>
          <entry>Performance Monitors Event Counter Selection Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmswinc_el0.xml">PMSWINC_EL0</a>
          </entry>
          <entry>Performance Monitors Software Increment Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmuacr_el1.xml">PMUACR_EL1</a>
          </entry>
          <entry>Performance Monitors User Access Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmuserenr_el0.xml">PMUSERENR_EL0</a>
          </entry>
          <entry>Performance Monitors User Enable Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmxevcntr_el0.xml">PMXEVCNTR_EL0</a>
          </entry>
          <entry>Performance Monitors Selected Event Count Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmxevtyper_el0.xml">PMXEVTYPER_EL0</a>
          </entry>
          <entry>Performance Monitors Selected Event Type Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-pmzr_el0.xml">PMZR_EL0</a>
          </entry>
          <entry>Performance Monitors Zero with Mask</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmauthstatus.xml">PMAUTHSTATUS</a>
          </entry>
          <entry>Performance Monitors Authentication Status register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmccfiltr_el0.xml">PMCCFILTR_EL0</a>
          </entry>
          <entry>Performance Monitors Cycle Counter Filter Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmccidsr.xml">PMCCIDSR</a>
          </entry>
          <entry>CONTEXTIDR_ELx Sample Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmccntr_el0.xml">PMCCNTR_EL0</a>
          </entry>
          <entry>Performance Monitors Cycle Counter</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmccntsvr_el1.xml">PMCCNTSVR_EL1</a>
          </entry>
          <entry>Performance Monitors Cycle Count Saved Value Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmceid0.xml">PMCEID0</a>
          </entry>
          <entry>Performance Monitors Common Event Identification register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmceid1.xml">PMCEID1</a>
          </entry>
          <entry>Performance Monitors Common Event Identification register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmceid2.xml">PMCEID2</a>
          </entry>
          <entry>Performance Monitors Common Event Identification register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmceid3.xml">PMCEID3</a>
          </entry>
          <entry>Performance Monitors Common Event Identification register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmcfgr.xml">PMCFGR</a>
          </entry>
          <entry>Performance Monitors Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmcgcr0.xml">PMCGCR0</a>
          </entry>
          <entry>Counter Group Configuration Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmcid1sr.xml">PMCID1SR</a>
          </entry>
          <entry>CONTEXTIDR_EL1 Sample Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmcid2sr.xml">PMCID2SR</a>
          </entry>
          <entry>CONTEXTIDR_EL2 Sample Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmcidr0.xml">PMCIDR0</a>
          </entry>
          <entry>Performance Monitors Component Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmcidr1.xml">PMCIDR1</a>
          </entry>
          <entry>Performance Monitors Component Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmcidr2.xml">PMCIDR2</a>
          </entry>
          <entry>Performance Monitors Component Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmcidr3.xml">PMCIDR3</a>
          </entry>
          <entry>Performance Monitors Component Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmcnten.xml">PMCNTEN</a>
          </entry>
          <entry>Performance Monitors Count Enable register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmcntenclr_el0.xml">PMCNTENCLR_EL0</a>
          </entry>
          <entry>Performance Monitors Count Enable Clear Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmcntenset_el0.xml">PMCNTENSET_EL0</a>
          </entry>
          <entry>Performance Monitors Count Enable Set Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmcr_el0.xml">PMCR_EL0</a>
          </entry>
          <entry>Performance Monitors Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmdevaff.xml">PMDEVAFF</a>
          </entry>
          <entry>Performance Monitors Device Affinity register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmdevaff0.xml">PMDEVAFF0</a>
          </entry>
          <entry>Performance Monitors Device Affinity register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmdevaff1.xml">PMDEVAFF1</a>
          </entry>
          <entry>Performance Monitors Device Affinity register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmdevarch.xml">PMDEVARCH</a>
          </entry>
          <entry>Performance Monitors Device Architecture register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmdevid.xml">PMDEVID</a>
          </entry>
          <entry>Performance Monitors Device ID register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmdevtype.xml">PMDEVTYPE</a>
          </entry>
          <entry>Performance Monitors Device Type register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmevcntrn_el0.xml">PMEVCNTR&lt;n&gt;_EL0</a>
          </entry>
          <entry>Performance Monitors Event Count Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmevcntsvrn_el1.xml">PMEVCNTSVR&lt;n&gt;_EL1</a>
          </entry>
          <entry>Performance Monitors Event Count Saved Value Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmevfilt2rn.xml">PMEVFILT2R&lt;n&gt;</a>
          </entry>
          <entry>Performance Monitors Event Filter Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmevtypern_el0.xml">PMEVTYPER&lt;n&gt;_EL0</a>
          </entry>
          <entry>Performance Monitors Event Type Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmicfiltr_el0.xml">PMICFILTR_EL0</a>
          </entry>
          <entry>Performance Monitors Instruction Counter Filter Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmicntr_el0.xml">PMICNTR_EL0</a>
          </entry>
          <entry>Performance Monitors Instruction Counter Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmicntsvr_el1.xml">PMICNTSVR_EL1</a>
          </entry>
          <entry>Performance Monitors Instruction Count Saved Value Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmiidr.xml">PMIIDR</a>
          </entry>
          <entry>Performance Monitors Implementation Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pminten.xml">PMINTEN</a>
          </entry>
          <entry>Performance Monitors Interrupt Enable register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmintenclr_el1.xml">PMINTENCLR_EL1</a>
          </entry>
          <entry>Performance Monitors Interrupt Enable Clear Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmintenset_el1.xml">PMINTENSET_EL1</a>
          </entry>
          <entry>Performance Monitors Interrupt Enable Set Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmitctrl.xml">PMITCTRL</a>
          </entry>
          <entry>Performance Monitors Integration mode Control register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmlar.xml">PMLAR</a>
          </entry>
          <entry>Performance Monitors Lock Access Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmlsr.xml">PMLSR</a>
          </entry>
          <entry>Performance Monitors Lock Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmmir.xml">PMMIR</a>
          </entry>
          <entry>Performance Monitors Machine Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmovs.xml">PMOVS</a>
          </entry>
          <entry>Performance Monitors Overflow Flag Status register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmovsclr_el0.xml">PMOVSCLR_EL0</a>
          </entry>
          <entry>Performance Monitors Overflow Flag Status Clear register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmovsset_el0.xml">PMOVSSET_EL0</a>
          </entry>
          <entry>Performance Monitors Overflow Flag Status Set Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmpcsctl.xml">PMPCSCTL</a>
          </entry>
          <entry>PC Sample-based Profiling Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmpcsr.xml">PMPCSR</a>
          </entry>
          <entry>Program Counter Sample Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmpidr0.xml">PMPIDR0</a>
          </entry>
          <entry>Performance Monitors Peripheral Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmpidr1.xml">PMPIDR1</a>
          </entry>
          <entry>Performance Monitors Peripheral Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmpidr2.xml">PMPIDR2</a>
          </entry>
          <entry>Performance Monitors Peripheral Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmpidr3.xml">PMPIDR3</a>
          </entry>
          <entry>Performance Monitors Peripheral Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmpidr4.xml">PMPIDR4</a>
          </entry>
          <entry>Performance Monitors Peripheral Identification Register 4</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmsscr_el1.xml">PMSSCR_EL1</a>
          </entry>
          <entry>Performance Monitors Snapshot Status and Capture Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmswinc_el0.xml">PMSWINC_EL0</a>
          </entry>
          <entry>Performance Monitors Software Increment Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmvcidsr.xml">PMVCIDSR</a>
          </entry>
          <entry>CONTEXTIDR_EL1 and VMID Sample Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmvidsr.xml">PMVIDSR</a>
          </entry>
          <entry>VMID Sample Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="pmu.pmzr_el0.xml">PMZR_EL0</a>
          </entry>
          <entry>Performance Monitors Zero with Mask</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Reset" type="Reset">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hrmr.xml">HRMR</a>
          </entry>
          <entry>Hyp Reset Management Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-rmr.xml">RMR</a>
          </entry>
          <entry>Reset Management Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-rvbar.xml">RVBAR</a>
          </entry>
          <entry>Reset Vector Base Address Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-rmr_el1.xml">RMR_EL1</a>
          </entry>
          <entry>Reset Management Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-rmr_el2.xml">RMR_EL2</a>
          </entry>
          <entry>Reset Management Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-rmr_el3.xml">RMR_EL3</a>
          </entry>
          <entry>Reset Management Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-rvbar_el1.xml">RVBAR_EL1</a>
          </entry>
          <entry>Reset Vector Base Address Register (if EL2 and EL3 not implemented)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-rvbar_el2.xml">RVBAR_EL2</a>
          </entry>
          <entry>Reset Vector Base Address Register (if EL3 not implemented)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-rvbar_el3.xml">RVBAR_EL3</a>
          </entry>
          <entry>Reset Vector Base Address Register (if EL3 implemented)</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Thread" type="Thread">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-htpidr.xml">HTPIDR</a>
          </entry>
          <entry>Hyp Software Thread ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tpidrprw.xml">TPIDRPRW</a>
          </entry>
          <entry>PL1 Software Thread ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tpidruro.xml">TPIDRURO</a>
          </entry>
          <entry>PL0 Read-Only Software Thread ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tpidrurw.xml">TPIDRURW</a>
          </entry>
          <entry>PL0 Read/Write Software Thread ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-scxtnum_el0.xml">SCXTNUM_EL0</a>
          </entry>
          <entry>EL0 Read/Write Software Context Number</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-scxtnum_el1.xml">SCXTNUM_EL1</a>
          </entry>
          <entry>EL1 Read/Write Software Context Number</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-scxtnum_el2.xml">SCXTNUM_EL2</a>
          </entry>
          <entry>EL2 Read/Write Software Context Number</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-scxtnum_el3.xml">SCXTNUM_EL3</a>
          </entry>
          <entry>EL3 Read/Write Software Context Number</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tpidr2_el0.xml">TPIDR2_EL0</a>
          </entry>
          <entry>EL0 Read/Write Software Thread ID Register 2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tpidrro_el0.xml">TPIDRRO_EL0</a>
          </entry>
          <entry>EL0 Read-Only Software Thread ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tpidr_el0.xml">TPIDR_EL0</a>
          </entry>
          <entry>EL0 Read/Write Software Thread ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tpidr_el1.xml">TPIDR_EL1</a>
          </entry>
          <entry>EL1 Software Thread ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tpidr_el2.xml">TPIDR_EL2</a>
          </entry>
          <entry>EL2 Software Thread ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tpidr_el3.xml">TPIDR_EL3</a>
          </entry>
          <entry>EL3 Software Thread ID Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="IMPDEF" type="IMP DEF">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-actlr.xml">ACTLR</a>
          </entry>
          <entry>Auxiliary Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-actlr2.xml">ACTLR2</a>
          </entry>
          <entry>Auxiliary Control Register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-adfsr.xml">ADFSR</a>
          </entry>
          <entry>Auxiliary Data Fault Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-aidr.xml">AIDR</a>
          </entry>
          <entry>Auxiliary ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-aifsr.xml">AIFSR</a>
          </entry>
          <entry>Auxiliary Instruction Fault Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amair0.xml">AMAIR0</a>
          </entry>
          <entry>Auxiliary Memory Attribute Indirection Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amair1.xml">AMAIR1</a>
          </entry>
          <entry>Auxiliary Memory Attribute Indirection Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hactlr.xml">HACTLR</a>
          </entry>
          <entry>Hyp Auxiliary Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hactlr2.xml">HACTLR2</a>
          </entry>
          <entry>Hyp Auxiliary Control Register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hadfsr.xml">HADFSR</a>
          </entry>
          <entry>Hyp Auxiliary Data Fault Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-haifsr.xml">HAIFSR</a>
          </entry>
          <entry>Hyp Auxiliary Instruction Fault Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hamair0.xml">HAMAIR0</a>
          </entry>
          <entry>Hyp Auxiliary Memory Attribute Indirection Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hamair1.xml">HAMAIR1</a>
          </entry>
          <entry>Hyp Auxiliary Memory Attribute Indirection Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-actlr_el1.xml">ACTLR_EL1</a>
          </entry>
          <entry>Auxiliary Control Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-actlr_el2.xml">ACTLR_EL2</a>
          </entry>
          <entry>Auxiliary Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-actlr_el3.xml">ACTLR_EL3</a>
          </entry>
          <entry>Auxiliary Control Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr0_el1.xml">AFSR0_EL1</a>
          </entry>
          <entry>Auxiliary Fault Status Register 0 (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr0_el2.xml">AFSR0_EL2</a>
          </entry>
          <entry>Auxiliary Fault Status Register 0 (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr0_el3.xml">AFSR0_EL3</a>
          </entry>
          <entry>Auxiliary Fault Status Register 0 (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr1_el1.xml">AFSR1_EL1</a>
          </entry>
          <entry>Auxiliary Fault Status Register 1 (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr1_el2.xml">AFSR1_EL2</a>
          </entry>
          <entry>Auxiliary Fault Status Register 1 (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr1_el3.xml">AFSR1_EL3</a>
          </entry>
          <entry>Auxiliary Fault Status Register 1 (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-aidr_el1.xml">AIDR_EL1</a>
          </entry>
          <entry>Auxiliary ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amair_el1.xml">AMAIR_EL1</a>
          </entry>
          <entry>Auxiliary Memory Attribute Indirection Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amair_el2.xml">AMAIR_EL2</a>
          </entry>
          <entry>Auxiliary Memory Attribute Indirection Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amair_el3.xml">AMAIR_EL3</a>
          </entry>
          <entry>Auxiliary Memory Attribute Indirection Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-hacr_el2.xml">HACR_EL2</a>
          </entry>
          <entry>Hypervisor Auxiliary Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-s3_op1_cn_cm_op2.xml">S3_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;</a>
          </entry>
          <entry>IMPLEMENTATION DEFINED registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-s1_op1_cn_cm_op2.xml">SYS S1_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;, SYSL S1_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;, SYSP S1_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;</a>
          </entry>
          <entry>IMPLEMENTATION DEFINED maintenance instructions</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Timer" type="Timer">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cntfrq.xml">CNTFRQ</a>
          </entry>
          <entry>Counter-timer Frequency register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cnthps_ctl.xml">CNTHPS_CTL</a>
          </entry>
          <entry>Counter-timer Secure Physical Timer Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cnthps_cval.xml">CNTHPS_CVAL</a>
          </entry>
          <entry>Counter-timer Secure Physical Timer CompareValue Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cnthps_tval.xml">CNTHPS_TVAL</a>
          </entry>
          <entry>Counter-timer Secure Physical Timer TimerValue Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cnthp_ctl.xml">CNTHP_CTL</a>
          </entry>
          <entry>Counter-timer Hyp Physical Timer Control register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cnthvs_ctl.xml">CNTHVS_CTL</a>
          </entry>
          <entry>Counter-timer Secure Virtual Timer Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cnthvs_cval.xml">CNTHVS_CVAL</a>
          </entry>
          <entry>Counter-timer Secure Virtual Timer CompareValue Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cnthvs_tval.xml">CNTHVS_TVAL</a>
          </entry>
          <entry>Counter-timer Secure Virtual Timer TimerValue Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cnthv_ctl.xml">CNTHV_CTL</a>
          </entry>
          <entry>Counter-timer Virtual Timer Control register (EL2)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cnthv_cval.xml">CNTHV_CVAL</a>
          </entry>
          <entry>Counter-timer Virtual Timer CompareValue register (EL2)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cnthv_tval.xml">CNTHV_TVAL</a>
          </entry>
          <entry>Counter-timer Virtual Timer TimerValue register (EL2)</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cntkctl.xml">CNTKCTL</a>
          </entry>
          <entry>Counter-timer Kernel Control register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cntpct.xml">CNTPCT</a>
          </entry>
          <entry>Counter-timer Physical Count register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cntpctss.xml">CNTPCTSS</a>
          </entry>
          <entry>Counter-timer Self-Synchronized Physical Count register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cntp_ctl.xml">CNTP_CTL</a>
          </entry>
          <entry>Counter-timer Physical Timer Control register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cntp_cval.xml">CNTP_CVAL</a>
          </entry>
          <entry>Counter-timer Physical Timer CompareValue register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cntp_tval.xml">CNTP_TVAL</a>
          </entry>
          <entry>Counter-timer Physical Timer TimerValue register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cntvct.xml">CNTVCT</a>
          </entry>
          <entry>Counter-timer Virtual Count register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cntvctss.xml">CNTVCTSS</a>
          </entry>
          <entry>Counter-timer Self-Synchronized Virtual Count register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cntv_ctl.xml">CNTV_CTL</a>
          </entry>
          <entry>Counter-timer Virtual Timer Control register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cntv_cval.xml">CNTV_CVAL</a>
          </entry>
          <entry>Counter-timer Virtual Timer CompareValue register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cntv_tval.xml">CNTV_TVAL</a>
          </entry>
          <entry>Counter-timer Virtual Timer TimerValue register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntfrq_el0.xml">CNTFRQ_EL0</a>
          </entry>
          <entry>Counter-timer Frequency Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cnthvs_ctl_el2.xml">CNTHVS_CTL_EL2</a>
          </entry>
          <entry>Counter-timer Secure Virtual Timer Control register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cnthvs_cval_el2.xml">CNTHVS_CVAL_EL2</a>
          </entry>
          <entry>Counter-timer Secure Virtual Timer CompareValue register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cnthvs_tval_el2.xml">CNTHVS_TVAL_EL2</a>
          </entry>
          <entry>Counter-timer Secure Virtual Timer TimerValue register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cnthv_ctl_el2.xml">CNTHV_CTL_EL2</a>
          </entry>
          <entry>Counter-timer Virtual Timer Control register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cnthv_cval_el2.xml">CNTHV_CVAL_EL2</a>
          </entry>
          <entry>Counter-timer Virtual Timer CompareValue register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cnthv_tval_el2.xml">CNTHV_TVAL_EL2</a>
          </entry>
          <entry>Counter-timer Virtual Timer TimerValue Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntkctl_el1.xml">CNTKCTL_EL1</a>
          </entry>
          <entry>Counter-timer Kernel Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntpctss_el0.xml">CNTPCTSS_EL0</a>
          </entry>
          <entry>Counter-timer Self-Synchronized Physical Count Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntpct_el0.xml">CNTPCT_EL0</a>
          </entry>
          <entry>Counter-timer Physical Count Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntpoff_el2.xml">CNTPOFF_EL2</a>
          </entry>
          <entry>Counter-timer Physical Offset Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntps_ctl_el1.xml">CNTPS_CTL_EL1</a>
          </entry>
          <entry>Counter-timer Physical Secure Timer Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntps_cval_el1.xml">CNTPS_CVAL_EL1</a>
          </entry>
          <entry>Counter-timer Physical Secure Timer CompareValue Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntps_tval_el1.xml">CNTPS_TVAL_EL1</a>
          </entry>
          <entry>Counter-timer Physical Secure Timer TimerValue register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntp_ctl_el0.xml">CNTP_CTL_EL0</a>
          </entry>
          <entry>Counter-timer Physical Timer Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntp_cval_el0.xml">CNTP_CVAL_EL0</a>
          </entry>
          <entry>Counter-timer Physical Timer CompareValue Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntp_tval_el0.xml">CNTP_TVAL_EL0</a>
          </entry>
          <entry>Counter-timer Physical Timer TimerValue Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntvctss_el0.xml">CNTVCTSS_EL0</a>
          </entry>
          <entry>Counter-timer Self-Synchronized Virtual Count Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntvct_el0.xml">CNTVCT_EL0</a>
          </entry>
          <entry>Counter-timer Virtual Count Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntv_ctl_el0.xml">CNTV_CTL_EL0</a>
          </entry>
          <entry>Counter-timer Virtual Timer Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntv_cval_el0.xml">CNTV_CVAL_EL0</a>
          </entry>
          <entry>Counter-timer Virtual Timer CompareValue Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntv_tval_el0.xml">CNTV_TVAL_EL0</a>
          </entry>
          <entry>Counter-timer Virtual Timer TimerValue Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntacrn.xml">CNTACR&lt;n&gt;</a>
          </entry>
          <entry>Counter-timer Access Control Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntcr.xml">CNTCR</a>
          </entry>
          <entry>Counter Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntcv.xml">CNTCV</a>
          </entry>
          <entry>Counter Count Value register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntel0acr.xml">CNTEL0ACR</a>
          </entry>
          <entry>Counter-timer EL0 Access Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntfid0.xml">CNTFID0</a>
          </entry>
          <entry>Counter Frequency ID</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntfidn.xml">CNTFID&lt;n&gt;</a>
          </entry>
          <entry>Counter Frequency IDs, n &gt; 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntfrq.xml">CNTFRQ</a>
          </entry>
          <entry>Counter-timer Frequency</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntid.xml">CNTID</a>
          </entry>
          <entry>Counter Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntnsar.xml">CNTNSAR</a>
          </entry>
          <entry>Counter-timer Non-secure Access Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntpct.xml">CNTPCT</a>
          </entry>
          <entry>Counter-timer Physical Count</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntp_ctl.xml">CNTP_CTL</a>
          </entry>
          <entry>Counter-timer Physical Timer Control</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntp_cval.xml">CNTP_CVAL</a>
          </entry>
          <entry>Counter-timer Physical Timer CompareValue</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntp_tval.xml">CNTP_TVAL</a>
          </entry>
          <entry>Counter-timer Physical Timer TimerValue</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntscr.xml">CNTSCR</a>
          </entry>
          <entry>Counter Scale Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntsr.xml">CNTSR</a>
          </entry>
          <entry>Counter Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cnttidr.xml">CNTTIDR</a>
          </entry>
          <entry>Counter-timer Timer ID Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntvct.xml">CNTVCT</a>
          </entry>
          <entry>Counter-timer Virtual Count</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntvoff.xml">CNTVOFF</a>
          </entry>
          <entry>Counter-timer Virtual Offset</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntvoffn.xml">CNTVOFF&lt;n&gt;</a>
          </entry>
          <entry>Counter-timer Virtual Offsets</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntv_ctl.xml">CNTV_CTL</a>
          </entry>
          <entry>Counter-timer Virtual Timer Control</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntv_cval.xml">CNTV_CVAL</a>
          </entry>
          <entry>Counter-timer Virtual Timer CompareValue</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cntv_tval.xml">CNTV_TVAL</a>
          </entry>
          <entry>Counter-timer Virtual Timer TimerValue</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-counteridn.xml">CounterID&lt;n&gt;</a>
          </entry>
          <entry>Counter ID registers</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Debug" type="Debug">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgauthstatus.xml">DBGAUTHSTATUS</a>
          </entry>
          <entry>Debug Authentication Status register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgbcrn.xml">DBGBCR&lt;n&gt;</a>
          </entry>
          <entry>Debug Breakpoint Control Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgbvrn.xml">DBGBVR&lt;n&gt;</a>
          </entry>
          <entry>Debug Breakpoint Value Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgbxvrn.xml">DBGBXVR&lt;n&gt;</a>
          </entry>
          <entry>Debug Breakpoint Extended Value Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgclaimclr.xml">DBGCLAIMCLR</a>
          </entry>
          <entry>Debug CLAIM Tag Clear register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgclaimset.xml">DBGCLAIMSET</a>
          </entry>
          <entry>Debug CLAIM Tag Set register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgdccint.xml">DBGDCCINT</a>
          </entry>
          <entry>DCC Interrupt Enable Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgdevid.xml">DBGDEVID</a>
          </entry>
          <entry>Debug Device ID register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgdevid1.xml">DBGDEVID1</a>
          </entry>
          <entry>Debug Device ID register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgdevid2.xml">DBGDEVID2</a>
          </entry>
          <entry>Debug Device ID register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgdidr.xml">DBGDIDR</a>
          </entry>
          <entry>Debug ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgdrar.xml">DBGDRAR</a>
          </entry>
          <entry>Debug ROM Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgdsar.xml">DBGDSAR</a>
          </entry>
          <entry>Debug Self Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgdscrext.xml">DBGDSCRext</a>
          </entry>
          <entry>Debug Status and Control Register, External View</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgdscrint.xml">DBGDSCRint</a>
          </entry>
          <entry>Debug Status and Control Register, Internal View</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgdtrrxext.xml">DBGDTRRXext</a>
          </entry>
          <entry>Debug OS Lock Data Transfer Register, Receive, External View</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgdtrrxint.xml">DBGDTRRXint</a>
          </entry>
          <entry>Debug Data Transfer Register, Receive</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgdtrtxext.xml">DBGDTRTXext</a>
          </entry>
          <entry>Debug OS Lock Data Transfer Register, Transmit</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgdtrtxint.xml">DBGDTRTXint</a>
          </entry>
          <entry>Debug Data Transfer Register, Transmit</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgosdlr.xml">DBGOSDLR</a>
          </entry>
          <entry>Debug OS Double Lock Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgoseccr.xml">DBGOSECCR</a>
          </entry>
          <entry>Debug OS Lock Exception Catch Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgoslar.xml">DBGOSLAR</a>
          </entry>
          <entry>Debug OS Lock Access Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgoslsr.xml">DBGOSLSR</a>
          </entry>
          <entry>Debug OS Lock Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgprcr.xml">DBGPRCR</a>
          </entry>
          <entry>Debug Power Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgvcr.xml">DBGVCR</a>
          </entry>
          <entry>Debug Vector Catch Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgwcrn.xml">DBGWCR&lt;n&gt;</a>
          </entry>
          <entry>Debug Watchpoint Control Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgwfar.xml">DBGWFAR</a>
          </entry>
          <entry>Debug Watchpoint Fault Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-dbgwvrn.xml">DBGWVR&lt;n&gt;</a>
          </entry>
          <entry>Debug Watchpoint Value Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-trfcr.xml">TRFCR</a>
          </entry>
          <entry>Trace Filter Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dbgauthstatus_el1.xml">DBGAUTHSTATUS_EL1</a>
          </entry>
          <entry>Debug Authentication Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dbgbcrn_el1.xml">DBGBCR&lt;n&gt;_EL1</a>
          </entry>
          <entry>Debug Breakpoint Control Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dbgbvrn_el1.xml">DBGBVR&lt;n&gt;_EL1</a>
          </entry>
          <entry>Debug Breakpoint Value Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dbgclaimclr_el1.xml">DBGCLAIMCLR_EL1</a>
          </entry>
          <entry>Debug CLAIM Tag Clear Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dbgclaimset_el1.xml">DBGCLAIMSET_EL1</a>
          </entry>
          <entry>Debug CLAIM Tag Set Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dbgdtrrx_el0.xml">DBGDTRRX_EL0</a>
          </entry>
          <entry>Debug Data Transfer Register, Receive</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dbgdtrtx_el0.xml">DBGDTRTX_EL0</a>
          </entry>
          <entry>Debug Data Transfer Register, Transmit</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dbgdtr_el0.xml">DBGDTR_EL0</a>
          </entry>
          <entry>Debug Data Transfer Register, half-duplex</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dbgprcr_el1.xml">DBGPRCR_EL1</a>
          </entry>
          <entry>Debug Power Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dbgvcr32_el2.xml">DBGVCR32_EL2</a>
          </entry>
          <entry>Debug Vector Catch Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dbgwcrn_el1.xml">DBGWCR&lt;n&gt;_EL1</a>
          </entry>
          <entry>Debug Watchpoint Control Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dbgwvrn_el1.xml">DBGWVR&lt;n&gt;_EL1</a>
          </entry>
          <entry>Debug Watchpoint Value Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dlr_el0.xml">DLR_EL0</a>
          </entry>
          <entry>Debug Link Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-dspsr_el0.xml">DSPSR_EL0</a>
          </entry>
          <entry>Debug Saved Program Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mdccint_el1.xml">MDCCINT_EL1</a>
          </entry>
          <entry>Monitor DCC Interrupt Enable Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mdccsr_el0.xml">MDCCSR_EL0</a>
          </entry>
          <entry>Monitor DCC Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mdrar_el1.xml">MDRAR_EL1</a>
          </entry>
          <entry>Monitor Debug ROM Address Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mdscr_el1.xml">MDSCR_EL1</a>
          </entry>
          <entry>Monitor Debug System Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-osdlr_el1.xml">OSDLR_EL1</a>
          </entry>
          <entry>OS Double Lock Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-osdtrrx_el1.xml">OSDTRRX_EL1</a>
          </entry>
          <entry>OS Lock Data Transfer Register, Receive</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-osdtrtx_el1.xml">OSDTRTX_EL1</a>
          </entry>
          <entry>OS Lock Data Transfer Register, Transmit</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-oseccr_el1.xml">OSECCR_EL1</a>
          </entry>
          <entry>OS Lock Exception Catch Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-oslar_el1.xml">OSLAR_EL1</a>
          </entry>
          <entry>OS Lock Access Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-oslsr_el1.xml">OSLSR_EL1</a>
          </entry>
          <entry>OS Lock Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trfcr_el1.xml">TRFCR_EL1</a>
          </entry>
          <entry>Trace Filter Control Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trfcr_el2.xml">TRFCR_EL2</a>
          </entry>
          <entry>Trace Filter Control Register (EL2)</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-dbgauthstatus_el1.xml">DBGAUTHSTATUS_EL1</a>
          </entry>
          <entry>Debug Authentication Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-dbgbcrn_el1.xml">DBGBCR&lt;n&gt;_EL1</a>
          </entry>
          <entry>Debug Breakpoint Control Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-dbgbvrn_el1.xml">DBGBVR&lt;n&gt;_EL1</a>
          </entry>
          <entry>Debug Breakpoint Value Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-dbgclaimclr_el1.xml">DBGCLAIMCLR_EL1</a>
          </entry>
          <entry>Debug CLAIM Tag Clear Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-dbgclaimset_el1.xml">DBGCLAIMSET_EL1</a>
          </entry>
          <entry>Debug CLAIM Tag Set Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-dbgdtrrx_el0.xml">DBGDTRRX_EL0</a>
          </entry>
          <entry>Debug Data Transfer Register, Receive</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-dbgdtrtx_el0.xml">DBGDTRTX_EL0</a>
          </entry>
          <entry>Debug Data Transfer Register, Transmit</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-dbgwcrn_el1.xml">DBGWCR&lt;n&gt;_EL1</a>
          </entry>
          <entry>Debug Watchpoint Control Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-dbgwvrn_el1.xml">DBGWVR&lt;n&gt;_EL1</a>
          </entry>
          <entry>Debug Watchpoint Value Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edacr.xml">EDACR</a>
          </entry>
          <entry>External Debug Auxiliary Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edcidr0.xml">EDCIDR0</a>
          </entry>
          <entry>External Debug Component Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edcidr1.xml">EDCIDR1</a>
          </entry>
          <entry>External Debug Component Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edcidr2.xml">EDCIDR2</a>
          </entry>
          <entry>External Debug Component Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edcidr3.xml">EDCIDR3</a>
          </entry>
          <entry>External Debug Component Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edcidsr.xml">EDCIDSR</a>
          </entry>
          <entry>External Debug Context ID Sample Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-eddevaff0.xml">EDDEVAFF0</a>
          </entry>
          <entry>External Debug Device Affinity register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-eddevaff1.xml">EDDEVAFF1</a>
          </entry>
          <entry>External Debug Device Affinity register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-eddevarch.xml">EDDEVARCH</a>
          </entry>
          <entry>External Debug Device Architecture Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-eddevid.xml">EDDEVID</a>
          </entry>
          <entry>External Debug Device ID register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-eddevid1.xml">EDDEVID1</a>
          </entry>
          <entry>External Debug Device ID Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-eddevid2.xml">EDDEVID2</a>
          </entry>
          <entry>External Debug Device ID register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-eddevtype.xml">EDDEVTYPE</a>
          </entry>
          <entry>External Debug Device Type register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-eddfr1.xml">EDDFR1</a>
          </entry>
          <entry>External Debug Feature Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edeccr.xml">EDECCR</a>
          </entry>
          <entry>External Debug Exception Catch Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edecr.xml">EDECR</a>
          </entry>
          <entry>External Debug Execution Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edesr.xml">EDESR</a>
          </entry>
          <entry>External Debug Event Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edhsr.xml">EDHSR</a>
          </entry>
          <entry>External Debug Halting Syndrome Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-editctrl.xml">EDITCTRL</a>
          </entry>
          <entry>External Debug Integration mode Control register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-editr.xml">EDITR</a>
          </entry>
          <entry>External Debug Instruction Transfer Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edlar.xml">EDLAR</a>
          </entry>
          <entry>External Debug Lock Access Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edlsr.xml">EDLSR</a>
          </entry>
          <entry>External Debug Lock Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edpcsr.xml">EDPCSR</a>
          </entry>
          <entry>External Debug Program Counter Sample Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edpidr0.xml">EDPIDR0</a>
          </entry>
          <entry>External Debug Peripheral Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edpidr1.xml">EDPIDR1</a>
          </entry>
          <entry>External Debug Peripheral Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edpidr2.xml">EDPIDR2</a>
          </entry>
          <entry>External Debug Peripheral Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edpidr3.xml">EDPIDR3</a>
          </entry>
          <entry>External Debug Peripheral Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edpidr4.xml">EDPIDR4</a>
          </entry>
          <entry>External Debug Peripheral Identification Register 4</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edprcr.xml">EDPRCR</a>
          </entry>
          <entry>External Debug Power/Reset Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edprsr.xml">EDPRSR</a>
          </entry>
          <entry>External Debug Processor Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edrcr.xml">EDRCR</a>
          </entry>
          <entry>External Debug Reserve Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edscr.xml">EDSCR</a>
          </entry>
          <entry>External Debug Status and Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edscr2.xml">EDSCR2</a>
          </entry>
          <entry>External Debug Status and Control Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edvidsr.xml">EDVIDSR</a>
          </entry>
          <entry>External Debug Virtual Context Sample Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-edwar.xml">EDWAR</a>
          </entry>
          <entry>External Debug Watchpoint Address Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-oslar_el1.xml">OSLAR_EL1</a>
          </entry>
          <entry>OS Lock Access Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="CTI" type="CTI">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-asicctl.xml">ASICCTL</a>
          </entry>
          <entry>CTI External Multiplexer Control register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctiappclear.xml">CTIAPPCLEAR</a>
          </entry>
          <entry>CTI Application Trigger Clear register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctiapppulse.xml">CTIAPPPULSE</a>
          </entry>
          <entry>CTI Application Pulse register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctiappset.xml">CTIAPPSET</a>
          </entry>
          <entry>CTI Application Trigger Set register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctiauthstatus.xml">CTIAUTHSTATUS</a>
          </entry>
          <entry>CTI Authentication Status register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctichinstatus.xml">CTICHINSTATUS</a>
          </entry>
          <entry>CTI Channel In Status register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctichoutstatus.xml">CTICHOUTSTATUS</a>
          </entry>
          <entry>CTI Channel Out Status register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cticidr0.xml">CTICIDR0</a>
          </entry>
          <entry>CTI Component Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cticidr1.xml">CTICIDR1</a>
          </entry>
          <entry>CTI Component Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cticidr2.xml">CTICIDR2</a>
          </entry>
          <entry>CTI Component Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cticidr3.xml">CTICIDR3</a>
          </entry>
          <entry>CTI Component Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cticlaimclr.xml">CTICLAIMCLR</a>
          </entry>
          <entry>CTI CLAIM Tag Clear register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cticlaimset.xml">CTICLAIMSET</a>
          </entry>
          <entry>CTI CLAIM Tag Set register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-cticontrol.xml">CTICONTROL</a>
          </entry>
          <entry>CTI Control register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctidevaff0.xml">CTIDEVAFF0</a>
          </entry>
          <entry>CTI Device Affinity register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctidevaff1.xml">CTIDEVAFF1</a>
          </entry>
          <entry>CTI Device Affinity register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctidevarch.xml">CTIDEVARCH</a>
          </entry>
          <entry>CTI Device Architecture register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctidevctl.xml">CTIDEVCTL</a>
          </entry>
          <entry>CTI Device Control register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctidevid.xml">CTIDEVID</a>
          </entry>
          <entry>CTI Device ID register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctidevid1.xml">CTIDEVID1</a>
          </entry>
          <entry>CTI Device ID register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctidevid2.xml">CTIDEVID2</a>
          </entry>
          <entry>CTI Device ID register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctidevtype.xml">CTIDEVTYPE</a>
          </entry>
          <entry>CTI Device Type register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctigate.xml">CTIGATE</a>
          </entry>
          <entry>CTI Channel Gate Enable register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctiinenn.xml">CTIINEN&lt;n&gt;</a>
          </entry>
          <entry>CTI Input Trigger to Output Channel Enable registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctiintack.xml">CTIINTACK</a>
          </entry>
          <entry>CTI Output Trigger Acknowledge register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctiitctrl.xml">CTIITCTRL</a>
          </entry>
          <entry>CTI Integration mode Control register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctilar.xml">CTILAR</a>
          </entry>
          <entry>CTI Lock Access Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctilsr.xml">CTILSR</a>
          </entry>
          <entry>CTI Lock Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctioutenn.xml">CTIOUTEN&lt;n&gt;</a>
          </entry>
          <entry>CTI Input Channel to Output Trigger Enable registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctipidr0.xml">CTIPIDR0</a>
          </entry>
          <entry>CTI Peripheral Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctipidr1.xml">CTIPIDR1</a>
          </entry>
          <entry>CTI Peripheral Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctipidr2.xml">CTIPIDR2</a>
          </entry>
          <entry>CTI Peripheral Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctipidr3.xml">CTIPIDR3</a>
          </entry>
          <entry>CTI Peripheral Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctipidr4.xml">CTIPIDR4</a>
          </entry>
          <entry>CTI Peripheral Identification Register 4</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctitriginstatus.xml">CTITRIGINSTATUS</a>
          </entry>
          <entry>CTI Trigger In Status register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ctitrigoutstatus.xml">CTITRIGOUTSTATUS</a>
          </entry>
          <entry>CTI Trigger Out Status register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Virt" type="Virt">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats1hr.xml">ATS1HR</a>
          </entry>
          <entry>Address Translate Stage 1 Hyp mode Read</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ats1hw.xml">ATS1HW</a>
          </entry>
          <entry>Address Translate Stage 1 Hyp mode Write</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cnthctl.xml">CNTHCTL</a>
          </entry>
          <entry>Counter-timer Hyp Control register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cnthp_cval.xml">CNTHP_CVAL</a>
          </entry>
          <entry>Counter-timer Hyp Physical CompareValue register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cnthp_tval.xml">CNTHP_TVAL</a>
          </entry>
          <entry>Counter-timer Hyp Physical Timer TimerValue register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cntvoff.xml">CNTVOFF</a>
          </entry>
          <entry>Counter-timer Virtual Offset register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hacr.xml">HACR</a>
          </entry>
          <entry>Hyp Auxiliary Configuration Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hactlr.xml">HACTLR</a>
          </entry>
          <entry>Hyp Auxiliary Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hactlr2.xml">HACTLR2</a>
          </entry>
          <entry>Hyp Auxiliary Control Register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hadfsr.xml">HADFSR</a>
          </entry>
          <entry>Hyp Auxiliary Data Fault Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-haifsr.xml">HAIFSR</a>
          </entry>
          <entry>Hyp Auxiliary Instruction Fault Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hamair0.xml">HAMAIR0</a>
          </entry>
          <entry>Hyp Auxiliary Memory Attribute Indirection Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hamair1.xml">HAMAIR1</a>
          </entry>
          <entry>Hyp Auxiliary Memory Attribute Indirection Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hcptr.xml">HCPTR</a>
          </entry>
          <entry>Hyp Architectural Feature Trap Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hcr.xml">HCR</a>
          </entry>
          <entry>Hyp Configuration Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hcr2.xml">HCR2</a>
          </entry>
          <entry>Hyp Configuration Register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hdcr.xml">HDCR</a>
          </entry>
          <entry>Hyp Debug Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hdfar.xml">HDFAR</a>
          </entry>
          <entry>Hyp Data Fault Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hifar.xml">HIFAR</a>
          </entry>
          <entry>Hyp Instruction Fault Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hmair0.xml">HMAIR0</a>
          </entry>
          <entry>Hyp Memory Attribute Indirection Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hmair1.xml">HMAIR1</a>
          </entry>
          <entry>Hyp Memory Attribute Indirection Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hpfar.xml">HPFAR</a>
          </entry>
          <entry>Hyp IPA Fault Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hrmr.xml">HRMR</a>
          </entry>
          <entry>Hyp Reset Management Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hsctlr.xml">HSCTLR</a>
          </entry>
          <entry>Hyp System Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hsr.xml">HSR</a>
          </entry>
          <entry>Hyp Syndrome Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hstr.xml">HSTR</a>
          </entry>
          <entry>Hyp System Trap Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-htcr.xml">HTCR</a>
          </entry>
          <entry>Hyp Translation Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-htpidr.xml">HTPIDR</a>
          </entry>
          <entry>Hyp Software Thread ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-htrfcr.xml">HTRFCR</a>
          </entry>
          <entry>Hyp Trace Filter Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-httbr.xml">HTTBR</a>
          </entry>
          <entry>Hyp Translation Table Base Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-hvbar.xml">HVBAR</a>
          </entry>
          <entry>Hyp Vector Base Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_hsre.xml">ICC_HSRE</a>
          </entry>
          <entry>Interrupt Controller Hyp System Register Enable register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_ap0rn.xml">ICH_AP0R&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Controller Hyp Active Priorities Group 0 Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_ap1rn.xml">ICH_AP1R&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Controller Hyp Active Priorities Group 1 Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_eisr.xml">ICH_EISR</a>
          </entry>
          <entry>Interrupt Controller End of Interrupt Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_elrsr.xml">ICH_ELRSR</a>
          </entry>
          <entry>Interrupt Controller Empty List Register Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_hcr.xml">ICH_HCR</a>
          </entry>
          <entry>Interrupt Controller Hyp Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_lrn.xml">ICH_LR&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Controller List Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_lrcn.xml">ICH_LRC&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Controller List Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_misr.xml">ICH_MISR</a>
          </entry>
          <entry>Interrupt Controller Maintenance Interrupt State Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_vmcr.xml">ICH_VMCR</a>
          </entry>
          <entry>Interrupt Controller Virtual Machine Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_vtr.xml">ICH_VTR</a>
          </entry>
          <entry>Interrupt Controller VGIC Type Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiallh.xml">TLBIALLH</a>
          </entry>
          <entry>TLB Invalidate All, Hyp mode</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiallhis.xml">TLBIALLHIS</a>
          </entry>
          <entry>TLB Invalidate All, Hyp mode, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiipas2.xml">TLBIIPAS2</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiipas2is.xml">TLBIIPAS2IS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiipas2l.xml">TLBIIPAS2L</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbiipas2lis.xml">TLBIIPAS2LIS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvah.xml">TLBIMVAH</a>
          </entry>
          <entry>TLB Invalidate by VA, Hyp mode</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvahis.xml">TLBIMVAHIS</a>
          </entry>
          <entry>TLB Invalidate by VA, Hyp mode, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvalh.xml">TLBIMVALH</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, Hyp mode</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-tlbimvalhis.xml">TLBIMVALHIS</a>
          </entry>
          <entry>TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-vmpidr.xml">VMPIDR</a>
          </entry>
          <entry>Virtualization Multiprocessor ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-vpidr.xml">VPIDR</a>
          </entry>
          <entry>Virtualization Processor ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-vtcr.xml">VTCR</a>
          </entry>
          <entry>Virtualization Translation Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-vttbr.xml">VTTBR</a>
          </entry>
          <entry>Virtualization Translation Table Base Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-actlr_el2.xml">ACTLR_EL2</a>
          </entry>
          <entry>Auxiliary Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr0_el2.xml">AFSR0_EL2</a>
          </entry>
          <entry>Auxiliary Fault Status Register 0 (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr1_el2.xml">AFSR1_EL2</a>
          </entry>
          <entry>Auxiliary Fault Status Register 1 (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amair_el2.xml">AMAIR_EL2</a>
          </entry>
          <entry>Auxiliary Memory Attribute Indirection Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cnthctl_el2.xml">CNTHCTL_EL2</a>
          </entry>
          <entry>Counter-timer Hypervisor Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cnthps_ctl_el2.xml">CNTHPS_CTL_EL2</a>
          </entry>
          <entry>Counter-timer Secure Physical Timer Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cnthps_cval_el2.xml">CNTHPS_CVAL_EL2</a>
          </entry>
          <entry>Counter-timer Secure Physical Timer CompareValue Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cnthps_tval_el2.xml">CNTHPS_TVAL_EL2</a>
          </entry>
          <entry>Counter-timer Secure Physical Timer TimerValue Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cnthp_ctl_el2.xml">CNTHP_CTL_EL2</a>
          </entry>
          <entry>Counter-timer Hypervisor Physical Timer Control register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cnthp_cval_el2.xml">CNTHP_CVAL_EL2</a>
          </entry>
          <entry>Counter-timer Physical Timer CompareValue register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cnthp_tval_el2.xml">CNTHP_TVAL_EL2</a>
          </entry>
          <entry>Counter-timer Physical Timer TimerValue register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cntvoff_el2.xml">CNTVOFF_EL2</a>
          </entry>
          <entry>Counter-timer Virtual Offset Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cptr_el2.xml">CPTR_EL2</a>
          </entry>
          <entry>Architectural Feature Trap Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-esr_el2.xml">ESR_EL2</a>
          </entry>
          <entry>Exception Syndrome Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-far_el2.xml">FAR_EL2</a>
          </entry>
          <entry>Fault Address Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-hacr_el2.xml">HACR_EL2</a>
          </entry>
          <entry>Hypervisor Auxiliary Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-hcrx_el2.xml">HCRX_EL2</a>
          </entry>
          <entry>Extended Hypervisor Configuration Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-hcr_el2.xml">HCR_EL2</a>
          </entry>
          <entry>Hypervisor Configuration Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-hfgitr2_el2.xml">HFGITR2_EL2</a>
          </entry>
          <entry>Hypervisor Fine-Grained Instruction Trap Register 2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-hpfar_el2.xml">HPFAR_EL2</a>
          </entry>
          <entry>Hypervisor IPA Fault Address Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-hstr_el2.xml">HSTR_EL2</a>
          </entry>
          <entry>Hypervisor System Trap Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_sre_el2.xml">ICC_SRE_EL2</a>
          </entry>
          <entry>Interrupt Controller System Register Enable Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_ap0rn_el2.xml">ICH_AP0R&lt;n&gt;_EL2</a>
          </entry>
          <entry>Interrupt Controller Hyp Active Priorities Group 0 Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_ap1rn_el2.xml">ICH_AP1R&lt;n&gt;_EL2</a>
          </entry>
          <entry>Interrupt Controller Hyp Active Priorities Group 1 Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_eisr_el2.xml">ICH_EISR_EL2</a>
          </entry>
          <entry>Interrupt Controller End of Interrupt Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_elrsr_el2.xml">ICH_ELRSR_EL2</a>
          </entry>
          <entry>Interrupt Controller Empty List Register Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_hcr_el2.xml">ICH_HCR_EL2</a>
          </entry>
          <entry>Interrupt Controller Hyp Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_lrn_el2.xml">ICH_LR&lt;n&gt;_EL2</a>
          </entry>
          <entry>Interrupt Controller List Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_misr_el2.xml">ICH_MISR_EL2</a>
          </entry>
          <entry>Interrupt Controller Maintenance Interrupt State Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_vmcr_el2.xml">ICH_VMCR_EL2</a>
          </entry>
          <entry>Interrupt Controller Virtual Machine Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_vtr_el2.xml">ICH_VTR_EL2</a>
          </entry>
          <entry>Interrupt Controller VGIC Type Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mair_el2.xml">MAIR_EL2</a>
          </entry>
          <entry>Memory Attribute Indirection Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mdcr_el2.xml">MDCR_EL2</a>
          </entry>
          <entry>Monitor Debug Configuration Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-rmr_el2.xml">RMR_EL2</a>
          </entry>
          <entry>Reset Management Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-sctlr2_el2.xml">SCTLR2_EL2</a>
          </entry>
          <entry>System Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-sctlr_el2.xml">SCTLR_EL2</a>
          </entry>
          <entry>System Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tcr2_el2.xml">TCR2_EL2</a>
          </entry>
          <entry>Extended Translation Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tcr_el2.xml">TCR_EL2</a>
          </entry>
          <entry>Translation Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ipas2e1.xml">TLBI IPAS2E1, TLBI IPAS2E1NXS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ipas2e1is.xml">TLBI IPAS2E1IS, TLBI IPAS2E1ISNXS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ipas2e1os.xml">TLBI IPAS2E1OS, TLBI IPAS2E1OSNXS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ipas2le1.xml">TLBI IPAS2LE1, TLBI IPAS2LE1NXS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ipas2le1is.xml">TLBI IPAS2LE1IS, TLBI IPAS2LE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ipas2le1os.xml">TLBI IPAS2LE1OS, TLBI IPAS2LE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ripas2e1.xml">TLBI RIPAS2E1, TLBI RIPAS2E1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ripas2e1is.xml">TLBI RIPAS2E1IS, TLBI RIPAS2E1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ripas2e1os.xml">TLBI RIPAS2E1OS, TLBI RIPAS2E1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ripas2le1.xml">TLBI RIPAS2LE1, TLBI RIPAS2LE1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ripas2le1is.xml">TLBI RIPAS2LE1IS, TLBI RIPAS2LE1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbi-ripas2le1os.xml">TLBI RIPAS2LE1OS, TLBI RIPAS2LE1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ipas2e1.xml">TLBIP IPAS2E1, TLBIP IPAS2E1NXS</a>
          </entry>
          <entry>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ipas2e1is.xml">TLBIP IPAS2E1IS, TLBIP IPAS2E1ISNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ipas2e1os.xml">TLBIP IPAS2E1OS, TLBIP IPAS2E1OSNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ipas2le1.xml">TLBIP IPAS2LE1, TLBIP IPAS2LE1NXS</a>
          </entry>
          <entry>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ipas2le1is.xml">TLBIP IPAS2LE1IS, TLBIP IPAS2LE1ISNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ipas2le1os.xml">TLBIP IPAS2LE1OS, TLBIP IPAS2LE1OSNXS</a>
          </entry>
          <entry>TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ripas2e1.xml">TLBIP RIPAS2E1, TLBIP RIPAS2E1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ripas2e1is.xml">TLBIP RIPAS2E1IS, TLBIP RIPAS2E1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ripas2e1os.xml">TLBIP RIPAS2E1OS, TLBIP RIPAS2E1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ripas2le1.xml">TLBIP RIPAS2LE1, TLBIP RIPAS2LE1NXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ripas2le1is.xml">TLBIP RIPAS2LE1IS, TLBIP RIPAS2LE1ISNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tlbip-ripas2le1os.xml">TLBIP RIPAS2LE1OS, TLBIP RIPAS2LE1OSNXS</a>
          </entry>
          <entry>TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-tpidr_el2.xml">TPIDR_EL2</a>
          </entry>
          <entry>EL2 Software Thread ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ttbr0_el2.xml">TTBR0_EL2</a>
          </entry>
          <entry>Translation Table Base Register 0 (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ttbr1_el2.xml">TTBR1_EL2</a>
          </entry>
          <entry>Translation Table Base Register 1 (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-vbar_el2.xml">VBAR_EL2</a>
          </entry>
          <entry>Vector Base Address Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-vmpidr_el2.xml">VMPIDR_EL2</a>
          </entry>
          <entry>Virtualization Multiprocessor ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-vpidr_el2.xml">VPIDR_EL2</a>
          </entry>
          <entry>Virtualization Processor ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-vtcr_el2.xml">VTCR_EL2</a>
          </entry>
          <entry>Virtualization Translation Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-vttbr_el2.xml">VTTBR_EL2</a>
          </entry>
          <entry>Virtualization Translation Table Base Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Secure" type="Secure">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_mctlr.xml">ICC_MCTLR</a>
          </entry>
          <entry>Interrupt Controller Monitor Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_msre.xml">ICC_MSRE</a>
          </entry>
          <entry>Interrupt Controller Monitor System Register Enable register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-mvbar.xml">MVBAR</a>
          </entry>
          <entry>Monitor Vector Base Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-nsacr.xml">NSACR</a>
          </entry>
          <entry>Non-Secure Access Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-scr.xml">SCR</a>
          </entry>
          <entry>Secure Configuration Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-sdcr.xml">SDCR</a>
          </entry>
          <entry>Secure Debug Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-sder.xml">SDER</a>
          </entry>
          <entry>Secure Debug Enable Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-actlr_el3.xml">ACTLR_EL3</a>
          </entry>
          <entry>Auxiliary Control Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr0_el3.xml">AFSR0_EL3</a>
          </entry>
          <entry>Auxiliary Fault Status Register 0 (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-afsr1_el3.xml">AFSR1_EL3</a>
          </entry>
          <entry>Auxiliary Fault Status Register 1 (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amair_el3.xml">AMAIR_EL3</a>
          </entry>
          <entry>Auxiliary Memory Attribute Indirection Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-cptr_el3.xml">CPTR_EL3</a>
          </entry>
          <entry>Architectural Feature Trap Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_ctlr_el3.xml">ICC_CTLR_EL3</a>
          </entry>
          <entry>Interrupt Controller Control Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_sre_el3.xml">ICC_SRE_EL3</a>
          </entry>
          <entry>Interrupt Controller System Register Enable Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mdcr_el3.xml">MDCR_EL3</a>
          </entry>
          <entry>Monitor Debug Configuration Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-scr_el3.xml">SCR_EL3</a>
          </entry>
          <entry>Secure Configuration Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-sder32_el3.xml">SDER32_EL3</a>
          </entry>
          <entry>AArch32 Secure Debug Enable Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-vbar_el3.xml">VBAR_EL3</a>
          </entry>
          <entry>Vector Base Address Register (EL3)</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Float" type="Float">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-fpexc.xml">FPEXC</a>
          </entry>
          <entry>Floating-Point Exception Control register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-fpscr.xml">FPSCR</a>
          </entry>
          <entry>Floating-Point Status and Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-fpsid.xml">FPSID</a>
          </entry>
          <entry>Floating-Point System ID register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-mvfr0.xml">MVFR0</a>
          </entry>
          <entry>Media and VFP Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-mvfr1.xml">MVFR1</a>
          </entry>
          <entry>Media and VFP Feature Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-mvfr2.xml">MVFR2</a>
          </entry>
          <entry>Media and VFP Feature Register 2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-fpcr.xml">FPCR</a>
          </entry>
          <entry>Floating-point Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-fpexc32_el2.xml">FPEXC32_EL2</a>
          </entry>
          <entry>Floating-Point Exception Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-fpsr.xml">FPSR</a>
          </entry>
          <entry>Floating-point Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mvfr0_el1.xml">MVFR0_EL1</a>
          </entry>
          <entry>AArch32 Media and VFP Feature Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mvfr1_el1.xml">MVFR1_EL1</a>
          </entry>
          <entry>AArch32 Media and VFP Feature Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mvfr2_el1.xml">MVFR2_EL1</a>
          </entry>
          <entry>AArch32 Media and VFP Feature Register 2</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Legacy" type="Legacy">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cp15dmb.xml">CP15DMB</a>
          </entry>
          <entry>Data Memory Barrier System instruction</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cp15dsb.xml">CP15DSB</a>
          </entry>
          <entry>Data Synchronization Barrier System instruction</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-cp15isb.xml">CP15ISB</a>
          </entry>
          <entry>Instruction Synchronization Barrier System instruction</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-fcseidr.xml">FCSEIDR</a>
          </entry>
          <entry>FCSE Process ID register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-jidr.xml">JIDR</a>
          </entry>
          <entry>Jazelle ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-jmcr.xml">JMCR</a>
          </entry>
          <entry>Jazelle Main Configuration Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-joscr.xml">JOSCR</a>
          </entry>
          <entry>Jazelle OS Control Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Trace" type="Trace">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcacatrn.xml">TRCACATR&lt;n&gt;</a>
          </entry>
          <entry>Address Comparator Access Type Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcacvrn.xml">TRCACVR&lt;n&gt;</a>
          </entry>
          <entry>Address Comparator Value Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcauxctlr.xml">TRCAUXCTLR</a>
          </entry>
          <entry>Auxiliary Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcbbctlr.xml">TRCBBCTLR</a>
          </entry>
          <entry>Branch Broadcast Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcccctlr.xml">TRCCCCTLR</a>
          </entry>
          <entry>Cycle Count Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trccidcctlr0.xml">TRCCIDCCTLR0</a>
          </entry>
          <entry>Context Identifier Comparator Control Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trccidcctlr1.xml">TRCCIDCCTLR1</a>
          </entry>
          <entry>Context Identifier Comparator Control Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trccidcvrn.xml">TRCCIDCVR&lt;n&gt;</a>
          </entry>
          <entry>Context Identifier Comparator Value Registers &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcclaimclr.xml">TRCCLAIMCLR</a>
          </entry>
          <entry>Claim Tag Clear Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcclaimset.xml">TRCCLAIMSET</a>
          </entry>
          <entry>Claim Tag Set Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trccntctlrn.xml">TRCCNTCTLR&lt;n&gt;</a>
          </entry>
          <entry>Counter Control Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trccntrldvrn.xml">TRCCNTRLDVR&lt;n&gt;</a>
          </entry>
          <entry>Counter Reload Value Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trccntvrn.xml">TRCCNTVR&lt;n&gt;</a>
          </entry>
          <entry>Counter Value Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcconfigr.xml">TRCCONFIGR</a>
          </entry>
          <entry>Trace Configuration Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trceventctl0r.xml">TRCEVENTCTL0R</a>
          </entry>
          <entry>Event Control 0 Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trceventctl1r.xml">TRCEVENTCTL1R</a>
          </entry>
          <entry>Event Control 1 Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcextinselrn.xml">TRCEXTINSELR&lt;n&gt;</a>
          </entry>
          <entry>External Input Select Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr0.xml">TRCIDR0</a>
          </entry>
          <entry>ID Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr1.xml">TRCIDR1</a>
          </entry>
          <entry>ID Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr10.xml">TRCIDR10</a>
          </entry>
          <entry>ID Register 10</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr11.xml">TRCIDR11</a>
          </entry>
          <entry>ID Register 11</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr12.xml">TRCIDR12</a>
          </entry>
          <entry>ID Register 12</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr13.xml">TRCIDR13</a>
          </entry>
          <entry>ID Register 13</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr2.xml">TRCIDR2</a>
          </entry>
          <entry>ID Register 2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr3.xml">TRCIDR3</a>
          </entry>
          <entry>ID Register 3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr4.xml">TRCIDR4</a>
          </entry>
          <entry>ID Register 4</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr5.xml">TRCIDR5</a>
          </entry>
          <entry>ID Register 5</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr6.xml">TRCIDR6</a>
          </entry>
          <entry>ID Register 6</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr7.xml">TRCIDR7</a>
          </entry>
          <entry>ID Register 7</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr8.xml">TRCIDR8</a>
          </entry>
          <entry>ID Register 8</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcidr9.xml">TRCIDR9</a>
          </entry>
          <entry>ID Register 9</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcimspec0.xml">TRCIMSPEC0</a>
          </entry>
          <entry>IMP DEF Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcimspecn.xml">TRCIMSPEC&lt;n&gt;</a>
          </entry>
          <entry>IMP DEF Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcitecr_el1.xml">TRCITECR_EL1</a>
          </entry>
          <entry>Instrumentation Trace Control Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcitecr_el2.xml">TRCITECR_EL2</a>
          </entry>
          <entry>Instrumentation Trace Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trciteedcr.xml">TRCITEEDCR</a>
          </entry>
          <entry>Instrumentation Trace Extension External Debug Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcprgctlr.xml">TRCPRGCTLR</a>
          </entry>
          <entry>Programming Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcqctlr.xml">TRCQCTLR</a>
          </entry>
          <entry>Q Element Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcrsctlrn.xml">TRCRSCTLR&lt;n&gt;</a>
          </entry>
          <entry>Resource Selection Control Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcrsr.xml">TRCRSR</a>
          </entry>
          <entry>Resources Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcseqevrn.xml">TRCSEQEVR&lt;n&gt;</a>
          </entry>
          <entry>Sequencer State Transition Control Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcseqrstevr.xml">TRCSEQRSTEVR</a>
          </entry>
          <entry>Sequencer Reset Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcseqstr.xml">TRCSEQSTR</a>
          </entry>
          <entry>Sequencer State Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcssccrn.xml">TRCSSCCR&lt;n&gt;</a>
          </entry>
          <entry>Single-shot Comparator Control Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcsscsrn.xml">TRCSSCSR&lt;n&gt;</a>
          </entry>
          <entry>Single-shot Comparator Control Status Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcsspcicrn.xml">TRCSSPCICR&lt;n&gt;</a>
          </entry>
          <entry>Single-shot Processing Element Comparator Input Control Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcstallctlr.xml">TRCSTALLCTLR</a>
          </entry>
          <entry>Stall Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcstatr.xml">TRCSTATR</a>
          </entry>
          <entry>Trace Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcsyncpr.xml">TRCSYNCPR</a>
          </entry>
          <entry>Synchronization Period Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trctraceidr.xml">TRCTRACEIDR</a>
          </entry>
          <entry>Trace ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trctsctlr.xml">TRCTSCTLR</a>
          </entry>
          <entry>Timestamp Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcvictlr.xml">TRCVICTLR</a>
          </entry>
          <entry>ViewInst Main Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcviiectlr.xml">TRCVIIECTLR</a>
          </entry>
          <entry>ViewInst Include/Exclude Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcvipcssctlr.xml">TRCVIPCSSCTLR</a>
          </entry>
          <entry>ViewInst Start/Stop PE Comparator Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcvissctlr.xml">TRCVISSCTLR</a>
          </entry>
          <entry>ViewInst Start/Stop Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcvmidcctlr0.xml">TRCVMIDCCTLR0</a>
          </entry>
          <entry>Virtual Context Identifier Comparator Control Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcvmidcctlr1.xml">TRCVMIDCCTLR1</a>
          </entry>
          <entry>Virtual Context Identifier Comparator Control Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcvmidcvrn.xml">TRCVMIDCVR&lt;n&gt;</a>
          </entry>
          <entry>Virtual Context Identifier Comparator Value Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcacatrn.xml">TRCACATR&lt;n&gt;</a>
          </entry>
          <entry>Address Comparator Access Type Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcacvrn.xml">TRCACVR&lt;n&gt;</a>
          </entry>
          <entry>Address Comparator Value Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcauxctlr.xml">TRCAUXCTLR</a>
          </entry>
          <entry>Auxiliary Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcbbctlr.xml">TRCBBCTLR</a>
          </entry>
          <entry>Branch Broadcast Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcccctlr.xml">TRCCCCTLR</a>
          </entry>
          <entry>Cycle Count Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trccidcctlr0.xml">TRCCIDCCTLR0</a>
          </entry>
          <entry>Context Identifier Comparator Control Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trccidcctlr1.xml">TRCCIDCCTLR1</a>
          </entry>
          <entry>Context Identifier Comparator Control Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trccidcvrn.xml">TRCCIDCVR&lt;n&gt;</a>
          </entry>
          <entry>Context Identifier Comparator Value Registers &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcclaimclr.xml">TRCCLAIMCLR</a>
          </entry>
          <entry>Claim Tag Clear Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcclaimset.xml">TRCCLAIMSET</a>
          </entry>
          <entry>Claim Tag Set Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trccntctlrn.xml">TRCCNTCTLR&lt;n&gt;</a>
          </entry>
          <entry>Counter Control Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trccntrldvrn.xml">TRCCNTRLDVR&lt;n&gt;</a>
          </entry>
          <entry>Counter Reload Value Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trccntvrn.xml">TRCCNTVR&lt;n&gt;</a>
          </entry>
          <entry>Counter Value Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcconfigr.xml">TRCCONFIGR</a>
          </entry>
          <entry>Trace Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trceventctl0r.xml">TRCEVENTCTL0R</a>
          </entry>
          <entry>Event Control 0 Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trceventctl1r.xml">TRCEVENTCTL1R</a>
          </entry>
          <entry>Event Control 1 Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcextinselrn.xml">TRCEXTINSELR&lt;n&gt;</a>
          </entry>
          <entry>External Input Select Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr0.xml">TRCIDR0</a>
          </entry>
          <entry>ID Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr1.xml">TRCIDR1</a>
          </entry>
          <entry>ID Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr10.xml">TRCIDR10</a>
          </entry>
          <entry>ID Register 10</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr11.xml">TRCIDR11</a>
          </entry>
          <entry>ID Register 11</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr12.xml">TRCIDR12</a>
          </entry>
          <entry>ID Register 12</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr13.xml">TRCIDR13</a>
          </entry>
          <entry>ID Register 13</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr2.xml">TRCIDR2</a>
          </entry>
          <entry>ID Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr3.xml">TRCIDR3</a>
          </entry>
          <entry>ID Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr4.xml">TRCIDR4</a>
          </entry>
          <entry>ID Register 4</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr5.xml">TRCIDR5</a>
          </entry>
          <entry>ID Register 5</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr6.xml">TRCIDR6</a>
          </entry>
          <entry>ID Register 6</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr7.xml">TRCIDR7</a>
          </entry>
          <entry>ID Register 7</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr8.xml">TRCIDR8</a>
          </entry>
          <entry>ID Register 8</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcidr9.xml">TRCIDR9</a>
          </entry>
          <entry>ID Register 9</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcimspec0.xml">TRCIMSPEC0</a>
          </entry>
          <entry>IMP DEF Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcimspecn.xml">TRCIMSPEC&lt;n&gt;</a>
          </entry>
          <entry>IMP DEF Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trciteedcr.xml">TRCITEEDCR</a>
          </entry>
          <entry>Instrumentation Trace Extension External Debug Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcprgctlr.xml">TRCPRGCTLR</a>
          </entry>
          <entry>Programming Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcqctlr.xml">TRCQCTLR</a>
          </entry>
          <entry>Q Element Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcrsctlrn.xml">TRCRSCTLR&lt;n&gt;</a>
          </entry>
          <entry>Resource Selection Control Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcrsr.xml">TRCRSR</a>
          </entry>
          <entry>Resources Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcseqevrn.xml">TRCSEQEVR&lt;n&gt;</a>
          </entry>
          <entry>Sequencer State Transition Control Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcseqrstevr.xml">TRCSEQRSTEVR</a>
          </entry>
          <entry>Sequencer Reset Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcseqstr.xml">TRCSEQSTR</a>
          </entry>
          <entry>Sequencer State Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcssccrn.xml">TRCSSCCR&lt;n&gt;</a>
          </entry>
          <entry>Single-shot Comparator Control Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcsscsrn.xml">TRCSSCSR&lt;n&gt;</a>
          </entry>
          <entry>Single-shot Comparator Control Status Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcsspcicrn.xml">TRCSSPCICR&lt;n&gt;</a>
          </entry>
          <entry>Single-shot Processing Element Comparator Input Control Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcstallctlr.xml">TRCSTALLCTLR</a>
          </entry>
          <entry>Stall Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcstatr.xml">TRCSTATR</a>
          </entry>
          <entry>Trace Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcsyncpr.xml">TRCSYNCPR</a>
          </entry>
          <entry>Synchronization Period Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trctraceidr.xml">TRCTRACEIDR</a>
          </entry>
          <entry>Trace ID Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trctsctlr.xml">TRCTSCTLR</a>
          </entry>
          <entry>Timestamp Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcvictlr.xml">TRCVICTLR</a>
          </entry>
          <entry>ViewInst Main Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcviiectlr.xml">TRCVIIECTLR</a>
          </entry>
          <entry>ViewInst Include/Exclude Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcvipcssctlr.xml">TRCVIPCSSCTLR</a>
          </entry>
          <entry>ViewInst Start/Stop PE Comparator Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcvissctlr.xml">TRCVISSCTLR</a>
          </entry>
          <entry>ViewInst Start/Stop Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcvmidcctlr0.xml">TRCVMIDCCTLR0</a>
          </entry>
          <entry>Virtual Context Identifier Comparator Control Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcvmidcctlr1.xml">TRCVMIDCCTLR1</a>
          </entry>
          <entry>Virtual Context Identifier Comparator Control Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcvmidcvrn.xml">TRCVMIDCVR&lt;n&gt;</a>
          </entry>
          <entry>Virtual Context Identifier Comparator Value Register &lt;n&gt;</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Tracemanagement" type="Trace management">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcauthstatus.xml">TRCAUTHSTATUS</a>
          </entry>
          <entry>Authentication Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcdevarch.xml">TRCDEVARCH</a>
          </entry>
          <entry>Device Architecture Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcdevid.xml">TRCDEVID</a>
          </entry>
          <entry>Device Configuration Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trcoslsr.xml">TRCOSLSR</a>
          </entry>
          <entry>Trace OS Lock Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcauthstatus.xml">TRCAUTHSTATUS</a>
          </entry>
          <entry>Authentication Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trccidr0.xml">TRCCIDR0</a>
          </entry>
          <entry>Component Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trccidr1.xml">TRCCIDR1</a>
          </entry>
          <entry>Component Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trccidr2.xml">TRCCIDR2</a>
          </entry>
          <entry>Component Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trccidr3.xml">TRCCIDR3</a>
          </entry>
          <entry>Component Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcdevaff.xml">TRCDEVAFF</a>
          </entry>
          <entry>Device Affinity Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcdevarch.xml">TRCDEVARCH</a>
          </entry>
          <entry>Device Architecture Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcdevid.xml">TRCDEVID</a>
          </entry>
          <entry>Device Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcdevid1.xml">TRCDEVID1</a>
          </entry>
          <entry>Device Configuration Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcdevid2.xml">TRCDEVID2</a>
          </entry>
          <entry>Device Configuration Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcdevtype.xml">TRCDEVTYPE</a>
          </entry>
          <entry>Device Type Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcitctrl.xml">TRCITCTRL</a>
          </entry>
          <entry>Integration Mode Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trclar.xml">TRCLAR</a>
          </entry>
          <entry>Lock Access Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trclsr.xml">TRCLSR</a>
          </entry>
          <entry>Lock Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcoslsr.xml">TRCOSLSR</a>
          </entry>
          <entry>Trace OS Lock Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcpdcr.xml">TRCPDCR</a>
          </entry>
          <entry>PowerDown Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcpdsr.xml">TRCPDSR</a>
          </entry>
          <entry>PowerDown Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcpidr0.xml">TRCPIDR0</a>
          </entry>
          <entry>Peripheral Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcpidr1.xml">TRCPIDR1</a>
          </entry>
          <entry>Peripheral Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcpidr2.xml">TRCPIDR2</a>
          </entry>
          <entry>Peripheral Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcpidr3.xml">TRCPIDR3</a>
          </entry>
          <entry>Peripheral Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcpidr4.xml">TRCPIDR4</a>
          </entry>
          <entry>Peripheral Identification Register 4</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcpidr5.xml">TRCPIDR5</a>
          </entry>
          <entry>Peripheral Identification Register 5</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcpidr6.xml">TRCPIDR6</a>
          </entry>
          <entry>Peripheral Identification Register 6</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trcpidr7.xml">TRCPIDR7</a>
          </entry>
          <entry>Peripheral Identification Register 7</entry>
        </row>
      </tbody>
    </section>
    <section anchor="TRBE" type="TRBE">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trbbaser_el1.xml">TRBBASER_EL1</a>
          </entry>
          <entry>Trace Buffer Base Address Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trbidr_el1.xml">TRBIDR_EL1</a>
          </entry>
          <entry>Trace Buffer ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trblimitr_el1.xml">TRBLIMITR_EL1</a>
          </entry>
          <entry>Trace Buffer Limit Address Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trbmar_el1.xml">TRBMAR_EL1</a>
          </entry>
          <entry>Trace Buffer Memory Attribute Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trbmpam_el1.xml">TRBMPAM_EL1</a>
          </entry>
          <entry>Trace Buffer MPAM Configuration Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trbptr_el1.xml">TRBPTR_EL1</a>
          </entry>
          <entry>Trace Buffer Write Pointer Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trbsr_el1.xml">TRBSR_EL1</a>
          </entry>
          <entry>Trace Buffer Status/syndrome Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-trbtrg_el1.xml">TRBTRG_EL1</a>
          </entry>
          <entry>Trace Buffer Trigger Counter Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbauthstatus.xml">TRBAUTHSTATUS</a>
          </entry>
          <entry>Authentication Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbbaser_el1.xml">TRBBASER_EL1</a>
          </entry>
          <entry>Trace Buffer Base Address Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbcidr0.xml">TRBCIDR0</a>
          </entry>
          <entry>Component Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbcidr1.xml">TRBCIDR1</a>
          </entry>
          <entry>Component Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbcidr2.xml">TRBCIDR2</a>
          </entry>
          <entry>Component Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbcidr3.xml">TRBCIDR3</a>
          </entry>
          <entry>Component Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbcr.xml">TRBCR</a>
          </entry>
          <entry>Trace Buffer Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbdevaff.xml">TRBDEVAFF</a>
          </entry>
          <entry>Device Affinity Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbdevarch.xml">TRBDEVARCH</a>
          </entry>
          <entry>Trace Buffer Device Architecture Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbdevid.xml">TRBDEVID</a>
          </entry>
          <entry>Device Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbdevid1.xml">TRBDEVID1</a>
          </entry>
          <entry>Device Configuration Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbdevid2.xml">TRBDEVID2</a>
          </entry>
          <entry>Device Configuration Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbdevtype.xml">TRBDEVTYPE</a>
          </entry>
          <entry>Device Type Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbidr_el1.xml">TRBIDR_EL1</a>
          </entry>
          <entry>Trace Buffer ID Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbitctrl.xml">TRBITCTRL</a>
          </entry>
          <entry>Integration Mode Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trblar.xml">TRBLAR</a>
          </entry>
          <entry>Lock Access Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trblimitr_el1.xml">TRBLIMITR_EL1</a>
          </entry>
          <entry>Trace Buffer Limit Address Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trblsr.xml">TRBLSR</a>
          </entry>
          <entry>Lock Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbmar_el1.xml">TRBMAR_EL1</a>
          </entry>
          <entry>Trace Buffer Memory Attribute Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbmpam_el1.xml">TRBMPAM_EL1</a>
          </entry>
          <entry>Trace Buffer MPAM Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbpidr0.xml">TRBPIDR0</a>
          </entry>
          <entry>Peripheral Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbpidr1.xml">TRBPIDR1</a>
          </entry>
          <entry>Peripheral Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbpidr2.xml">TRBPIDR2</a>
          </entry>
          <entry>Peripheral Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbpidr3.xml">TRBPIDR3</a>
          </entry>
          <entry>Peripheral Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbpidr4.xml">TRBPIDR4</a>
          </entry>
          <entry>Peripheral Identification Register 4</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbpidr5.xml">TRBPIDR5</a>
          </entry>
          <entry>Peripheral Identification Register 5</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbpidr6.xml">TRBPIDR6</a>
          </entry>
          <entry>Peripheral Identification Register 6</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbpidr7.xml">TRBPIDR7</a>
          </entry>
          <entry>Peripheral Identification Register 7</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbptr_el1.xml">TRBPTR_EL1</a>
          </entry>
          <entry>Trace Buffer Write Pointer Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbsr_el1.xml">TRBSR_EL1</a>
          </entry>
          <entry>Trace Buffer Status/syndrome Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-trbtrg_el1.xml">TRBTRG_EL1</a>
          </entry>
          <entry>Trace Buffer Trigger Counter Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="GIC" type="GIC">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_ap0rn.xml">ICC_AP0R&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Controller Active Priorities Group 0 Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_ap1rn.xml">ICC_AP1R&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Controller Active Priorities Group 1 Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_asgi1r.xml">ICC_ASGI1R</a>
          </entry>
          <entry>Interrupt Controller Alias Software Generated Interrupt Group 1 Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_bpr0.xml">ICC_BPR0</a>
          </entry>
          <entry>Interrupt Controller Binary Point Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_bpr1.xml">ICC_BPR1</a>
          </entry>
          <entry>Interrupt Controller Binary Point Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_ctlr.xml">ICC_CTLR</a>
          </entry>
          <entry>Interrupt Controller Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_dir.xml">ICC_DIR</a>
          </entry>
          <entry>Interrupt Controller Deactivate Interrupt Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_eoir0.xml">ICC_EOIR0</a>
          </entry>
          <entry>Interrupt Controller End Of Interrupt Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_eoir1.xml">ICC_EOIR1</a>
          </entry>
          <entry>Interrupt Controller End Of Interrupt Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_hppir0.xml">ICC_HPPIR0</a>
          </entry>
          <entry>Interrupt Controller Highest Priority Pending Interrupt Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_hppir1.xml">ICC_HPPIR1</a>
          </entry>
          <entry>Interrupt Controller Highest Priority Pending Interrupt Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_hsre.xml">ICC_HSRE</a>
          </entry>
          <entry>Interrupt Controller Hyp System Register Enable register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_iar0.xml">ICC_IAR0</a>
          </entry>
          <entry>Interrupt Controller Interrupt Acknowledge Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_iar1.xml">ICC_IAR1</a>
          </entry>
          <entry>Interrupt Controller Interrupt Acknowledge Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_igrpen0.xml">ICC_IGRPEN0</a>
          </entry>
          <entry>Interrupt Controller Interrupt Group 0 Enable register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_igrpen1.xml">ICC_IGRPEN1</a>
          </entry>
          <entry>Interrupt Controller Interrupt Group 1 Enable register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_mctlr.xml">ICC_MCTLR</a>
          </entry>
          <entry>Interrupt Controller Monitor Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_mgrpen1.xml">ICC_MGRPEN1</a>
          </entry>
          <entry>Interrupt Controller Monitor Interrupt Group 1 Enable register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_msre.xml">ICC_MSRE</a>
          </entry>
          <entry>Interrupt Controller Monitor System Register Enable register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_pmr.xml">ICC_PMR</a>
          </entry>
          <entry>Interrupt Controller Interrupt Priority Mask Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_rpr.xml">ICC_RPR</a>
          </entry>
          <entry>Interrupt Controller Running Priority Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_sgi0r.xml">ICC_SGI0R</a>
          </entry>
          <entry>Interrupt Controller Software Generated Interrupt Group 0 Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_sgi1r.xml">ICC_SGI1R</a>
          </entry>
          <entry>Interrupt Controller Software Generated Interrupt Group 1 Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icc_sre.xml">ICC_SRE</a>
          </entry>
          <entry>Interrupt Controller System Register Enable register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_ap0rn.xml">ICH_AP0R&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Controller Hyp Active Priorities Group 0 Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_ap1rn.xml">ICH_AP1R&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Controller Hyp Active Priorities Group 1 Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_eisr.xml">ICH_EISR</a>
          </entry>
          <entry>Interrupt Controller End of Interrupt Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_elrsr.xml">ICH_ELRSR</a>
          </entry>
          <entry>Interrupt Controller Empty List Register Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_hcr.xml">ICH_HCR</a>
          </entry>
          <entry>Interrupt Controller Hyp Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_lrn.xml">ICH_LR&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Controller List Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_lrcn.xml">ICH_LRC&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Controller List Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_misr.xml">ICH_MISR</a>
          </entry>
          <entry>Interrupt Controller Maintenance Interrupt State Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_vmcr.xml">ICH_VMCR</a>
          </entry>
          <entry>Interrupt Controller Virtual Machine Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-ich_vtr.xml">ICH_VTR</a>
          </entry>
          <entry>Interrupt Controller VGIC Type Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_ap0rn.xml">ICV_AP0R&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Controller Virtual Active Priorities Group 0 Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_ap1rn.xml">ICV_AP1R&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Controller Virtual Active Priorities Group 1 Registers</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_bpr0.xml">ICV_BPR0</a>
          </entry>
          <entry>Interrupt Controller Virtual Binary Point Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_bpr1.xml">ICV_BPR1</a>
          </entry>
          <entry>Interrupt Controller Virtual Binary Point Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_ctlr.xml">ICV_CTLR</a>
          </entry>
          <entry>Interrupt Controller Virtual Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_dir.xml">ICV_DIR</a>
          </entry>
          <entry>Interrupt Controller Deactivate Virtual Interrupt Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_eoir0.xml">ICV_EOIR0</a>
          </entry>
          <entry>Interrupt Controller Virtual End Of Interrupt Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_eoir1.xml">ICV_EOIR1</a>
          </entry>
          <entry>Interrupt Controller Virtual End Of Interrupt Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_hppir0.xml">ICV_HPPIR0</a>
          </entry>
          <entry>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_hppir1.xml">ICV_HPPIR1</a>
          </entry>
          <entry>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_iar0.xml">ICV_IAR0</a>
          </entry>
          <entry>Interrupt Controller Virtual Interrupt Acknowledge Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_iar1.xml">ICV_IAR1</a>
          </entry>
          <entry>Interrupt Controller Virtual Interrupt Acknowledge Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_igrpen0.xml">ICV_IGRPEN0</a>
          </entry>
          <entry>Interrupt Controller Virtual Interrupt Group 0 Enable register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_igrpen1.xml">ICV_IGRPEN1</a>
          </entry>
          <entry>Interrupt Controller Virtual Interrupt Group 1 Enable register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_pmr.xml">ICV_PMR</a>
          </entry>
          <entry>Interrupt Controller Virtual Interrupt Priority Mask Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-icv_rpr.xml">ICV_RPR</a>
          </entry>
          <entry>Interrupt Controller Virtual Running Priority Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_ap0rn_el1.xml">ICC_AP0R&lt;n&gt;_EL1</a>
          </entry>
          <entry>Interrupt Controller Active Priorities Group 0 Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_ap1rn_el1.xml">ICC_AP1R&lt;n&gt;_EL1</a>
          </entry>
          <entry>Interrupt Controller Active Priorities Group 1 Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_asgi1r_el1.xml">ICC_ASGI1R_EL1</a>
          </entry>
          <entry>Interrupt Controller Alias Software Generated Interrupt Group 1 Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_bpr0_el1.xml">ICC_BPR0_EL1</a>
          </entry>
          <entry>Interrupt Controller Binary Point Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_bpr1_el1.xml">ICC_BPR1_EL1</a>
          </entry>
          <entry>Interrupt Controller Binary Point Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_ctlr_el1.xml">ICC_CTLR_EL1</a>
          </entry>
          <entry>Interrupt Controller Control Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_ctlr_el3.xml">ICC_CTLR_EL3</a>
          </entry>
          <entry>Interrupt Controller Control Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_dir_el1.xml">ICC_DIR_EL1</a>
          </entry>
          <entry>Interrupt Controller Deactivate Interrupt Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_eoir0_el1.xml">ICC_EOIR0_EL1</a>
          </entry>
          <entry>Interrupt Controller End Of Interrupt Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_eoir1_el1.xml">ICC_EOIR1_EL1</a>
          </entry>
          <entry>Interrupt Controller End Of Interrupt Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_hppir0_el1.xml">ICC_HPPIR0_EL1</a>
          </entry>
          <entry>Interrupt Controller Highest Priority Pending Interrupt Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_hppir1_el1.xml">ICC_HPPIR1_EL1</a>
          </entry>
          <entry>Interrupt Controller Highest Priority Pending Interrupt Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_iar0_el1.xml">ICC_IAR0_EL1</a>
          </entry>
          <entry>Interrupt Controller Interrupt Acknowledge Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_iar1_el1.xml">ICC_IAR1_EL1</a>
          </entry>
          <entry>Interrupt Controller Interrupt Acknowledge Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_igrpen0_el1.xml">ICC_IGRPEN0_EL1</a>
          </entry>
          <entry>Interrupt Controller Interrupt Group 0 Enable register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_igrpen1_el1.xml">ICC_IGRPEN1_EL1</a>
          </entry>
          <entry>Interrupt Controller Interrupt Group 1 Enable register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_igrpen1_el3.xml">ICC_IGRPEN1_EL3</a>
          </entry>
          <entry>Interrupt Controller Interrupt Group 1 Enable register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_nmiar1_el1.xml">ICC_NMIAR1_EL1</a>
          </entry>
          <entry>Interrupt Controller Non-maskable Interrupt Acknowledge Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_pmr_el1.xml">ICC_PMR_EL1</a>
          </entry>
          <entry>Interrupt Controller Interrupt Priority Mask Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_rpr_el1.xml">ICC_RPR_EL1</a>
          </entry>
          <entry>Interrupt Controller Running Priority Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_sgi0r_el1.xml">ICC_SGI0R_EL1</a>
          </entry>
          <entry>Interrupt Controller Software Generated Interrupt Group 0 Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_sgi1r_el1.xml">ICC_SGI1R_EL1</a>
          </entry>
          <entry>Interrupt Controller Software Generated Interrupt Group 1 Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_sre_el1.xml">ICC_SRE_EL1</a>
          </entry>
          <entry>Interrupt Controller System Register Enable Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_sre_el2.xml">ICC_SRE_EL2</a>
          </entry>
          <entry>Interrupt Controller System Register Enable Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icc_sre_el3.xml">ICC_SRE_EL3</a>
          </entry>
          <entry>Interrupt Controller System Register Enable Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_ap0rn_el2.xml">ICH_AP0R&lt;n&gt;_EL2</a>
          </entry>
          <entry>Interrupt Controller Hyp Active Priorities Group 0 Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_ap1rn_el2.xml">ICH_AP1R&lt;n&gt;_EL2</a>
          </entry>
          <entry>Interrupt Controller Hyp Active Priorities Group 1 Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_eisr_el2.xml">ICH_EISR_EL2</a>
          </entry>
          <entry>Interrupt Controller End of Interrupt Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_elrsr_el2.xml">ICH_ELRSR_EL2</a>
          </entry>
          <entry>Interrupt Controller Empty List Register Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_hcr_el2.xml">ICH_HCR_EL2</a>
          </entry>
          <entry>Interrupt Controller Hyp Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_lrn_el2.xml">ICH_LR&lt;n&gt;_EL2</a>
          </entry>
          <entry>Interrupt Controller List Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_misr_el2.xml">ICH_MISR_EL2</a>
          </entry>
          <entry>Interrupt Controller Maintenance Interrupt State Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_vmcr_el2.xml">ICH_VMCR_EL2</a>
          </entry>
          <entry>Interrupt Controller Virtual Machine Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-ich_vtr_el2.xml">ICH_VTR_EL2</a>
          </entry>
          <entry>Interrupt Controller VGIC Type Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_ap0rn_el1.xml">ICV_AP0R&lt;n&gt;_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Active Priorities Group 0 Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_ap1rn_el1.xml">ICV_AP1R&lt;n&gt;_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Active Priorities Group 1 Registers</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_bpr0_el1.xml">ICV_BPR0_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Binary Point Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_bpr1_el1.xml">ICV_BPR1_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Binary Point Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_ctlr_el1.xml">ICV_CTLR_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_dir_el1.xml">ICV_DIR_EL1</a>
          </entry>
          <entry>Interrupt Controller Deactivate Virtual Interrupt Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_eoir0_el1.xml">ICV_EOIR0_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual End Of Interrupt Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_eoir1_el1.xml">ICV_EOIR1_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual End Of Interrupt Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_hppir0_el1.xml">ICV_HPPIR0_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_hppir1_el1.xml">ICV_HPPIR1_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_iar0_el1.xml">ICV_IAR0_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Interrupt Acknowledge Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_iar1_el1.xml">ICV_IAR1_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Interrupt Acknowledge Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_igrpen0_el1.xml">ICV_IGRPEN0_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Interrupt Group 0 Enable register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_igrpen1_el1.xml">ICV_IGRPEN1_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Interrupt Group 1 Enable register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_nmiar1_el1.xml">ICV_NMIAR1_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Non-maskable Interrupt Acknowledge Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_pmr_el1.xml">ICV_PMR_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Interrupt Priority Mask Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-icv_rpr_el1.xml">ICV_RPR_EL1</a>
          </entry>
          <entry>Interrupt Controller Virtual Running Priority Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="GICD" type="GICD">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_clrspi_nsr.xml">GICD_CLRSPI_NSR</a>
          </entry>
          <entry>Clear Non-secure SPI Pending Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_clrspi_sr.xml">GICD_CLRSPI_SR</a>
          </entry>
          <entry>Clear Secure SPI Pending Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_cpendsgirn.xml">GICD_CPENDSGIR&lt;n&gt;</a>
          </entry>
          <entry>SGI Clear-Pending Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_ctlr.xml">GICD_CTLR</a>
          </entry>
          <entry>Distributor Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_icactivern.xml">GICD_ICACTIVER&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Clear-Active Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_icactiverne.xml">GICD_ICACTIVER&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Clear-Active Registers (extended SPI range)</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_icenablern.xml">GICD_ICENABLER&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Clear-Enable Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_icenablerne.xml">GICD_ICENABLER&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Clear-Enable Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_icfgrn.xml">GICD_ICFGR&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Configuration Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_icfgrne.xml">GICD_ICFGR&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Configuration Registers (Extended SPI Range)</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_icpendrn.xml">GICD_ICPENDR&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Clear-Pending Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_icpendrne.xml">GICD_ICPENDR&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Clear-Pending Registers (extended SPI range)</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_igrouprn.xml">GICD_IGROUPR&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Group Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_igrouprne.xml">GICD_IGROUPR&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Group Registers (extended SPI range)</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_igrpmodrn.xml">GICD_IGRPMODR&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Group Modifier Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_igrpmodrne.xml">GICD_IGRPMODR&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Group Modifier Registers (extended SPI range)</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_iidr.xml">GICD_IIDR</a>
          </entry>
          <entry>Distributor Implementer Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_inmirn.xml">GICD_INMIR&lt;n&gt;</a>
          </entry>
          <entry>Non-maskable Interrupt Registers, x = 0 to 31</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_inmirne.xml">GICD_INMIR&lt;n&gt;E</a>
          </entry>
          <entry>Non-maskable Interrupt Registers for Extended SPIs, x = 0 to 31</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_ipriorityrn.xml">GICD_IPRIORITYR&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Priority Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_ipriorityrne.xml">GICD_IPRIORITYR&lt;n&gt;E</a>
          </entry>
          <entry>Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC.</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_iroutern.xml">GICD_IROUTER&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Routing Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_irouterne.xml">GICD_IROUTER&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Routing Registers (Extended SPI Range)</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_isactivern.xml">GICD_ISACTIVER&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Set-Active Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_isactiverne.xml">GICD_ISACTIVER&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Set-Active Registers (extended SPI range)</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_isenablern.xml">GICD_ISENABLER&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Set-Enable Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_isenablerne.xml">GICD_ISENABLER&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Set-Enable Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_ispendrn.xml">GICD_ISPENDR&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Set-Pending Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_ispendrne.xml">GICD_ISPENDR&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Set-Pending Registers (extended SPI range)</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_itargetsrn.xml">GICD_ITARGETSR&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Processor Targets Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_nsacrn.xml">GICD_NSACR&lt;n&gt;</a>
          </entry>
          <entry>Non-secure Access Control Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_nsacrne.xml">GICD_NSACR&lt;n&gt;E</a>
          </entry>
          <entry>Non-secure Access Control Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_setspi_nsr.xml">GICD_SETSPI_NSR</a>
          </entry>
          <entry>Set Non-secure SPI Pending Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_setspi_sr.xml">GICD_SETSPI_SR</a>
          </entry>
          <entry>Set Secure SPI Pending Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_sgir.xml">GICD_SGIR</a>
          </entry>
          <entry>Software Generated Interrupt Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_spendsgirn.xml">GICD_SPENDSGIR&lt;n&gt;</a>
          </entry>
          <entry>SGI Set-Pending Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_statusr.xml">GICD_STATUSR</a>
          </entry>
          <entry>Error Reporting Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_typer.xml">GICD_TYPER</a>
          </entry>
          <entry>Interrupt Controller Type Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicd_typer2.xml">GICD_TYPER2</a>
          </entry>
          <entry>Interrupt Controller Type Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicm_clrspi_nsr.xml">GICM_CLRSPI_NSR</a>
          </entry>
          <entry>Clear Non-secure SPI Pending Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicm_clrspi_sr.xml">GICM_CLRSPI_SR</a>
          </entry>
          <entry>Clear Secure SPI Pending Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicm_iidr.xml">GICM_IIDR</a>
          </entry>
          <entry>Distributor Implementer Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicm_setspi_nsr.xml">GICM_SETSPI_NSR</a>
          </entry>
          <entry>Set Non-secure SPI Pending Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicm_setspi_sr.xml">GICM_SETSPI_SR</a>
          </entry>
          <entry>Set Secure SPI Pending Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicm_typer.xml">GICM_TYPER</a>
          </entry>
          <entry>Distributor MSI Type Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="GICR" type="GICR">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_clrlpir.xml">GICR_CLRLPIR</a>
          </entry>
          <entry>Clear LPI Pending Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_ctlr.xml">GICR_CTLR</a>
          </entry>
          <entry>Redistributor Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_icactiver0.xml">GICR_ICACTIVER0</a>
          </entry>
          <entry>Interrupt Clear-Active Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_icactiverne.xml">GICR_ICACTIVER&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Clear-Active Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_icenabler0.xml">GICR_ICENABLER0</a>
          </entry>
          <entry>Interrupt Clear-Enable Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_icenablerne.xml">GICR_ICENABLER&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Clear-Enable Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_icfgr0.xml">GICR_ICFGR0</a>
          </entry>
          <entry>Interrupt Configuration Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_icfgr1.xml">GICR_ICFGR1</a>
          </entry>
          <entry>Interrupt Configuration Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_icfgrne.xml">GICR_ICFGR&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt configuration registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_icpendr0.xml">GICR_ICPENDR0</a>
          </entry>
          <entry>Interrupt Clear-Pending Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_icpendrne.xml">GICR_ICPENDR&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Clear-Pending Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_igroupr0.xml">GICR_IGROUPR0</a>
          </entry>
          <entry>Interrupt Group Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_igrouprne.xml">GICR_IGROUPR&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Group Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_igrpmodr0.xml">GICR_IGRPMODR0</a>
          </entry>
          <entry>Interrupt Group Modifier Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_igrpmodrne.xml">GICR_IGRPMODR&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Group Modifier Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_iidr.xml">GICR_IIDR</a>
          </entry>
          <entry>Redistributor Implementer Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_inmir0.xml">GICR_INMIR0</a>
          </entry>
          <entry>Non-maskable Interrupt Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_inmirne.xml">GICR_INMIR&lt;n&gt;E</a>
          </entry>
          <entry>Non-maskable Interrupt Registers for Extended PPIs, x = 1 to 2.</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_invallr.xml">GICR_INVALLR</a>
          </entry>
          <entry>Redistributor Invalidate All Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_invlpir.xml">GICR_INVLPIR</a>
          </entry>
          <entry>Redistributor Invalidate LPI Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_ipriorityrn.xml">GICR_IPRIORITYR&lt;n&gt;</a>
          </entry>
          <entry>Interrupt Priority Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_ipriorityrne.xml">GICR_IPRIORITYR&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Priority Registers (extended PPI range)</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_isactiver0.xml">GICR_ISACTIVER0</a>
          </entry>
          <entry>Interrupt Set-Active Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_isactiverne.xml">GICR_ISACTIVER&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Set-Active Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_isenabler0.xml">GICR_ISENABLER0</a>
          </entry>
          <entry>Interrupt Set-Enable Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_isenablerne.xml">GICR_ISENABLER&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Set-Enable Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_ispendr0.xml">GICR_ISPENDR0</a>
          </entry>
          <entry>Interrupt Set-Pending Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_ispendrne.xml">GICR_ISPENDR&lt;n&gt;E</a>
          </entry>
          <entry>Interrupt Set-Pending Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_mpamidr.xml">GICR_MPAMIDR</a>
          </entry>
          <entry>Report maximum PARTID and PMG Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_nsacr.xml">GICR_NSACR</a>
          </entry>
          <entry>Non-secure Access Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_partidr.xml">GICR_PARTIDR</a>
          </entry>
          <entry>Set PARTID and PMG Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_pendbaser.xml">GICR_PENDBASER</a>
          </entry>
          <entry>Redistributor LPI Pending Table Base Address Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_propbaser.xml">GICR_PROPBASER</a>
          </entry>
          <entry>Redistributor Properties Base Address Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_setlpir.xml">GICR_SETLPIR</a>
          </entry>
          <entry>Set LPI Pending Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_statusr.xml">GICR_STATUSR</a>
          </entry>
          <entry>Error Reporting Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_syncr.xml">GICR_SYNCR</a>
          </entry>
          <entry>Redistributor Synchronize Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_typer.xml">GICR_TYPER</a>
          </entry>
          <entry>Redistributor Type Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_vpendbaser.xml">GICR_VPENDBASER</a>
          </entry>
          <entry>Virtual Redistributor LPI Pending Table Base Address Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_vpropbaser.xml">GICR_VPROPBASER</a>
          </entry>
          <entry>Virtual Redistributor Properties Base Address Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_vsgipendr.xml">GICR_VSGIPENDR</a>
          </entry>
          <entry>Redistributor virtual SGI pending state register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_vsgir.xml">GICR_VSGIR</a>
          </entry>
          <entry>Redistributor virtual SGI pending state request register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicr_waker.xml">GICR_WAKER</a>
          </entry>
          <entry>Redistributor Wake Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="GICC" type="GICC">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_abpr.xml">GICC_ABPR</a>
          </entry>
          <entry>CPU Interface Aliased Binary Point Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_aeoir.xml">GICC_AEOIR</a>
          </entry>
          <entry>CPU Interface Aliased End Of Interrupt Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_ahppir.xml">GICC_AHPPIR</a>
          </entry>
          <entry>CPU Interface Aliased Highest Priority Pending Interrupt Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_aiar.xml">GICC_AIAR</a>
          </entry>
          <entry>CPU Interface Aliased Interrupt Acknowledge Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_aprn.xml">GICC_APR&lt;n&gt;</a>
          </entry>
          <entry>CPU Interface Active Priorities Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_bpr.xml">GICC_BPR</a>
          </entry>
          <entry>CPU Interface Binary Point Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_ctlr.xml">GICC_CTLR</a>
          </entry>
          <entry>CPU Interface Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_dir.xml">GICC_DIR</a>
          </entry>
          <entry>CPU Interface Deactivate Interrupt Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_eoir.xml">GICC_EOIR</a>
          </entry>
          <entry>CPU Interface End Of Interrupt Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_hppir.xml">GICC_HPPIR</a>
          </entry>
          <entry>CPU Interface Highest Priority Pending Interrupt Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_iar.xml">GICC_IAR</a>
          </entry>
          <entry>CPU Interface Interrupt Acknowledge Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_iidr.xml">GICC_IIDR</a>
          </entry>
          <entry>CPU Interface Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_nsaprn.xml">GICC_NSAPR&lt;n&gt;</a>
          </entry>
          <entry>CPU Interface Non-secure Active Priorities Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_pmr.xml">GICC_PMR</a>
          </entry>
          <entry>CPU Interface Priority Mask Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_rpr.xml">GICC_RPR</a>
          </entry>
          <entry>CPU Interface Running Priority Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicc_statusr.xml">GICC_STATUSR</a>
          </entry>
          <entry>CPU Interface Status Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="GICV" type="GICV">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_abpr.xml">GICV_ABPR</a>
          </entry>
          <entry>Virtual Machine Aliased Binary Point Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_aeoir.xml">GICV_AEOIR</a>
          </entry>
          <entry>Virtual Machine Aliased End Of Interrupt Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_ahppir.xml">GICV_AHPPIR</a>
          </entry>
          <entry>Virtual Machine Aliased Highest Priority Pending Interrupt Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_aiar.xml">GICV_AIAR</a>
          </entry>
          <entry>Virtual Machine Aliased Interrupt Acknowledge Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_aprn.xml">GICV_APR&lt;n&gt;</a>
          </entry>
          <entry>Virtual Machine Active Priorities Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_bpr.xml">GICV_BPR</a>
          </entry>
          <entry>Virtual Machine Binary Point Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_ctlr.xml">GICV_CTLR</a>
          </entry>
          <entry>Virtual Machine Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_dir.xml">GICV_DIR</a>
          </entry>
          <entry>Virtual Machine Deactivate Interrupt Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_eoir.xml">GICV_EOIR</a>
          </entry>
          <entry>Virtual Machine End Of Interrupt Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_hppir.xml">GICV_HPPIR</a>
          </entry>
          <entry>Virtual Machine Highest Priority Pending Interrupt Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_iar.xml">GICV_IAR</a>
          </entry>
          <entry>Virtual Machine Interrupt Acknowledge Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_iidr.xml">GICV_IIDR</a>
          </entry>
          <entry>Virtual Machine CPU Interface Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_pmr.xml">GICV_PMR</a>
          </entry>
          <entry>Virtual Machine Priority Mask Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_rpr.xml">GICV_RPR</a>
          </entry>
          <entry>Virtual Machine Running Priority Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gicv_statusr.xml">GICV_STATUSR</a>
          </entry>
          <entry>Virtual Machine Error Reporting Status Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="GICH" type="GICH">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gich_aprn.xml">GICH_APR&lt;n&gt;</a>
          </entry>
          <entry>Active Priorities Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gich_eisr.xml">GICH_EISR</a>
          </entry>
          <entry>End Interrupt Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gich_elrsr.xml">GICH_ELRSR</a>
          </entry>
          <entry>Empty List Register Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gich_hcr.xml">GICH_HCR</a>
          </entry>
          <entry>Hypervisor Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gich_lrn.xml">GICH_LR&lt;n&gt;</a>
          </entry>
          <entry>List Registers</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gich_misr.xml">GICH_MISR</a>
          </entry>
          <entry>Maintenance Interrupt Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gich_vmcr.xml">GICH_VMCR</a>
          </entry>
          <entry>Virtual Machine Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gich_vtr.xml">GICH_VTR</a>
          </entry>
          <entry>Virtual Type Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="GITS" type="GITS">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_basern.xml">GITS_BASER&lt;n&gt;</a>
          </entry>
          <entry>ITS Translation Table Descriptors</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_cbaser.xml">GITS_CBASER</a>
          </entry>
          <entry>ITS Command Queue Descriptor</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_creadr.xml">GITS_CREADR</a>
          </entry>
          <entry>ITS Read Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_ctlr.xml">GITS_CTLR</a>
          </entry>
          <entry>ITS Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_cwriter.xml">GITS_CWRITER</a>
          </entry>
          <entry>ITS Write Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_iidr.xml">GITS_IIDR</a>
          </entry>
          <entry>ITS Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_mpamidr.xml">GITS_MPAMIDR</a>
          </entry>
          <entry>Report maximum PARTID and PMG Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_mpidr.xml">GITS_MPIDR</a>
          </entry>
          <entry>Report ITS's affinity.</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_partidr.xml">GITS_PARTIDR</a>
          </entry>
          <entry>Set PARTID and PMG Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_sgir.xml">GITS_SGIR</a>
          </entry>
          <entry>ITS SGI Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_statusr.xml">GITS_STATUSR</a>
          </entry>
          <entry>ITS Error Reporting Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_translater.xml">GITS_TRANSLATER</a>
          </entry>
          <entry>ITS Translation Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_typer.xml">GITS_TYPER</a>
          </entry>
          <entry>ITS Type Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_umsir.xml">GITS_UMSIR</a>
          </entry>
          <entry>ITS Unmapped MSI register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="BRBE" type="BRBE">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-brbcr_el1.xml">BRBCR_EL1</a>
          </entry>
          <entry>Branch Record Buffer Control Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-brbcr_el2.xml">BRBCR_EL2</a>
          </entry>
          <entry>Branch Record Buffer Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-brbfcr_el1.xml">BRBFCR_EL1</a>
          </entry>
          <entry>Branch Record Buffer Function Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-brbidr0_el1.xml">BRBIDR0_EL1</a>
          </entry>
          <entry>Branch Record Buffer ID0 Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-brbinfn_el1.xml">BRBINF&lt;n&gt;_EL1</a>
          </entry>
          <entry>Branch Record Buffer Information Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-brbinfinj_el1.xml">BRBINFINJ_EL1</a>
          </entry>
          <entry>Branch Record Buffer Information Injection Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-brbsrcn_el1.xml">BRBSRC&lt;n&gt;_EL1</a>
          </entry>
          <entry>Branch Record Buffer Source Address Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-brbsrcinj_el1.xml">BRBSRCINJ_EL1</a>
          </entry>
          <entry>Branch Record Buffer Source Address Injection Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-brbtgtn_el1.xml">BRBTGT&lt;n&gt;_EL1</a>
          </entry>
          <entry>Branch Record Buffer Target Address Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-brbtgtinj_el1.xml">BRBTGTINJ_EL1</a>
          </entry>
          <entry>Branch Record Buffer Target Address Injection Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-brbts_el1.xml">BRBTS_EL1</a>
          </entry>
          <entry>Branch Record Buffer Timestamp Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="RAS" type="RAS">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-disr.xml">DISR</a>
          </entry>
          <entry>Deferred Interrupt Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erridr.xml">ERRIDR</a>
          </entry>
          <entry>Error Record ID Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-errselr.xml">ERRSELR</a>
          </entry>
          <entry>Error Record Select Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxaddr.xml">ERXADDR</a>
          </entry>
          <entry>Selected Error Record Address Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxaddr2.xml">ERXADDR2</a>
          </entry>
          <entry>Selected Error Record Address Register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxctlr.xml">ERXCTLR</a>
          </entry>
          <entry>Selected Error Record Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxctlr2.xml">ERXCTLR2</a>
          </entry>
          <entry>Selected Error Record Control Register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxfr.xml">ERXFR</a>
          </entry>
          <entry>Selected Error Record Feature Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxfr2.xml">ERXFR2</a>
          </entry>
          <entry>Selected Error Record Feature Register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxmisc0.xml">ERXMISC0</a>
          </entry>
          <entry>Selected Error Record Miscellaneous Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxmisc1.xml">ERXMISC1</a>
          </entry>
          <entry>Selected Error Record Miscellaneous Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxmisc2.xml">ERXMISC2</a>
          </entry>
          <entry>Selected Error Record Miscellaneous Register 2</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxmisc3.xml">ERXMISC3</a>
          </entry>
          <entry>Selected Error Record Miscellaneous Register 3</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxmisc4.xml">ERXMISC4</a>
          </entry>
          <entry>Selected Error Record Miscellaneous Register 4</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxmisc5.xml">ERXMISC5</a>
          </entry>
          <entry>Selected Error Record Miscellaneous Register 5</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxmisc6.xml">ERXMISC6</a>
          </entry>
          <entry>Selected Error Record Miscellaneous Register 6</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxmisc7.xml">ERXMISC7</a>
          </entry>
          <entry>Selected Error Record Miscellaneous Register 7</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-erxstatus.xml">ERXSTATUS</a>
          </entry>
          <entry>Selected Error Record Primary Status Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-vdfsr.xml">VDFSR</a>
          </entry>
          <entry>Virtual SError Exception Syndrome Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-vdisr.xml">VDISR</a>
          </entry>
          <entry>Virtual Deferred Interrupt Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-disr_el1.xml">DISR_EL1</a>
          </entry>
          <entry>Deferred Interrupt Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-erridr_el1.xml">ERRIDR_EL1</a>
          </entry>
          <entry>Error Record ID Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-errselr_el1.xml">ERRSELR_EL1</a>
          </entry>
          <entry>Error Record Select Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-erxaddr_el1.xml">ERXADDR_EL1</a>
          </entry>
          <entry>Selected Error Record Address Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-erxctlr_el1.xml">ERXCTLR_EL1</a>
          </entry>
          <entry>Selected Error Record Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-erxfr_el1.xml">ERXFR_EL1</a>
          </entry>
          <entry>Selected Error Record Feature Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-erxgsr_el1.xml">ERXGSR_EL1</a>
          </entry>
          <entry>Selected Error Record Group Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-erxmisc0_el1.xml">ERXMISC0_EL1</a>
          </entry>
          <entry>Selected Error Record Miscellaneous Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-erxmisc1_el1.xml">ERXMISC1_EL1</a>
          </entry>
          <entry>Selected Error Record Miscellaneous Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-erxmisc2_el1.xml">ERXMISC2_EL1</a>
          </entry>
          <entry>Selected Error Record Miscellaneous Register 2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-erxmisc3_el1.xml">ERXMISC3_EL1</a>
          </entry>
          <entry>Selected Error Record Miscellaneous Register 3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-erxpfgcdn_el1.xml">ERXPFGCDN_EL1</a>
          </entry>
          <entry>Selected Pseudo-fault Generation Countdown Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-erxpfgctl_el1.xml">ERXPFGCTL_EL1</a>
          </entry>
          <entry>Selected Pseudo-fault Generation Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-erxpfgf_el1.xml">ERXPFGF_EL1</a>
          </entry>
          <entry>Selected Pseudo-fault Generation Feature Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-erxstatus_el1.xml">ERXSTATUS_EL1</a>
          </entry>
          <entry>Selected Error Record Primary Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mfar_el3.xml">MFAR_EL3</a>
          </entry>
          <entry>Physical Fault Address Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-vdisr_el2.xml">VDISR_EL2</a>
          </entry>
          <entry>Virtual Deferred Interrupt Status Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-vsesr_el2.xml">VSESR_EL2</a>
          </entry>
          <entry>Virtual SError Exception Syndrome Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errnaddr.xml">ERR&lt;n&gt;ADDR</a>
          </entry>
          <entry>Error Record &lt;n&gt; Address Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errnctlr.xml">ERR&lt;n&gt;CTLR</a>
          </entry>
          <entry>Error Record &lt;n&gt; Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errnfr.xml">ERR&lt;n&gt;FR</a>
          </entry>
          <entry>Error Record &lt;n&gt; Feature Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errnmisc0.xml">ERR&lt;n&gt;MISC0</a>
          </entry>
          <entry>Error Record &lt;n&gt; Miscellaneous Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errnmisc1.xml">ERR&lt;n&gt;MISC1</a>
          </entry>
          <entry>Error Record &lt;n&gt; Miscellaneous Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errnmisc2.xml">ERR&lt;n&gt;MISC2</a>
          </entry>
          <entry>Error Record &lt;n&gt; Miscellaneous Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errnmisc3.xml">ERR&lt;n&gt;MISC3</a>
          </entry>
          <entry>Error Record &lt;n&gt; Miscellaneous Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errnpfgcdn.xml">ERR&lt;n&gt;PFGCDN</a>
          </entry>
          <entry>Error Record &lt;n&gt; Pseudo-fault Generation Countdown Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errnpfgctl.xml">ERR&lt;n&gt;PFGCTL</a>
          </entry>
          <entry>Error Record &lt;n&gt; Pseudo-fault Generation Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errnpfgf.xml">ERR&lt;n&gt;PFGF</a>
          </entry>
          <entry>Error Record &lt;n&gt; Pseudo-fault Generation Feature Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errnstatus.xml">ERR&lt;n&gt;STATUS</a>
          </entry>
          <entry>Error Record &lt;n&gt; Primary Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-erracr.xml">ERRACR</a>
          </entry>
          <entry>Access Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errcidr0.xml">ERRCIDR0</a>
          </entry>
          <entry>Component Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errcidr1.xml">ERRCIDR1</a>
          </entry>
          <entry>Component Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errcidr2.xml">ERRCIDR2</a>
          </entry>
          <entry>Component Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errcidr3.xml">ERRCIDR3</a>
          </entry>
          <entry>Component Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errcricr0.xml">ERRCRICR0</a>
          </entry>
          <entry>Critical Error Interrupt Configuration Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errcricr1.xml">ERRCRICR1</a>
          </entry>
          <entry>Critical Error Interrupt Configuration Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errcricr2.xml">ERRCRICR2</a>
          </entry>
          <entry>Critical Error Interrupt Configuration Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errdevaff.xml">ERRDEVAFF</a>
          </entry>
          <entry>Device Affinity Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errdevarch.xml">ERRDEVARCH</a>
          </entry>
          <entry>Device Architecture Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errdevid.xml">ERRDEVID</a>
          </entry>
          <entry>Device Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errericr0.xml">ERRERICR0</a>
          </entry>
          <entry>Error Recovery Interrupt Configuration Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errericr1.xml">ERRERICR1</a>
          </entry>
          <entry>Error Recovery Interrupt Configuration Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errericr2.xml">ERRERICR2</a>
          </entry>
          <entry>Error Recovery Interrupt Configuration Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errfhicr0.xml">ERRFHICR0</a>
          </entry>
          <entry>Fault Handling Interrupt Configuration Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errfhicr1.xml">ERRFHICR1</a>
          </entry>
          <entry>Fault Handling Interrupt Configuration Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errfhicr2.xml">ERRFHICR2</a>
          </entry>
          <entry>Fault Handling Interrupt Configuration Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errgsr.xml">ERRGSR</a>
          </entry>
          <entry>Error Group Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-erriidr.xml">ERRIIDR</a>
          </entry>
          <entry>Implementation Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errimpdefn.xml">ERRIMPDEF&lt;n&gt;</a>
          </entry>
          <entry>IMPLEMENTATION DEFINED Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errirqcrn.xml">ERRIRQCR&lt;n&gt;</a>
          </entry>
          <entry>Generic Error Interrupt Configuration Register &lt;n&gt;</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errirqsr.xml">ERRIRQSR</a>
          </entry>
          <entry>Error Interrupt Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errpidr0.xml">ERRPIDR0</a>
          </entry>
          <entry>Peripheral Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errpidr1.xml">ERRPIDR1</a>
          </entry>
          <entry>Peripheral Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errpidr2.xml">ERRPIDR2</a>
          </entry>
          <entry>Peripheral Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errpidr3.xml">ERRPIDR3</a>
          </entry>
          <entry>Peripheral Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-errpidr4.xml">ERRPIDR4</a>
          </entry>
          <entry>Peripheral Identification Register 4</entry>
        </row>
      </tbody>
    </section>
    <section anchor="MPAM" type="MPAM">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpam0_el1.xml">MPAM0_EL1</a>
          </entry>
          <entry>MPAM0 Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpam1_el1.xml">MPAM1_EL1</a>
          </entry>
          <entry>MPAM1 Register (EL1)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpam2_el2.xml">MPAM2_EL2</a>
          </entry>
          <entry>MPAM2 Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpam3_el3.xml">MPAM3_EL3</a>
          </entry>
          <entry>MPAM3 Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpamhcr_el2.xml">MPAMHCR_EL2</a>
          </entry>
          <entry>MPAM Hypervisor Control Register (EL2)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpamsm_el1.xml">MPAMSM_EL1</a>
          </entry>
          <entry>MPAM Streaming Mode Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpamvpm0_el2.xml">MPAMVPM0_EL2</a>
          </entry>
          <entry>MPAM Virtual PARTID Mapping Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpamvpm1_el2.xml">MPAMVPM1_EL2</a>
          </entry>
          <entry>MPAM Virtual PARTID Mapping Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpamvpm2_el2.xml">MPAMVPM2_EL2</a>
          </entry>
          <entry>MPAM Virtual PARTID Mapping Register 2</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpamvpm3_el2.xml">MPAMVPM3_EL2</a>
          </entry>
          <entry>MPAM Virtual PARTID Mapping Register 3</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpamvpm4_el2.xml">MPAMVPM4_EL2</a>
          </entry>
          <entry>MPAM Virtual PARTID Mapping Register 4</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpamvpm5_el2.xml">MPAMVPM5_EL2</a>
          </entry>
          <entry>MPAM Virtual PARTID Mapping Register 5</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpamvpm6_el2.xml">MPAMVPM6_EL2</a>
          </entry>
          <entry>MPAM Virtual PARTID Mapping Register 6</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpamvpm7_el2.xml">MPAMVPM7_EL2</a>
          </entry>
          <entry>MPAM Virtual PARTID Mapping Register 7</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-mpamvpmv_el2.xml">MPAMVPMV_EL2</a>
          </entry>
          <entry>MPAM Virtual Partition Mapping Valid Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_cassoc.xml">MPAMCFG_CASSOC</a>
          </entry>
          <entry>MPAM Cache Maximum Associativity Partition Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_cmax.xml">MPAMCFG_CMAX</a>
          </entry>
          <entry>MPAM Cache Maximum Capacity Partition Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_cmin.xml">MPAMCFG_CMIN</a>
          </entry>
          <entry>MPAM Cache Minimum Capacity Partition Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_cpbmn.xml">MPAMCFG_CPBM&lt;n&gt;</a>
          </entry>
          <entry>MPAM Cache Portion Bitmap Partition Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_dis.xml">MPAMCFG_DIS</a>
          </entry>
          <entry>MPAM Partition Configuration Disable Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_en.xml">MPAMCFG_EN</a>
          </entry>
          <entry>MPAM Partition Configuration Enable Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_en_flags.xml">MPAMCFG_EN_FLAGS</a>
          </entry>
          <entry>MPAM Partition Configuration Enable Flags Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_intpartid.xml">MPAMCFG_INTPARTID</a>
          </entry>
          <entry>MPAM Internal PARTID Narrowing Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_mbw_max.xml">MPAMCFG_MBW_MAX</a>
          </entry>
          <entry>MPAM Memory Bandwidth Maximum Partition Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_mbw_min.xml">MPAMCFG_MBW_MIN</a>
          </entry>
          <entry>MPAM Memory Bandwidth Minimum Partition Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_mbw_pbmn.xml">MPAMCFG_MBW_PBM&lt;n&gt;</a>
          </entry>
          <entry>MPAM Bandwidth Portion Bitmap Partition Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_mbw_prop.xml">MPAMCFG_MBW_PROP</a>
          </entry>
          <entry>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_mbw_winwd.xml">MPAMCFG_MBW_WINWD</a>
          </entry>
          <entry>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_part_sel.xml">MPAMCFG_PART_SEL</a>
          </entry>
          <entry>MPAM Partition Configuration Selection Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamcfg_pri.xml">MPAMCFG_PRI</a>
          </entry>
          <entry>MPAM Priority Partition Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_aidr.xml">MPAMF_AIDR</a>
          </entry>
          <entry>MPAM Architecture Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_ccap_idr.xml">MPAMF_CCAP_IDR</a>
          </entry>
          <entry>MPAM Features Cache Capacity Partitioning ID register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_cpor_idr.xml">MPAMF_CPOR_IDR</a>
          </entry>
          <entry>MPAM Features Cache Portion Partitioning ID register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_csumon_idr.xml">MPAMF_CSUMON_IDR</a>
          </entry>
          <entry>MPAM Features Cache Storage Usage Monitoring ID register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_ecr.xml">MPAMF_ECR</a>
          </entry>
          <entry>MPAM Error Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_err_msi_addr_h.xml">MPAMF_ERR_MSI_ADDR_H</a>
          </entry>
          <entry>MPAM Error MSI High-part Address Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_err_msi_addr_l.xml">MPAMF_ERR_MSI_ADDR_L</a>
          </entry>
          <entry>MPAM Error MSI Low-part Address Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_err_msi_attr.xml">MPAMF_ERR_MSI_ATTR</a>
          </entry>
          <entry>MPAM Error MSI Write Attributes Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_err_msi_data.xml">MPAMF_ERR_MSI_DATA</a>
          </entry>
          <entry>MPAM Error MSI Data Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_err_msi_mpam.xml">MPAMF_ERR_MSI_MPAM</a>
          </entry>
          <entry>MPAM Error MSI Write MPAM Information Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_esr.xml">MPAMF_ESR</a>
          </entry>
          <entry>MPAM Error Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_idr.xml">MPAMF_IDR</a>
          </entry>
          <entry>MPAM Features Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_iidr.xml">MPAMF_IIDR</a>
          </entry>
          <entry>MPAM Implementation Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_impl_idr.xml">MPAMF_IMPL_IDR</a>
          </entry>
          <entry>MPAM Implementation-Specific Partitioning Feature Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_mbwumon_idr.xml">MPAMF_MBWUMON_IDR</a>
          </entry>
          <entry>MPAM Features Memory Bandwidth Usage Monitoring ID register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_mbw_idr.xml">MPAMF_MBW_IDR</a>
          </entry>
          <entry>MPAM Memory Bandwidth Partitioning Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_msmon_idr.xml">MPAMF_MSMON_IDR</a>
          </entry>
          <entry>MPAM Resource Monitoring Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_partid_nrw_idr.xml">MPAMF_PARTID_NRW_IDR</a>
          </entry>
          <entry>MPAM PARTID Narrowing ID register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_pri_idr.xml">MPAMF_PRI_IDR</a>
          </entry>
          <entry>MPAM Priority Partitioning Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-mpamf_sidr.xml">MPAMF_SIDR</a>
          </entry>
          <entry>MPAM Features Secure Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_capt_evnt.xml">MSMON_CAPT_EVNT</a>
          </entry>
          <entry>MPAM Capture Event Generation Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_cfg_csu_ctl.xml">MSMON_CFG_CSU_CTL</a>
          </entry>
          <entry>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_cfg_csu_flt.xml">MSMON_CFG_CSU_FLT</a>
          </entry>
          <entry>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_cfg_mbwu_ctl.xml">MSMON_CFG_MBWU_CTL</a>
          </entry>
          <entry>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_cfg_mbwu_flt.xml">MSMON_CFG_MBWU_FLT</a>
          </entry>
          <entry>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_cfg_mon_sel.xml">MSMON_CFG_MON_SEL</a>
          </entry>
          <entry>MPAM Monitor Instance Selection Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_csu.xml">MSMON_CSU</a>
          </entry>
          <entry>MPAM Cache Storage Usage Monitor Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_csu_capture.xml">MSMON_CSU_CAPTURE</a>
          </entry>
          <entry>MPAM Cache Storage Usage Monitor Capture Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_csu_ofsr.xml">MSMON_CSU_OFSR</a>
          </entry>
          <entry>MPAM CSU Monitor Overflow Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_mbwu.xml">MSMON_MBWU</a>
          </entry>
          <entry>MPAM Memory Bandwidth Usage Monitor Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_mbwu_capture.xml">MSMON_MBWU_CAPTURE</a>
          </entry>
          <entry>MPAM Memory Bandwidth Usage Monitor Capture Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_mbwu_l.xml">MSMON_MBWU_L</a>
          </entry>
          <entry>MPAM Long Memory Bandwidth Usage Monitor Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_mbwu_l_capture.xml">MSMON_MBWU_L_CAPTURE</a>
          </entry>
          <entry>MPAM Long Memory Bandwidth Usage Monitor Capture Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_mbwu_ofsr.xml">MSMON_MBWU_OFSR</a>
          </entry>
          <entry>MPAM MBWU Monitor Overflow Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_oflow_msi_addr_h.xml">MSMON_OFLOW_MSI_ADDR_H</a>
          </entry>
          <entry>MPAM Monitor Overflow MSI Write High-part Address Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_oflow_msi_addr_l.xml">MSMON_OFLOW_MSI_ADDR_L</a>
          </entry>
          <entry>MPAM Monitor Overflow MSI Low-part Address Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_oflow_msi_attr.xml">MSMON_OFLOW_MSI_ATTR</a>
          </entry>
          <entry>MPAM Monitor Overflow MSI Write Attributes Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_oflow_msi_data.xml">MSMON_OFLOW_MSI_DATA</a>
          </entry>
          <entry>MPAM Monitor Overflow MSI Write Data Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_oflow_msi_mpam.xml">MSMON_OFLOW_MSI_MPAM</a>
          </entry>
          <entry>MPAM Monitor Overflow MSI Write MPAM Information Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-msmon_oflow_sr.xml">MSMON_OFLOW_SR</a>
          </entry>
          <entry>MPAM Monitor Overflow Status Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Pointerauthentication" type="Pointer authentication">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-apdakeyhi_el1.xml">APDAKeyHi_EL1</a>
          </entry>
          <entry>Pointer Authentication Key A for Data (bits[127:64]) </entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-apdakeylo_el1.xml">APDAKeyLo_EL1</a>
          </entry>
          <entry>Pointer Authentication Key A for Data (bits[63:0]) </entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-apdbkeyhi_el1.xml">APDBKeyHi_EL1</a>
          </entry>
          <entry>Pointer Authentication Key B for Data (bits[127:64]) </entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-apdbkeylo_el1.xml">APDBKeyLo_EL1</a>
          </entry>
          <entry>Pointer Authentication Key B for Data (bits[63:0]) </entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-apgakeyhi_el1.xml">APGAKeyHi_EL1</a>
          </entry>
          <entry>Pointer Authentication Key A for Code (bits[127:64]) </entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-apgakeylo_el1.xml">APGAKeyLo_EL1</a>
          </entry>
          <entry>Pointer Authentication Key A for Code (bits[63:0]) </entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-apiakeyhi_el1.xml">APIAKeyHi_EL1</a>
          </entry>
          <entry>Pointer Authentication Key A for Instruction (bits[127:64]) </entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-apiakeylo_el1.xml">APIAKeyLo_EL1</a>
          </entry>
          <entry>Pointer Authentication Key A for Instruction (bits[63:0]) </entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-apibkeyhi_el1.xml">APIBKeyHi_EL1</a>
          </entry>
          <entry>Pointer Authentication Key B for Instruction (bits[127:64]) </entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-apibkeylo_el1.xml">APIBKeyLo_EL1</a>
          </entry>
          <entry>Pointer Authentication Key B for Instruction (bits[63:0]) </entry>
        </row>
      </tbody>
    </section>
    <section anchor="AMU" type="AMU">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amcfgr.xml">AMCFGR</a>
          </entry>
          <entry>Activity Monitors Configuration Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amcgcr.xml">AMCGCR</a>
          </entry>
          <entry>Activity Monitors Counter Group Configuration Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amcntenclr0.xml">AMCNTENCLR0</a>
          </entry>
          <entry>Activity Monitors Count Enable Clear Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amcntenclr1.xml">AMCNTENCLR1</a>
          </entry>
          <entry>Activity Monitors Count Enable Clear Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amcntenset0.xml">AMCNTENSET0</a>
          </entry>
          <entry>Activity Monitors Count Enable Set Register 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amcntenset1.xml">AMCNTENSET1</a>
          </entry>
          <entry>Activity Monitors Count Enable Set Register 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amcr.xml">AMCR</a>
          </entry>
          <entry>Activity Monitors Control Register</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amevcntr0n.xml">AMEVCNTR0&lt;n&gt;</a>
          </entry>
          <entry>Activity Monitors Event Counter Registers 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amevcntr1n.xml">AMEVCNTR1&lt;n&gt;</a>
          </entry>
          <entry>Activity Monitors Event Counter Registers 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amevtyper0n.xml">AMEVTYPER0&lt;n&gt;</a>
          </entry>
          <entry>Activity Monitors Event Type Registers 0</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amevtyper1n.xml">AMEVTYPER1&lt;n&gt;</a>
          </entry>
          <entry>Activity Monitors Event Type Registers 1</entry>
        </row>
        <row>
          <entry>AArch32</entry>
          <entry>
            <a href="AArch32-amuserenr.xml">AMUSERENR</a>
          </entry>
          <entry>Activity Monitors User Enable Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amcfgr_el0.xml">AMCFGR_EL0</a>
          </entry>
          <entry>Activity Monitors Configuration Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amcg1idr_el0.xml">AMCG1IDR_EL0</a>
          </entry>
          <entry>Activity Monitors Counter Group 1 Identification Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amcgcr_el0.xml">AMCGCR_EL0</a>
          </entry>
          <entry>Activity Monitors Counter Group Configuration Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amcntenclr0_el0.xml">AMCNTENCLR0_EL0</a>
          </entry>
          <entry>Activity Monitors Count Enable Clear Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amcntenclr1_el0.xml">AMCNTENCLR1_EL0</a>
          </entry>
          <entry>Activity Monitors Count Enable Clear Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amcntenset0_el0.xml">AMCNTENSET0_EL0</a>
          </entry>
          <entry>Activity Monitors Count Enable Set Register 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amcntenset1_el0.xml">AMCNTENSET1_EL0</a>
          </entry>
          <entry>Activity Monitors Count Enable Set Register 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amcr_el0.xml">AMCR_EL0</a>
          </entry>
          <entry>Activity Monitors Control Register</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amevcntr0n_el0.xml">AMEVCNTR0&lt;n&gt;_EL0</a>
          </entry>
          <entry>Activity Monitors Event Counter Registers 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amevcntr1n_el0.xml">AMEVCNTR1&lt;n&gt;_EL0</a>
          </entry>
          <entry>Activity Monitors Event Counter Registers 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amevcntvoff0n_el2.xml">AMEVCNTVOFF0&lt;n&gt;_EL2</a>
          </entry>
          <entry>Activity Monitors Event Counter Virtual Offset Registers 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amevcntvoff1n_el2.xml">AMEVCNTVOFF1&lt;n&gt;_EL2</a>
          </entry>
          <entry>Activity Monitors Event Counter Virtual Offset Registers 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amevtyper0n_el0.xml">AMEVTYPER0&lt;n&gt;_EL0</a>
          </entry>
          <entry>Activity Monitors Event Type Registers 0</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amevtyper1n_el0.xml">AMEVTYPER1&lt;n&gt;_EL0</a>
          </entry>
          <entry>Activity Monitors Event Type Registers 1</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-amuserenr_el0.xml">AMUSERENR_EL0</a>
          </entry>
          <entry>Activity Monitors User Enable Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amcfgr.xml">AMCFGR</a>
          </entry>
          <entry>Activity Monitors Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amcgcr.xml">AMCGCR</a>
          </entry>
          <entry>Activity Monitors Counter Group Configuration Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amcidr0.xml">AMCIDR0</a>
          </entry>
          <entry>Activity Monitors Component Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amcidr1.xml">AMCIDR1</a>
          </entry>
          <entry>Activity Monitors Component Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amcidr2.xml">AMCIDR2</a>
          </entry>
          <entry>Activity Monitors Component Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amcidr3.xml">AMCIDR3</a>
          </entry>
          <entry>Activity Monitors Component Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amcntenclr0.xml">AMCNTENCLR0</a>
          </entry>
          <entry>Activity Monitors Count Enable Clear Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amcntenclr1.xml">AMCNTENCLR1</a>
          </entry>
          <entry>Activity Monitors Count Enable Clear Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amcntenset0.xml">AMCNTENSET0</a>
          </entry>
          <entry>Activity Monitors Count Enable Set Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amcntenset1.xml">AMCNTENSET1</a>
          </entry>
          <entry>Activity Monitors Count Enable Set Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amcr.xml">AMCR</a>
          </entry>
          <entry>Activity Monitors Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amdevaff0.xml">AMDEVAFF0</a>
          </entry>
          <entry>Activity Monitors Device Affinity Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amdevaff1.xml">AMDEVAFF1</a>
          </entry>
          <entry>Activity Monitors Device Affinity Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amdevarch.xml">AMDEVARCH</a>
          </entry>
          <entry>Activity Monitors Device Architecture Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amdevtype.xml">AMDEVTYPE</a>
          </entry>
          <entry>Activity Monitors Device Type Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amevcntr0n.xml">AMEVCNTR0&lt;n&gt;</a>
          </entry>
          <entry>Activity Monitors Event Counter Registers 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amevcntr1n.xml">AMEVCNTR1&lt;n&gt;</a>
          </entry>
          <entry>Activity Monitors Event Counter Registers 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amevtyper0n.xml">AMEVTYPER0&lt;n&gt;</a>
          </entry>
          <entry>Activity Monitors Event Type Registers 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amevtyper1n.xml">AMEVTYPER1&lt;n&gt;</a>
          </entry>
          <entry>Activity Monitors Event Type Registers 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-amiidr.xml">AMIIDR</a>
          </entry>
          <entry>Activity Monitors Implementation Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ampidr0.xml">AMPIDR0</a>
          </entry>
          <entry>Activity Monitors Peripheral Identification Register 0</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ampidr1.xml">AMPIDR1</a>
          </entry>
          <entry>Activity Monitors Peripheral Identification Register 1</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ampidr2.xml">AMPIDR2</a>
          </entry>
          <entry>Activity Monitors Peripheral Identification Register 2</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ampidr3.xml">AMPIDR3</a>
          </entry>
          <entry>Activity Monitors Peripheral Identification Register 3</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-ampidr4.xml">AMPIDR4</a>
          </entry>
          <entry>Activity Monitors Peripheral Identification Register 4</entry>
        </row>
      </tbody>
    </section>
    <section anchor="Root" type="Root">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-gpccr_el3.xml">GPCCR_EL3</a>
          </entry>
          <entry>Granule Protection Check Control Register (EL3)</entry>
        </row>
        <row>
          <entry>AArch64</entry>
          <entry>
            <a href="AArch64-gptbr_el3.xml">GPTBR_EL3</a>
          </entry>
          <entry>Granule Protection Table Base Register</entry>
        </row>
      </tbody>
    </section>
    <section anchor="GICITSregisters" type="GIC ITS registers">
      <heading>
        <row class="header1">
          <entry>Exec state</entry>
          <entry>Name</entry>
          <entry>Description</entry>
        </row>
      </heading>
      <tbody>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_basern.xml">GITS_BASER&lt;n&gt;</a>
          </entry>
          <entry>ITS Translation Table Descriptors</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_cbaser.xml">GITS_CBASER</a>
          </entry>
          <entry>ITS Command Queue Descriptor</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_creadr.xml">GITS_CREADR</a>
          </entry>
          <entry>ITS Read Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_ctlr.xml">GITS_CTLR</a>
          </entry>
          <entry>ITS Control Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_cwriter.xml">GITS_CWRITER</a>
          </entry>
          <entry>ITS Write Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_iidr.xml">GITS_IIDR</a>
          </entry>
          <entry>ITS Identification Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_mpamidr.xml">GITS_MPAMIDR</a>
          </entry>
          <entry>Report maximum PARTID and PMG Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_mpidr.xml">GITS_MPIDR</a>
          </entry>
          <entry>Report ITS's affinity.</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_partidr.xml">GITS_PARTIDR</a>
          </entry>
          <entry>Set PARTID and PMG Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_sgir.xml">GITS_SGIR</a>
          </entry>
          <entry>ITS SGI Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_statusr.xml">GITS_STATUSR</a>
          </entry>
          <entry>ITS Error Reporting Status Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_translater.xml">GITS_TRANSLATER</a>
          </entry>
          <entry>ITS Translation Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_typer.xml">GITS_TYPER</a>
          </entry>
          <entry>ITS Type Register</entry>
        </row>
        <row>
          <entry>External</entry>
          <entry>
            <a href="ext-gits_umsir.xml">GITS_UMSIR</a>
          </entry>
          <entry>ITS Unmapped MSI register</entry>
        </row>
      </tbody>
    </section>
  </sectiongroup>
  <timestamp>30/03/2023 19:16</timestamp>
</sysregindex>
