

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue Sep 12 00:27:43 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 23/03/2023 GMT
    15                           ; 
    16                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _PORTC	set	3970
    49   000000                     _LATB	set	3978
    50   000000                     _TRISA	set	3986
    51   000000                     _TRISB	set	3987
    52   000000                     _ADCON1	set	4033
    53   000000                     _OSCCON	set	4051
    54   000000                     _TRISD	set	3989
    55   000000                     _TRISC	set	3988
    56                           
    57                           ; #config settings
    58                           
    59                           	psect	cinit
    60   007FD2                     __pcinit:
    61                           	callstack 0
    62   007FD2                     start_initialization:
    63                           	callstack 0
    64   007FD2                     __initialization:
    65                           	callstack 0
    66   007FD2                     end_of_initialization:
    67                           	callstack 0
    68   007FD2                     __end_of__initialization:
    69                           	callstack 0
    70   007FD2  0100               	movlb	0
    71   007FD4  EFEC  F03F         	goto	_main	;jump to C main() function
    72                           
    73                           	psect	cstackCOMRAM
    74   000000                     __pcstackCOMRAM:
    75                           	callstack 0
    76   000000                     
    77                           ; 1 bytes @ 0x0
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 25 in file "main.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  1    wreg      void 
    90 ;; Registers used:
    91 ;;		wreg, status,2, cstack
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    97 ;;      Params:         0       0       0       0       0       0       0       0       0
    98 ;;      Locals:         0       0       0       0       0       0       0       0       0
    99 ;;      Temps:          0       0       0       0       0       0       0       0       0
   100 ;;      Totals:         0       0       0       0       0       0       0       0       0
   101 ;;Total ram usage:        0 bytes
   102 ;; Hardware stack levels required when called: 1
   103 ;; This function calls:
   104 ;;		_Config_Reg
   105 ;;		_Leds_On
   106 ;; This function is called by:
   107 ;;		Startup code after reset
   108 ;; This function uses a non-reentrant model
   109 ;;
   110                           
   111                           	psect	text0
   112   007FD8                     __ptext0:
   113                           	callstack 0
   114   007FD8                     _main:
   115                           	callstack 30
   116   007FD8                     
   117                           ;main.c: 27:     Config_Reg();
   118   007FD8  ECF4  F03F         	call	_Config_Reg	;wreg free
   119   007FDC                     l718:
   120                           
   121                           ;main.c: 31:         Leds_On();
   122   007FDC  ECE6  F03F         	call	_Leds_On	;wreg free
   123   007FE0  EFEE  F03F         	goto	l718
   124   007FE4  EF00  F000         	goto	start
   125   007FE8                     __end_of_main:
   126                           	callstack 0
   127                           
   128 ;; *************** function _Leds_On *****************
   129 ;; Defined at:
   130 ;;		line 54 in file "main.c"
   131 ;; Parameters:    Size  Location     Type
   132 ;;		None
   133 ;; Auto vars:     Size  Location     Type
   134 ;;		None
   135 ;; Return value:  Size  Location     Type
   136 ;;                  1    wreg      void 
   137 ;; Registers used:
   138 ;;		None
   139 ;; Tracked objects:
   140 ;;		On entry : 0/0
   141 ;;		On exit  : 0/0
   142 ;;		Unchanged: 0/0
   143 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   144 ;;      Params:         0       0       0       0       0       0       0       0       0
   145 ;;      Locals:         0       0       0       0       0       0       0       0       0
   146 ;;      Temps:          0       0       0       0       0       0       0       0       0
   147 ;;      Totals:         0       0       0       0       0       0       0       0       0
   148 ;;Total ram usage:        0 bytes
   149 ;; Hardware stack levels used: 1
   150 ;; This function calls:
   151 ;;		Nothing
   152 ;; This function is called by:
   153 ;;		_main
   154 ;; This function uses a non-reentrant model
   155 ;;
   156                           
   157                           	psect	text1
   158   007FCC                     __ptext1:
   159                           	callstack 0
   160   007FCC                     _Leds_On:
   161                           	callstack 30
   162   007FCC                     
   163                           ;main.c: 58:     LATB = PORTC;
   164   007FCC  CF82 FF8A          	movff	3970,3978	;volatile
   165   007FD0  0012               	return		;funcret
   166   007FD2                     __end_of_Leds_On:
   167                           	callstack 0
   168                           
   169 ;; *************** function _Config_Reg *****************
   170 ;; Defined at:
   171 ;;		line 38 in file "main.c"
   172 ;; Parameters:    Size  Location     Type
   173 ;;		None
   174 ;; Auto vars:     Size  Location     Type
   175 ;;		None
   176 ;; Return value:  Size  Location     Type
   177 ;;                  1    wreg      void 
   178 ;; Registers used:
   179 ;;		wreg, status,2
   180 ;; Tracked objects:
   181 ;;		On entry : 0/0
   182 ;;		On exit  : 0/0
   183 ;;		Unchanged: 0/0
   184 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   185 ;;      Params:         0       0       0       0       0       0       0       0       0
   186 ;;      Locals:         0       0       0       0       0       0       0       0       0
   187 ;;      Temps:          0       0       0       0       0       0       0       0       0
   188 ;;      Totals:         0       0       0       0       0       0       0       0       0
   189 ;;Total ram usage:        0 bytes
   190 ;; Hardware stack levels used: 1
   191 ;; This function calls:
   192 ;;		Nothing
   193 ;; This function is called by:
   194 ;;		_main
   195 ;; This function uses a non-reentrant model
   196 ;;
   197                           
   198                           	psect	text2
   199   007FE8                     __ptext2:
   200                           	callstack 0
   201   007FE8                     _Config_Reg:
   202                           	callstack 30
   203   007FE8                     
   204                           ;main.c: 40:     OSCCON = 0x72;
   205   007FE8  0E72               	movlw	114
   206   007FEA  6ED3               	movwf	211,c	;volatile
   207                           
   208                           ;main.c: 41:     ADCON1 = 0x0F;
   209   007FEC  0E0F               	movlw	15
   210   007FEE  6EC1               	movwf	193,c	;volatile
   211                           
   212                           ;main.c: 44:     TRISB = 0x00;
   213   007FF0  0E00               	movlw	0
   214   007FF2  6E93               	movwf	147,c	;volatile
   215                           
   216                           ;main.c: 45:     TRISA = 0x00;
   217   007FF4  0E00               	movlw	0
   218   007FF6  6E92               	movwf	146,c	;volatile
   219   007FF8                     
   220                           ;main.c: 47:     TRISC = 0xFF;
   221   007FF8  6894               	setf	148,c	;volatile
   222                           
   223                           ;main.c: 48:     TRISD = 0x07;
   224   007FFA  0E07               	movlw	7
   225   007FFC  6E95               	movwf	149,c	;volatile
   226   007FFE  0012               	return		;funcret
   227   008000                     __end_of_Config_Reg:
   228                           	callstack 0
   229   000000                     
   230                           	psect	rparam
   231   000000                     
   232                           	psect	config
   233                           
   234                           ;Config register CONFIG1L @ 0x300000
   235                           ;	PLL Prescaler Selection bits
   236                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   237                           ;	System Clock Postscaler Selection bits
   238                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   239                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   240                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   241   300000                     	org	3145728
   242   300000  00                 	db	0
   243                           
   244                           ;Config register CONFIG1H @ 0x300001
   245                           ;	Oscillator Selection bits
   246                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   247                           ;	Fail-Safe Clock Monitor Enable bit
   248                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   249                           ;	Internal/External Oscillator Switchover bit
   250                           ;	IESO = OFF, Oscillator Switchover mode disabled
   251   300001                     	org	3145729
   252   300001  0B                 	db	11
   253                           
   254                           ;Config register CONFIG2L @ 0x300002
   255                           ;	Power-up Timer Enable bit
   256                           ;	PWRT = OFF, PWRT disabled
   257                           ;	Brown-out Reset Enable bits
   258                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   259                           ;	Brown-out Reset Voltage bits
   260                           ;	BORV = 3, Minimum setting 2.05V
   261                           ;	USB Voltage Regulator Enable bit
   262                           ;	VREGEN = OFF, USB voltage regulator disabled
   263   300002                     	org	3145730
   264   300002  19                 	db	25
   265                           
   266                           ;Config register CONFIG2H @ 0x300003
   267                           ;	Watchdog Timer Enable bit
   268                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   269                           ;	Watchdog Timer Postscale Select bits
   270                           ;	WDTPS = 32768, 1:32768
   271   300003                     	org	3145731
   272   300003  1E                 	db	30
   273                           
   274                           ; Padding undefined space
   275   300004                     	org	3145732
   276   300004  FF                 	db	255
   277                           
   278                           ;Config register CONFIG3H @ 0x300005
   279                           ;	CCP2 MUX bit
   280                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   281                           ;	PORTB A/D Enable bit
   282                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   283                           ;	Low-Power Timer 1 Oscillator Enable bit
   284                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   285                           ;	MCLR Pin Enable bit
   286                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   287   300005                     	org	3145733
   288   300005  83                 	db	131
   289                           
   290                           ;Config register CONFIG4L @ 0x300006
   291                           ;	Stack Full/Underflow Reset Enable bit
   292                           ;	STVREN = ON, Stack full/underflow will cause Reset
   293                           ;	Single-Supply ICSP Enable bit
   294                           ;	LVP = OFF, Single-Supply ICSP disabled
   295                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   296                           ;	ICPRT = OFF, ICPORT disabled
   297                           ;	Extended Instruction Set Enable bit
   298                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   299                           ;	Background Debugger Enable bit
   300                           ;	DEBUG = 0x1, unprogrammed default
   301   300006                     	org	3145734
   302   300006  81                 	db	129
   303                           
   304                           ; Padding undefined space
   305   300007                     	org	3145735
   306   300007  FF                 	db	255
   307                           
   308                           ;Config register CONFIG5L @ 0x300008
   309                           ;	Code Protection bit
   310                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   311                           ;	Code Protection bit
   312                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   313                           ;	Code Protection bit
   314                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   315                           ;	Code Protection bit
   316                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   317   300008                     	org	3145736
   318   300008  0F                 	db	15
   319                           
   320                           ;Config register CONFIG5H @ 0x300009
   321                           ;	Boot Block Code Protection bit
   322                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   323                           ;	Data EEPROM Code Protection bit
   324                           ;	CPD = OFF, Data EEPROM is not code-protected
   325   300009                     	org	3145737
   326   300009  C0                 	db	192
   327                           
   328                           ;Config register CONFIG6L @ 0x30000A
   329                           ;	Write Protection bit
   330                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   331                           ;	Write Protection bit
   332                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   333                           ;	Write Protection bit
   334                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   335                           ;	Write Protection bit
   336                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   337   30000A                     	org	3145738
   338   30000A  0F                 	db	15
   339                           
   340                           ;Config register CONFIG6H @ 0x30000B
   341                           ;	Configuration Register Write Protection bit
   342                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   343                           ;	Boot Block Write Protection bit
   344                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   345                           ;	Data EEPROM Write Protection bit
   346                           ;	WRTD = OFF, Data EEPROM is not write-protected
   347   30000B                     	org	3145739
   348   30000B  E0                 	db	224
   349                           
   350                           ;Config register CONFIG7L @ 0x30000C
   351                           ;	Table Read Protection bit
   352                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   353                           ;	Table Read Protection bit
   354                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   355                           ;	Table Read Protection bit
   356                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   357                           ;	Table Read Protection bit
   358                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   359   30000C                     	org	3145740
   360   30000C  0F                 	db	15
   361                           
   362                           ;Config register CONFIG7H @ 0x30000D
   363                           ;	Boot Block Table Read Protection bit
   364                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   365   30000D                     	org	3145741
   366   30000D  40                 	db	64
   367                           tosu	equ	0xFFF
   368                           tosh	equ	0xFFE
   369                           tosl	equ	0xFFD
   370                           stkptr	equ	0xFFC
   371                           pclatu	equ	0xFFB
   372                           pclath	equ	0xFFA
   373                           pcl	equ	0xFF9
   374                           tblptru	equ	0xFF8
   375                           tblptrh	equ	0xFF7
   376                           tblptrl	equ	0xFF6
   377                           tablat	equ	0xFF5
   378                           prodh	equ	0xFF4
   379                           prodl	equ	0xFF3
   380                           indf0	equ	0xFEF
   381                           postinc0	equ	0xFEE
   382                           postdec0	equ	0xFED
   383                           preinc0	equ	0xFEC
   384                           plusw0	equ	0xFEB
   385                           fsr0h	equ	0xFEA
   386                           fsr0l	equ	0xFE9
   387                           wreg	equ	0xFE8
   388                           indf1	equ	0xFE7
   389                           postinc1	equ	0xFE6
   390                           postdec1	equ	0xFE5
   391                           preinc1	equ	0xFE4
   392                           plusw1	equ	0xFE3
   393                           fsr1h	equ	0xFE2
   394                           fsr1l	equ	0xFE1
   395                           bsr	equ	0xFE0
   396                           indf2	equ	0xFDF
   397                           postinc2	equ	0xFDE
   398                           postdec2	equ	0xFDD
   399                           preinc2	equ	0xFDC
   400                           plusw2	equ	0xFDB
   401                           fsr2h	equ	0xFDA
   402                           fsr2l	equ	0xFD9
   403                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                         _Config_Reg
                            _Leds_On
 ---------------------------------------------------------------------------------
 (1) _Leds_On                                              0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Config_Reg                                           0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Config_Reg
   _Leds_On

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          2C      0       0      21        0.0%
BITBIGSFRlh         11      0       0      22        0.0%
BITBIGSFRllh        2B      0       0      23        0.0%
BITBIGSFRlllh        7      0       0      24        0.0%
BITBIGSFRllllh       7      0       0      25        0.0%
BITBIGSFRlllll      22      0       0      26        0.0%
BIGRAM             7FF      0       0      27        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue Sep 12 00:27:43 2023

                     l31 7FFE                       l34 7FD0                      l710 7FE8  
                    l712 7FF8                      l714 7FCC                      l716 7FD8  
                    l718 7FDC                     _LATB 0F8A                     _main 7FD8  
                   start 0000             ___param_bank 0000          __end_of_Leds_On 7FD2  
                  ?_main 0000                    _PORTC 0F82               _Config_Reg 7FE8  
                  _TRISA 0F92                    _TRISB 0F93                    _TRISC 0F94  
                  _TRISD 0F95          __initialization 7FD2             __end_of_main 7FE8  
                 ??_main 0000            __activetblptr 0000                   _ADCON1 0FC1  
                 _OSCCON 0FD3                ??_Leds_On 0000                   isa$std 0001  
            ?_Config_Reg 0000               __accesstop 0060  __end_of__initialization 7FD2  
          ___rparam_used 0001           __pcstackCOMRAM 0000                  _Leds_On 7FCC  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FD2  
                __ramtop 0800                  __ptext0 7FD8                  __ptext1 7FCC  
                __ptext2 7FE8     end_of_initialization 7FD2             ??_Config_Reg 0000  
     __end_of_Config_Reg 8000      start_initialization 7FD2                 ?_Leds_On 0000  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
