Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Tue May 31 15:26:17 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MP3_Design_wrapper_timing_summary_routed.rpt -rpx MP3_Design_wrapper_timing_summary_routed.rpx
| Design       : MP3_Design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2820 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.861        0.000                      0                 8024        0.026        0.000                      0                 8024        3.000        0.000                       0                  3122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                          ------------       ----------      --------------
MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
clk                                            {0.000 5.000}      10.000          100.000         
  clk_out1_MP3_Design_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         
  clkfbout_MP3_Design_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         
sys_clk_pin                                    {0.000 5.000}      10.000          100.000         
  clk_out1_MP3_Design_clk_wiz_1_0_1            {0.000 5.000}      10.000          100.000         
  clkfbout_MP3_Design_clk_wiz_1_0_1            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         13.756        0.000                      0                  244        0.044        0.000                      0                  244       15.686        0.000                       0                   255  
MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       10.412        0.000                      0                   48        0.279        0.000                      0                   48       16.166        0.000                       0                    41  
clk                                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_MP3_Design_clk_wiz_1_0                    0.861        0.000                      0                 7730        0.100        0.000                      0                 7730        3.750        0.000                       0                  2822  
  clkfbout_MP3_Design_clk_wiz_1_0                                                                                                                                                                7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_MP3_Design_clk_wiz_1_0_1                  0.862        0.000                      0                 7730        0.100        0.000                      0                 7730        3.750        0.000                       0                  2822  
  clkfbout_MP3_Design_clk_wiz_1_0_1                                                                                                                                                              7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_MP3_Design_clk_wiz_1_0_1  clk_out1_MP3_Design_clk_wiz_1_0          0.861        0.000                      0                 7730        0.026        0.000                      0                 7730  
clk_out1_MP3_Design_clk_wiz_1_0    clk_out1_MP3_Design_clk_wiz_1_0_1        0.861        0.000                      0                 7730        0.026        0.000                      0                 7730  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                     From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     ----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                              MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       14.000        0.000                      0                    2        0.912        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.756ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.857ns  (logic 0.707ns (24.750%)  route 2.150ns (75.250%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 36.675 - 33.333 ) 
    Source Clock Delay      (SCD):    3.747ns = ( 20.414 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.716    20.414    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X83Y106        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.459    20.873 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.951    21.824    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.124    21.948 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.199    23.146    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X81Y103        LUT3 (Prop_lut3_I1_O)        0.124    23.270 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.270    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[6]
    SLICE_X81Y103        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.590    36.675    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X81Y103        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.357    37.032    
                         clock uncertainty           -0.035    36.997    
    SLICE_X81Y103        FDCE (Setup_fdce_C_D)        0.029    37.026    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.026    
                         arrival time                         -23.270    
  -------------------------------------------------------------------
                         slack                                 13.756    

Slack (MET) :             13.765ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.788ns  (logic 0.707ns (25.360%)  route 2.081ns (74.640%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 36.694 - 33.333 ) 
    Source Clock Delay      (SCD):    3.747ns = ( 20.414 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.716    20.414    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X83Y106        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.459    20.873 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.951    21.824    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.124    21.948 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.130    23.078    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X83Y99         LUT2 (Prop_lut2_I0_O)        0.124    23.202 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.202    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[0]
    SLICE_X83Y99         FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.608    36.694    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X83Y99         FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.279    36.973    
                         clock uncertainty           -0.035    36.937    
    SLICE_X83Y99         FDCE (Setup_fdce_C_D)        0.029    36.966    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -23.202    
  -------------------------------------------------------------------
                         slack                                 13.765    

Slack (MET) :             13.774ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.885ns  (logic 0.735ns (25.480%)  route 2.150ns (74.520%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 36.675 - 33.333 ) 
    Source Clock Delay      (SCD):    3.747ns = ( 20.414 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.716    20.414    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X83Y106        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.459    20.873 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.951    21.824    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.124    21.948 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.199    23.146    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X81Y103        LUT4 (Prop_lut4_I2_O)        0.152    23.298 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.298    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X81Y103        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.590    36.675    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X81Y103        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.357    37.032    
                         clock uncertainty           -0.035    36.997    
    SLICE_X81Y103        FDCE (Setup_fdce_C_D)        0.075    37.072    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.072    
                         arrival time                         -23.298    
  -------------------------------------------------------------------
                         slack                                 13.774    

Slack (MET) :             13.844ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.503%)  route 1.856ns (72.497%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 20.015 - 16.667 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.716     3.747    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X83Y104        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDCE (Prop_fdce_C_Q)         0.456     4.203 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           1.092     5.295    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X83Y105        LUT6 (Prop_lut6_I2_O)        0.124     5.419 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.433     5.852    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2_n_0
    SLICE_X83Y105        LUT5 (Prop_lut5_I0_O)        0.124     5.976 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.331     6.307    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X83Y106        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.597    20.015    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X83Y106        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.373    20.389    
                         clock uncertainty           -0.035    20.353    
    SLICE_X83Y106        FDRE (Setup_fdre_C_CE)      -0.202    20.151    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         20.151    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                 13.844    

Slack (MET) :             13.922ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.397ns  (logic 0.583ns (24.321%)  route 1.814ns (75.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.362ns = ( 36.695 - 33.333 ) 
    Source Clock Delay      (SCD):    3.747ns = ( 20.414 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.716    20.414    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X83Y106        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.459    20.873 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.951    21.824    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.124    21.948 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.863    22.811    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X86Y95         FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.609    36.695    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X86Y95         FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              0.279    36.974    
                         clock uncertainty           -0.035    36.938    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    36.733    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         36.733    
                         arrival time                         -22.811    
  -------------------------------------------------------------------
                         slack                                 13.922    

Slack (MET) :             13.922ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.397ns  (logic 0.583ns (24.321%)  route 1.814ns (75.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.362ns = ( 36.695 - 33.333 ) 
    Source Clock Delay      (SCD):    3.747ns = ( 20.414 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.716    20.414    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X83Y106        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.459    20.873 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.951    21.824    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.124    21.948 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.863    22.811    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X86Y95         FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.609    36.695    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X86Y95         FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              0.279    36.974    
                         clock uncertainty           -0.035    36.938    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    36.733    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         36.733    
                         arrival time                         -22.811    
  -------------------------------------------------------------------
                         slack                                 13.922    

Slack (MET) :             13.922ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.397ns  (logic 0.583ns (24.321%)  route 1.814ns (75.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.362ns = ( 36.695 - 33.333 ) 
    Source Clock Delay      (SCD):    3.747ns = ( 20.414 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.716    20.414    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X83Y106        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.459    20.873 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.951    21.824    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.124    21.948 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.863    22.811    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X86Y95         FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.609    36.695    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X86Y95         FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                         clock pessimism              0.279    36.974    
                         clock uncertainty           -0.035    36.938    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    36.733    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]
  -------------------------------------------------------------------
                         required time                         36.733    
                         arrival time                         -22.811    
  -------------------------------------------------------------------
                         slack                                 13.922    

Slack (MET) :             13.922ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.397ns  (logic 0.583ns (24.321%)  route 1.814ns (75.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.362ns = ( 36.695 - 33.333 ) 
    Source Clock Delay      (SCD):    3.747ns = ( 20.414 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.716    20.414    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X83Y106        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.459    20.873 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.951    21.824    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.124    21.948 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.863    22.811    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X86Y95         FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.609    36.695    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X86Y95         FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              0.279    36.974    
                         clock uncertainty           -0.035    36.938    
    SLICE_X86Y95         FDCE (Setup_fdce_C_CE)      -0.205    36.733    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         36.733    
                         arrival time                         -22.811    
  -------------------------------------------------------------------
                         slack                                 13.922    

Slack (MET) :             14.015ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.650ns  (logic 0.707ns (26.683%)  route 1.943ns (73.317%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 36.675 - 33.333 ) 
    Source Clock Delay      (SCD):    3.747ns = ( 20.414 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.716    20.414    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X83Y106        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.459    20.873 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.951    21.824    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.124    21.948 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.992    22.939    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X80Y103        LUT6 (Prop_lut6_I4_O)        0.124    23.063 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.063    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[5]
    SLICE_X80Y103        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.590    36.675    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y103        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.357    37.032    
                         clock uncertainty           -0.035    36.997    
    SLICE_X80Y103        FDCE (Setup_fdce_C_D)        0.081    37.078    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.078    
                         arrival time                         -23.063    
  -------------------------------------------------------------------
                         slack                                 14.015    

Slack (MET) :             14.048ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.271ns  (logic 0.583ns (25.668%)  route 1.688ns (74.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.362ns = ( 36.695 - 33.333 ) 
    Source Clock Delay      (SCD):    3.747ns = ( 20.414 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.716    20.414    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X83Y106        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.459    20.873 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.951    21.824    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X85Y104        LUT6 (Prop_lut6_I0_O)        0.124    21.948 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.737    22.685    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X87Y95         FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.609    36.695    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X87Y95         FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.279    36.974    
                         clock uncertainty           -0.035    36.938    
    SLICE_X87Y95         FDCE (Setup_fdce_C_CE)      -0.205    36.733    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         36.733    
                         arrival time                         -22.685    
  -------------------------------------------------------------------
                         slack                                 14.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.560%)  route 0.245ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.562     1.364    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y101        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDCE (Prop_fdce_C_Q)         0.141     1.505 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[25]/Q
                         net (fo=2, routed)           0.245     1.750    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[25]
    SLICE_X57Y94         FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.833     1.759    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y94         FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.124     1.635    
    SLICE_X57Y94         FDCE (Hold_fdce_C_D)         0.071     1.706    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.323%)  route 0.253ns (60.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.562     1.364    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y101        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDCE (Prop_fdce_C_Q)         0.164     1.528 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.253     1.781    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[26]
    SLICE_X57Y96         FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.833     1.759    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y96         FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -0.124     1.635    
    SLICE_X57Y96         FDCE (Hold_fdce_C_D)         0.066     1.701    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.561     1.363    MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X57Y106        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDCE (Prop_fdce_C_Q)         0.141     1.504 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.560    MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[26]
    SLICE_X57Y106        FDPE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.831     1.757    MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X57Y106        FDPE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                         clock pessimism             -0.394     1.363    
    SLICE_X57Y106        FDPE (Hold_fdpe_C_D)         0.075     1.438    MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.561     1.363    MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X57Y106        FDPE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDPE (Prop_fdpe_C_Q)         0.141     1.504 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.620    MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[30]
    SLICE_X56Y106        SRL16E                                       r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.831     1.757    MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X56Y106        SRL16E                                       r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.381     1.376    
    SLICE_X56Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.491    MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.603     1.405    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X89Y104        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDCE (Prop_fdce_C_Q)         0.141     1.546 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[3]/Q
                         net (fo=5, routed)           0.077     1.623    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg__1[3]
    SLICE_X88Y104        LUT6 (Prop_lut6_I3_O)        0.045     1.668 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.668    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X88Y104        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.874     1.801    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X88Y104        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]__0/C
                         clock pessimism             -0.383     1.418    
    SLICE_X88Y104        FDCE (Hold_fdce_C_D)         0.121     1.539    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.560     1.362    MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X56Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y107        FDCE (Prop_fdce_C_Q)         0.164     1.526 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.582    MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[10]
    SLICE_X56Y107        FDPE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.830     1.756    MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X56Y107        FDPE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
                         clock pessimism             -0.394     1.362    
    SLICE_X56Y107        FDPE (Hold_fdpe_C_D)         0.060     1.422    MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.214%)  route 0.114ns (44.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.563     1.365    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y99         FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDCE (Prop_fdce_C_Q)         0.141     1.506 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.114     1.620    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[4]
    SLICE_X54Y99         FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.833     1.759    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y99         FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -0.378     1.381    
    SLICE_X54Y99         FDCE (Hold_fdce_C_D)         0.075     1.456    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_10/C
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_11/D
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.777%)  route 0.115ns (41.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.559     1.361    MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X54Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDCE (Prop_fdce_C_Q)         0.164     1.525 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_10/Q
                         net (fo=1, routed)           0.115     1.640    MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_10_n_0
    SLICE_X56Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.830     1.756    MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X56Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_11/C
                         clock pessimism             -0.358     1.398    
    SLICE_X56Y107        FDCE (Hold_fdce_C_D)         0.076     1.474    MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.561     1.363    MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X57Y106        FDPE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDPE (Prop_fdpe_C_Q)         0.128     1.491 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.607    MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[25]
    SLICE_X56Y106        SRL16E                                       r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.831     1.757    MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X56Y106        SRL16E                                       r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.381     1.376    
    SLICE_X56Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.439    MP3_Design_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.667%)  route 0.117ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.563     1.365    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y99         FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.506 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.117     1.623    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[3]
    SLICE_X55Y99         FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    MP3_Design_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.833     1.759    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y99         FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.378     1.381    
    SLICE_X55Y99         FDCE (Hold_fdce_C_D)         0.072     1.453    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  MP3_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X80Y105  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X58Y90   MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X80Y103  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y99   MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y92   MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y92   MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y92   MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y92   MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y92   MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X78Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X78Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X78Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X84Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X84Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X78Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y98   MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y99   MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y102  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X80Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X80Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X80Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X80Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X80Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X80Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X80Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X80Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y98   MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y99   MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.412ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.904ns  (logic 1.057ns (17.902%)  route 4.847ns (82.098%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.492ns = ( 36.825 - 33.333 ) 
    Source Clock Delay      (SCD):    4.043ns = ( 20.709 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.716    20.709    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDCE (Prop_fdce_C_Q)         0.459    21.168 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.005    22.174    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X84Y104        LUT3 (Prop_lut3_I2_O)        0.146    22.320 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.889    23.209    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X81Y105        LUT4 (Prop_lut4_I3_O)        0.328    23.537 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           1.076    24.612    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.124    24.736 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.877    26.614    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X56Y104        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.492    36.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X56Y104        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.404    37.230    
                         clock uncertainty           -0.035    37.194    
    SLICE_X56Y104        FDCE (Setup_fdce_C_CE)      -0.169    37.025    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -26.614    
  -------------------------------------------------------------------
                         slack                                 10.412    

Slack (MET) :             10.552ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.764ns  (logic 1.057ns (18.336%)  route 4.707ns (81.664%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.492ns = ( 36.825 - 33.333 ) 
    Source Clock Delay      (SCD):    4.043ns = ( 20.709 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.716    20.709    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDCE (Prop_fdce_C_Q)         0.459    21.168 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.005    22.174    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X84Y104        LUT3 (Prop_lut3_I2_O)        0.146    22.320 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.889    23.209    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X81Y105        LUT4 (Prop_lut4_I3_O)        0.328    23.537 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           1.076    24.612    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.124    24.736 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.737    26.474    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X56Y103        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.492    36.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X56Y103        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.404    37.230    
                         clock uncertainty           -0.035    37.194    
    SLICE_X56Y103        FDCE (Setup_fdce_C_CE)      -0.169    37.025    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.025    
                         arrival time                         -26.474    
  -------------------------------------------------------------------
                         slack                                 10.552    

Slack (MET) :             10.646ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.671ns  (logic 1.057ns (18.639%)  route 4.614ns (81.361%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 36.826 - 33.333 ) 
    Source Clock Delay      (SCD):    4.043ns = ( 20.709 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.716    20.709    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDCE (Prop_fdce_C_Q)         0.459    21.168 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.005    22.174    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X84Y104        LUT3 (Prop_lut3_I2_O)        0.146    22.320 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.889    23.209    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X81Y105        LUT4 (Prop_lut4_I3_O)        0.328    23.537 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           1.076    24.612    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.124    24.736 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.644    26.380    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X56Y102        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.493    36.826    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X56Y102        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.404    37.231    
                         clock uncertainty           -0.035    37.195    
    SLICE_X56Y102        FDCE (Setup_fdce_C_CE)      -0.169    37.026    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.026    
                         arrival time                         -26.380    
  -------------------------------------------------------------------
                         slack                                 10.646    

Slack (MET) :             10.799ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.482ns  (logic 1.057ns (19.282%)  route 4.425ns (80.718%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 36.826 - 33.333 ) 
    Source Clock Delay      (SCD):    4.043ns = ( 20.709 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.716    20.709    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDCE (Prop_fdce_C_Q)         0.459    21.168 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.005    22.174    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X84Y104        LUT3 (Prop_lut3_I2_O)        0.146    22.320 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.889    23.209    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X81Y105        LUT4 (Prop_lut4_I3_O)        0.328    23.537 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           1.076    24.612    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.124    24.736 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.455    26.191    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X57Y102        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.493    36.826    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y102        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.404    37.231    
                         clock uncertainty           -0.035    37.195    
    SLICE_X57Y102        FDCE (Setup_fdce_C_CE)      -0.205    36.990    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.990    
                         arrival time                         -26.191    
  -------------------------------------------------------------------
                         slack                                 10.799    

Slack (MET) :             11.010ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.312ns  (logic 1.057ns (19.900%)  route 4.255ns (80.100%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.830 - 33.333 ) 
    Source Clock Delay      (SCD):    4.043ns = ( 20.709 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.716    20.709    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDCE (Prop_fdce_C_Q)         0.459    21.168 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.005    22.174    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X84Y104        LUT3 (Prop_lut3_I2_O)        0.146    22.320 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.889    23.209    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X81Y105        LUT4 (Prop_lut4_I3_O)        0.328    23.537 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           1.076    24.612    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.124    24.736 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.285    26.021    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y101        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.497    36.830    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y101        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.404    37.235    
                         clock uncertainty           -0.035    37.199    
    SLICE_X58Y101        FDCE (Setup_fdce_C_CE)      -0.169    37.030    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.030    
                         arrival time                         -26.021    
  -------------------------------------------------------------------
                         slack                                 11.010    

Slack (MET) :             11.010ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.312ns  (logic 1.057ns (19.900%)  route 4.255ns (80.100%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.830 - 33.333 ) 
    Source Clock Delay      (SCD):    4.043ns = ( 20.709 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.716    20.709    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDCE (Prop_fdce_C_Q)         0.459    21.168 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.005    22.174    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X84Y104        LUT3 (Prop_lut3_I2_O)        0.146    22.320 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.889    23.209    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X81Y105        LUT4 (Prop_lut4_I3_O)        0.328    23.537 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           1.076    24.612    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.124    24.736 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.285    26.021    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y101        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.497    36.830    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y101        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.404    37.235    
                         clock uncertainty           -0.035    37.199    
    SLICE_X58Y101        FDCE (Setup_fdce_C_CE)      -0.169    37.030    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.030    
                         arrival time                         -26.021    
  -------------------------------------------------------------------
                         slack                                 11.010    

Slack (MET) :             11.010ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.312ns  (logic 1.057ns (19.900%)  route 4.255ns (80.100%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.830 - 33.333 ) 
    Source Clock Delay      (SCD):    4.043ns = ( 20.709 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.716    20.709    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDCE (Prop_fdce_C_Q)         0.459    21.168 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.005    22.174    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X84Y104        LUT3 (Prop_lut3_I2_O)        0.146    22.320 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.889    23.209    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X81Y105        LUT4 (Prop_lut4_I3_O)        0.328    23.537 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           1.076    24.612    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.124    24.736 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.285    26.021    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y101        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.497    36.830    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y101        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.404    37.235    
                         clock uncertainty           -0.035    37.199    
    SLICE_X58Y101        FDCE (Setup_fdce_C_CE)      -0.169    37.030    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.030    
                         arrival time                         -26.021    
  -------------------------------------------------------------------
                         slack                                 11.010    

Slack (MET) :             11.079ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.241ns  (logic 1.057ns (20.166%)  route 4.184ns (79.834%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 36.829 - 33.333 ) 
    Source Clock Delay      (SCD):    4.043ns = ( 20.709 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.716    20.709    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDCE (Prop_fdce_C_Q)         0.459    21.168 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.005    22.174    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X84Y104        LUT3 (Prop_lut3_I2_O)        0.146    22.320 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.889    23.209    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X81Y105        LUT4 (Prop_lut4_I3_O)        0.328    23.537 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           1.076    24.612    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.124    24.736 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.214    25.951    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y104        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.496    36.829    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y104        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.404    37.234    
                         clock uncertainty           -0.035    37.198    
    SLICE_X60Y104        FDCE (Setup_fdce_C_CE)      -0.169    37.029    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.029    
                         arrival time                         -25.951    
  -------------------------------------------------------------------
                         slack                                 11.079    

Slack (MET) :             11.978ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.436ns  (logic 1.057ns (23.828%)  route 3.379ns (76.172%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 36.923 - 33.333 ) 
    Source Clock Delay      (SCD):    4.043ns = ( 20.709 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.716    20.709    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDCE (Prop_fdce_C_Q)         0.459    21.168 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.005    22.174    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X84Y104        LUT3 (Prop_lut3_I2_O)        0.146    22.320 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.889    23.209    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X81Y105        LUT4 (Prop_lut4_I3_O)        0.328    23.537 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           1.086    24.622    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.124    24.746 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.399    25.145    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X80Y106        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.590    36.923    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X80Y106        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.404    37.328    
                         clock uncertainty           -0.035    37.292    
    SLICE_X80Y106        FDCE (Setup_fdce_C_CE)      -0.169    37.123    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.123    
                         arrival time                         -25.145    
  -------------------------------------------------------------------
                         slack                                 11.978    

Slack (MET) :             11.978ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.436ns  (logic 1.057ns (23.828%)  route 3.379ns (76.172%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 36.923 - 33.333 ) 
    Source Clock Delay      (SCD):    4.043ns = ( 20.709 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.716    20.709    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y105        FDCE (Prop_fdce_C_Q)         0.459    21.168 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.005    22.174    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X84Y104        LUT3 (Prop_lut3_I2_O)        0.146    22.320 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.889    23.209    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X81Y105        LUT4 (Prop_lut4_I3_O)        0.328    23.537 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           1.086    24.622    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X80Y106        LUT5 (Prop_lut5_I4_O)        0.124    24.746 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.399    25.145    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X80Y106        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.590    36.923    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X80Y106        FDCE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
                         clock pessimism              0.404    37.328    
                         clock uncertainty           -0.035    37.292    
    SLICE_X80Y106        FDCE (Setup_fdce_C_CE)      -0.169    37.123    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.123    
                         arrival time                         -25.145    
  -------------------------------------------------------------------
                         slack                                 11.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.603     1.522    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y106        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y106        FDCE (Prop_fdce_C_Q)         0.141     1.663 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.184     1.847    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X86Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.892 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_0
    SLICE_X86Y106        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.874     1.939    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y106        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.417     1.522    
    SLICE_X86Y106        FDCE (Hold_fdce_C_D)         0.091     1.613    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.603     1.522    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y104        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDCE (Prop_fdce_C_Q)         0.141     1.663 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.185     1.848    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tx_buffered
    SLICE_X86Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.893 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.893    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_i_1_n_0
    SLICE_X86Y104        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.874     1.939    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y104        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.417     1.522    
    SLICE_X86Y104        FDCE (Hold_fdce_C_D)         0.091     1.613    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.472ns  (logic 0.191ns (40.487%)  route 0.281ns (59.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 18.605 - 16.667 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 18.187 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.601    18.187    MP3_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X83Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDCE (Prop_fdce_C_Q)         0.146    18.333 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.158    18.491    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X83Y106        LUT5 (Prop_lut5_I3_O)        0.045    18.536 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.123    18.659    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X82Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.873    18.605    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X82Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.401    18.204    
    SLICE_X82Y105        FDCE (Hold_fdce_C_CE)       -0.032    18.172    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.172    
                         arrival time                          18.659    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.472ns  (logic 0.191ns (40.487%)  route 0.281ns (59.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 18.605 - 16.667 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 18.187 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.601    18.187    MP3_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X83Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDCE (Prop_fdce_C_Q)         0.146    18.333 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.158    18.491    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X83Y106        LUT5 (Prop_lut5_I3_O)        0.045    18.536 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.123    18.659    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X82Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.873    18.605    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X82Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.401    18.204    
    SLICE_X82Y105        FDCE (Hold_fdce_C_CE)       -0.032    18.172    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.172    
                         arrival time                          18.659    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.472ns  (logic 0.191ns (40.487%)  route 0.281ns (59.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 18.605 - 16.667 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 18.187 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.601    18.187    MP3_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X83Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDCE (Prop_fdce_C_Q)         0.146    18.333 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.158    18.491    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X83Y106        LUT5 (Prop_lut5_I3_O)        0.045    18.536 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.123    18.659    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X82Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.873    18.605    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X82Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.401    18.204    
    SLICE_X82Y105        FDCE (Hold_fdce_C_CE)       -0.032    18.172    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.172    
                         arrival time                          18.659    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.472ns  (logic 0.191ns (40.487%)  route 0.281ns (59.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 18.605 - 16.667 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 18.187 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.601    18.187    MP3_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X83Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDCE (Prop_fdce_C_Q)         0.146    18.333 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.158    18.491    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X83Y106        LUT5 (Prop_lut5_I3_O)        0.045    18.536 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.123    18.659    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X82Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.873    18.605    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X82Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.401    18.204    
    SLICE_X82Y105        FDCE (Hold_fdce_C_CE)       -0.032    18.172    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.172    
                         arrival time                          18.659    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.970%)  route 0.326ns (63.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 18.605 - 16.667 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 18.187 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.601    18.187    MP3_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X83Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDCE (Prop_fdce_C_Q)         0.146    18.333 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.158    18.491    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X83Y106        LUT5 (Prop_lut5_I3_O)        0.045    18.536 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.167    18.704    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.873    18.605    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.401    18.204    
    SLICE_X85Y105        FDCE (Hold_fdce_C_CE)       -0.032    18.172    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.172    
                         arrival time                          18.704    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.970%)  route 0.326ns (63.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 18.605 - 16.667 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 18.187 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.601    18.187    MP3_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X83Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDCE (Prop_fdce_C_Q)         0.146    18.333 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.158    18.491    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X83Y106        LUT5 (Prop_lut5_I3_O)        0.045    18.536 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.167    18.704    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.873    18.605    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.401    18.204    
    SLICE_X85Y105        FDCE (Hold_fdce_C_CE)       -0.032    18.172    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.172    
                         arrival time                          18.704    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.970%)  route 0.326ns (63.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 18.605 - 16.667 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 18.187 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.601    18.187    MP3_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X83Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDCE (Prop_fdce_C_Q)         0.146    18.333 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.158    18.491    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X83Y106        LUT5 (Prop_lut5_I3_O)        0.045    18.536 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.167    18.704    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.873    18.605    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.401    18.204    
    SLICE_X85Y105        FDCE (Hold_fdce_C_CE)       -0.032    18.172    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.172    
                         arrival time                          18.704    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.970%)  route 0.326ns (63.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 18.605 - 16.667 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 18.187 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.601    18.187    MP3_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X83Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDCE (Prop_fdce_C_Q)         0.146    18.333 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.158    18.491    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X83Y106        LUT5 (Prop_lut5_I3_O)        0.045    18.536 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.167    18.704    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.873    18.605    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y105        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.401    18.204    
    SLICE_X85Y105        FDCE (Hold_fdce_C_CE)       -0.032    18.172    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.172    
                         arrival time                          18.704    
  -------------------------------------------------------------------
                         slack                                  0.532    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X80Y106  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X80Y106  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y104  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X58Y101  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y104  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X84Y104  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X84Y104  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X80Y106  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X80Y106  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y104  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y104  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y104  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y106  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y102  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y102  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X85Y103  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y105  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X80Y106  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X80Y106  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y104  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y104  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X84Y104  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X82Y106  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y102  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y103  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y102  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X85Y103  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MP3_Design_clk_wiz_1_0
  To Clock:  clk_out1_MP3_Design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.518ns (6.153%)  route 7.900ns (93.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.900     7.593    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X78Y82         FDRE (Setup_fdre_C_R)       -0.524     8.454    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.518ns (6.153%)  route 7.900ns (93.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.900     7.593    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X78Y82         FDRE (Setup_fdre_C_R)       -0.524     8.454    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.518ns (6.153%)  route 7.900ns (93.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.900     7.593    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X78Y82         FDRE (Setup_fdre_C_R)       -0.524     8.454    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.518ns (6.283%)  route 7.726ns (93.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.726     7.419    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/reset_bool_for_rst
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.508     8.488    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Clk
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.894    
    SLICE_X70Y87         FDRE (Setup_fdre_C_R)       -0.524     8.370    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.518ns (6.283%)  route 7.726ns (93.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.726     7.419    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/reset_bool_for_rst
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.508     8.488    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Clk
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.894    
    SLICE_X70Y87         FDRE (Setup_fdre_C_R)       -0.524     8.370    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.884    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.884    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.884    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.884    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 0.642ns (7.279%)  route 8.178ns (92.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         8.178     7.871    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X79Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.995 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_i_1/O
                         net (fo=1, routed)           0.000     7.995    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_i_1_n_0
    SLICE_X79Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X79Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X79Y82         FDRE (Setup_fdre_C_D)        0.029     9.007    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  1.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.472%)  route 0.110ns (42.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.562    -0.602    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.345    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[7]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.102    -0.445    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.602    -0.562    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X85Y86         FDSE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDSE (Prop_fdse_C_Q)         0.141    -0.421 r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]/Q
                         net (fo=1, routed)           0.054    -0.367    MP3_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[9]
    SLICE_X84Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.322 r  MP3_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[22].GPIO_DBus_i[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]_0
    SLICE_X84Y86         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.873    -0.800    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X84Y86         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.121    -0.428    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.596    -0.568    MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X75Y91         FDRE                                         r  MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/Q
                         net (fo=3, routed)           0.128    -0.299    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X74Y91         RAMD32                                       r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.869    -0.804    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X74Y91         RAMD32                                       r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.249    -0.555    
    SLICE_X74Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.409    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.642%)  route 0.166ns (50.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.562    -0.602    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/Q
                         net (fo=1, routed)           0.166    -0.272    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[16]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155    -0.392    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_tag_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.066%)  route 0.220ns (60.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.564    -0.600    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X63Y86         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_tag_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_tag_addr_reg[7]/Q
                         net (fo=3, routed)           0.220    -0.239    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/ADDRB[7]
    RAMB36_X1Y17         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.876    -0.797    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.360    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.555%)  route 0.167ns (50.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.562    -0.602    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/Q
                         net (fo=1, routed)           0.167    -0.271    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[6]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155    -0.392    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.528%)  route 0.167ns (50.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.563    -0.601    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y83         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/Q
                         net (fo=1, routed)           0.167    -0.270    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[11]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155    -0.392    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.602    -0.562    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X87Y102        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.365    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X87Y102        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.873    -0.799    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X87Y102        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.237    -0.562    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.075    -0.487    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.594    -0.570    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y74         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.373    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X89Y74         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.863    -0.810    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y74         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.570    
    SLICE_X89Y74         FDRE (Hold_fdre_C_D)         0.075    -0.495    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.595    -0.569    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y76         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.372    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X89Y76         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.864    -0.809    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y76         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.569    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.075    -0.494    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MP3_Design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y18     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y18     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y16     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y16     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y96     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y96     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y87     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y87     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MP3_Design_clk_wiz_1_0
  To Clock:  clkfbout_MP3_Design_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MP3_Design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   MP3_Design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MP3_Design_clk_wiz_1_0_1
  To Clock:  clk_out1_MP3_Design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.518ns (6.153%)  route 7.900ns (93.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.900     7.593    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.979    
    SLICE_X78Y82         FDRE (Setup_fdre_C_R)       -0.524     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.518ns (6.153%)  route 7.900ns (93.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.900     7.593    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.979    
    SLICE_X78Y82         FDRE (Setup_fdre_C_R)       -0.524     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.518ns (6.153%)  route 7.900ns (93.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.900     7.593    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.979    
    SLICE_X78Y82         FDRE (Setup_fdre_C_R)       -0.524     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.518ns (6.283%)  route 7.726ns (93.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.726     7.419    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/reset_bool_for_rst
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.508     8.488    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Clk
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.895    
    SLICE_X70Y87         FDRE (Setup_fdre_C_R)       -0.524     8.371    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.518ns (6.283%)  route 7.726ns (93.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.726     7.419    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/reset_bool_for_rst
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.508     8.488    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Clk
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.895    
    SLICE_X70Y87         FDRE (Setup_fdre_C_R)       -0.524     8.371    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.885    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.456    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.885    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.456    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.885    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.456    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.885    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.456    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 0.642ns (7.279%)  route 8.178ns (92.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         8.178     7.871    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X79Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.995 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_i_1/O
                         net (fo=1, routed)           0.000     7.995    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_i_1_n_0
    SLICE_X79Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X79Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.979    
    SLICE_X79Y82         FDRE (Setup_fdre_C_D)        0.029     9.008    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  1.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.472%)  route 0.110ns (42.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.562    -0.602    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.345    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[7]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.102    -0.445    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.602    -0.562    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X85Y86         FDSE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDSE (Prop_fdse_C_Q)         0.141    -0.421 r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]/Q
                         net (fo=1, routed)           0.054    -0.367    MP3_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[9]
    SLICE_X84Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.322 r  MP3_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[22].GPIO_DBus_i[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]_0
    SLICE_X84Y86         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.873    -0.800    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X84Y86         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.121    -0.428    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.596    -0.568    MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X75Y91         FDRE                                         r  MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/Q
                         net (fo=3, routed)           0.128    -0.299    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X74Y91         RAMD32                                       r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.869    -0.804    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X74Y91         RAMD32                                       r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.249    -0.555    
    SLICE_X74Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.409    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.642%)  route 0.166ns (50.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.562    -0.602    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/Q
                         net (fo=1, routed)           0.166    -0.272    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[16]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155    -0.392    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_tag_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.066%)  route 0.220ns (60.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.564    -0.600    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X63Y86         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_tag_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_tag_addr_reg[7]/Q
                         net (fo=3, routed)           0.220    -0.239    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/ADDRB[7]
    RAMB36_X1Y17         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.876    -0.797    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.360    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.555%)  route 0.167ns (50.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.562    -0.602    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/Q
                         net (fo=1, routed)           0.167    -0.271    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[6]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155    -0.392    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.528%)  route 0.167ns (50.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.563    -0.601    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y83         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/Q
                         net (fo=1, routed)           0.167    -0.270    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[11]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155    -0.392    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.602    -0.562    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X87Y102        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.365    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X87Y102        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.873    -0.799    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X87Y102        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.237    -0.562    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.075    -0.487    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.594    -0.570    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y74         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.373    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X89Y74         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.863    -0.810    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y74         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.570    
    SLICE_X89Y74         FDRE (Hold_fdre_C_D)         0.075    -0.495    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.595    -0.569    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y76         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.372    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X89Y76         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.864    -0.809    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y76         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.569    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.075    -0.494    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MP3_Design_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y18     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y18     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y16     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y16     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y96     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y96     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y93     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y87     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y87     MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MP3_Design_clk_wiz_1_0_1
  To Clock:  clkfbout_MP3_Design_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MP3_Design_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   MP3_Design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MP3_Design_clk_wiz_1_0_1
  To Clock:  clk_out1_MP3_Design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.518ns (6.153%)  route 7.900ns (93.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.900     7.593    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X78Y82         FDRE (Setup_fdre_C_R)       -0.524     8.454    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.518ns (6.153%)  route 7.900ns (93.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.900     7.593    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X78Y82         FDRE (Setup_fdre_C_R)       -0.524     8.454    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.518ns (6.153%)  route 7.900ns (93.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.900     7.593    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X78Y82         FDRE (Setup_fdre_C_R)       -0.524     8.454    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.518ns (6.283%)  route 7.726ns (93.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.726     7.419    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/reset_bool_for_rst
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.508     8.488    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Clk
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.894    
    SLICE_X70Y87         FDRE (Setup_fdre_C_R)       -0.524     8.370    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.518ns (6.283%)  route 7.726ns (93.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.726     7.419    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/reset_bool_for_rst
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.508     8.488    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Clk
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.894    
    SLICE_X70Y87         FDRE (Setup_fdre_C_R)       -0.524     8.370    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.884    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.884    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.884    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.884    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 0.642ns (7.279%)  route 8.178ns (92.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         8.178     7.871    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X79Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.995 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_i_1/O
                         net (fo=1, routed)           0.000     7.995    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_i_1_n_0
    SLICE_X79Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X79Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X79Y82         FDRE (Setup_fdre_C_D)        0.029     9.007    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  1.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.472%)  route 0.110ns (42.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.562    -0.602    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.345    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[7]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.074    -0.472    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.102    -0.370    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.602    -0.562    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X85Y86         FDSE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDSE (Prop_fdse_C_Q)         0.141    -0.421 r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]/Q
                         net (fo=1, routed)           0.054    -0.367    MP3_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[9]
    SLICE_X84Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.322 r  MP3_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[22].GPIO_DBus_i[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]_0
    SLICE_X84Y86         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.873    -0.800    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X84Y86         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]/C
                         clock pessimism              0.251    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.121    -0.354    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.596    -0.568    MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X75Y91         FDRE                                         r  MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/Q
                         net (fo=3, routed)           0.128    -0.299    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X74Y91         RAMD32                                       r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.869    -0.804    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X74Y91         RAMD32                                       r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X74Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.335    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.642%)  route 0.166ns (50.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.562    -0.602    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/Q
                         net (fo=1, routed)           0.166    -0.272    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[16]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.074    -0.472    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155    -0.317    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_tag_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.066%)  route 0.220ns (60.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.564    -0.600    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X63Y86         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_tag_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_tag_addr_reg[7]/Q
                         net (fo=3, routed)           0.220    -0.239    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/ADDRB[7]
    RAMB36_X1Y17         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.876    -0.797    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.285    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.555%)  route 0.167ns (50.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.562    -0.602    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/Q
                         net (fo=1, routed)           0.167    -0.271    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[6]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.074    -0.472    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155    -0.317    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.528%)  route 0.167ns (50.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.563    -0.601    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y83         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/Q
                         net (fo=1, routed)           0.167    -0.270    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[11]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.074    -0.472    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155    -0.317    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.602    -0.562    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X87Y102        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.365    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X87Y102        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.873    -0.799    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X87Y102        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.075    -0.413    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.594    -0.570    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y74         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.373    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X89Y74         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.863    -0.810    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y74         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X89Y74         FDRE (Hold_fdre_C_D)         0.075    -0.421    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.595    -0.569    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y76         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.372    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X89Y76         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.864    -0.809    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y76         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.075    -0.420    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MP3_Design_clk_wiz_1_0
  To Clock:  clk_out1_MP3_Design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.518ns (6.153%)  route 7.900ns (93.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.900     7.593    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X78Y82         FDRE (Setup_fdre_C_R)       -0.524     8.454    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.518ns (6.153%)  route 7.900ns (93.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.900     7.593    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X78Y82         FDRE (Setup_fdre_C_R)       -0.524     8.454    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_d1_reg
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 0.518ns (6.153%)  route 7.900ns (93.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.900     7.593    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X78Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X78Y82         FDRE (Setup_fdre_C_R)       -0.524     8.454    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.518ns (6.283%)  route 7.726ns (93.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.726     7.419    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/reset_bool_for_rst
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.508     8.488    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Clk
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.894    
    SLICE_X70Y87         FDRE (Setup_fdre_C_R)       -0.524     8.370    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_data_updated_reg
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.518ns (6.283%)  route 7.726ns (93.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.726     7.419    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/reset_bool_for_rst
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.508     8.488    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Clk
    SLICE_X70Y87         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.894    
    SLICE_X70Y87         FDRE (Setup_fdre_C_R)       -0.524     8.370    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_write_cache_hit_delayed_reg
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.884    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_reg
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.884    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[0]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.884    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[3]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.518ns (6.263%)  route 7.753ns (93.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         7.753     7.446    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/sync_reset
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.498     8.478    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X68Y77         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.074     8.884    
    SLICE_X68Y77         FDRE (Setup_fdre_C_R)       -0.429     8.455    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_reg[4]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 0.642ns (7.279%)  route 8.178ns (92.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.715    -0.825    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X84Y102        FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.307 f  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=991, routed)         8.178     7.871    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/sync_reset
    SLICE_X79Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.995 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_i_1/O
                         net (fo=1, routed)           0.000     7.995    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_i_1_n_0
    SLICE_X79Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        1.592     8.572    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X79Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
                         clock pessimism              0.480     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X79Y82         FDRE (Setup_fdre_C_D)        0.029     9.007    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  1.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.472%)  route 0.110ns (42.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.562    -0.602    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.345    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[7]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.074    -0.472    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.102    -0.370    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.602    -0.562    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X85Y86         FDSE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDSE (Prop_fdse_C_Q)         0.141    -0.421 r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]/Q
                         net (fo=1, routed)           0.054    -0.367    MP3_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[9]
    SLICE_X84Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.322 r  MP3_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[22].GPIO_DBus_i[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[22]_0
    SLICE_X84Y86         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.873    -0.800    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X84Y86         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]/C
                         clock pessimism              0.251    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.121    -0.354    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.596    -0.568    MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X75Y91         FDRE                                         r  MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  MP3_Design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/Q
                         net (fo=3, routed)           0.128    -0.299    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X74Y91         RAMD32                                       r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.869    -0.804    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X74Y91         RAMD32                                       r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X74Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.335    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.642%)  route 0.166ns (50.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.562    -0.602    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/Q
                         net (fo=1, routed)           0.166    -0.272    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[16]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.074    -0.472    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155    -0.317    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_tag_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.066%)  route 0.220ns (60.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.564    -0.600    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X63Y86         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_tag_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_tag_addr_reg[7]/Q
                         net (fo=3, routed)           0.220    -0.239    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/ADDRB[7]
    RAMB36_X1Y17         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.876    -0.797    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.285    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.555%)  route 0.167ns (50.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.562    -0.602    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y82         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/Q
                         net (fo=1, routed)           0.167    -0.271    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[6]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.074    -0.472    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155    -0.317    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.528%)  route 0.167ns (50.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.563    -0.601    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X62Y83         FDRE                                         r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/Q
                         net (fo=1, routed)           0.167    -0.270    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[11]
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.872    -0.801    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.074    -0.472    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155    -0.317    MP3_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.602    -0.562    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X87Y102        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.365    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X87Y102        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.873    -0.799    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X87Y102        FDRE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.237    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.075    -0.413    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.594    -0.570    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y74         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.373    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X89Y74         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.863    -0.810    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y74         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X89Y74         FDRE (Hold_fdre_C_D)         0.075    -0.421    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MP3_Design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MP3_Design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MP3_Design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MP3_Design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MP3_Design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.595    -0.569    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y76         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.372    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X89Y76         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MP3_Design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MP3_Design_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MP3_Design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MP3_Design_i/clk_wiz_1/inst/clk_in1_MP3_Design_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  MP3_Design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    MP3_Design_i/clk_wiz_1/inst/clk_out1_MP3_Design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MP3_Design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2820, routed)        0.864    -0.809    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X89Y76         FDRE                                         r  MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.240    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.075    -0.420    MP3_Design_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.912ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.000ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.201ns  (logic 0.583ns (26.489%)  route 1.618ns (73.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 36.930 - 33.333 ) 
    Source Clock Delay      (SCD):    4.043ns = ( 20.709 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.716    20.709    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X82Y106        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDCE (Prop_fdce_C_Q)         0.459    21.168 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=18, routed)          1.055    22.223    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X85Y104        LUT2 (Prop_lut2_I1_O)        0.124    22.347 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.563    22.910    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X85Y103        FDCE                                         f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.597    36.930    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y103        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.420    37.351    
                         clock uncertainty           -0.035    37.315    
    SLICE_X85Y103        FDCE (Recov_fdce_C_CLR)     -0.405    36.910    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         36.910    
                         arrival time                         -22.910    
  -------------------------------------------------------------------
                         slack                                 14.000    

Slack (MET) :             30.609ns  (required time - arrival time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.263ns  (logic 0.583ns (25.762%)  route 1.680ns (74.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 53.597 - 50.000 ) 
    Source Clock Delay      (SCD):    4.042ns = ( 20.708 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.715    20.708    MP3_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X83Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDCE (Prop_fdce_C_Q)         0.459    21.167 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.872    22.040    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X82Y106        LUT5 (Prop_lut5_I2_O)        0.124    22.164 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.808    22.971    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X82Y106        FDCE                                         f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    51.909    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.000 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.597    53.597    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X82Y106        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.420    54.017    
                         clock uncertainty           -0.035    53.982    
    SLICE_X82Y106        FDCE (Recov_fdce_C_CLR)     -0.402    53.580    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.580    
                         arrival time                         -22.971    
  -------------------------------------------------------------------
                         slack                                 30.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.844ns  (logic 0.191ns (22.627%)  route 0.653ns (77.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 18.605 - 16.667 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 18.187 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.601    18.187    MP3_Design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X83Y107        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDCE (Prop_fdce_C_Q)         0.146    18.333 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.255    18.587    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X82Y106        LUT5 (Prop_lut5_I3_O)        0.045    18.632 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.399    19.031    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X82Y106        FDCE                                         f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.873    18.605    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X82Y106        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.401    18.204    
    SLICE_X82Y106        FDCE (Remov_fdce_C_CLR)     -0.085    18.119    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.119    
                         arrival time                          19.031    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             17.508ns  (arrival time - required time)
  Source:                 MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.801ns  (logic 0.191ns (23.848%)  route 0.610ns (76.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.521ns = ( 18.188 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.602    18.188    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X82Y106        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDCE (Prop_fdce_C_Q)         0.146    18.334 r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=18, routed)          0.415    18.749    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X85Y104        LUT2 (Prop_lut2_I1_O)        0.045    18.794 f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.195    18.989    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X85Y103        FDCE                                         f  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MP3_Design_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    MP3_Design_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  MP3_Design_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.873     1.938    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X85Y103        FDCE                                         r  MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.401     1.537    
                         clock uncertainty            0.035     1.573    
    SLICE_X85Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.481    MP3_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                          18.989    
  -------------------------------------------------------------------
                         slack                                 17.508    





