** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
Start time: 16:10:50 on May 20,2019
vcom -64 -2008 -work xil_defaultlib ../../../../DTC-front.ip_user_files/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/utilities.vhd ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
-- Compiling architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
-- Compiling entity blk_mem_gen_0_blk_mem_gen_prim_width
-- Compiling architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_width
-- Loading entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
-- Compiling entity blk_mem_gen_0_blk_mem_gen_generic_cstr
-- Compiling architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_generic_cstr
-- Loading entity blk_mem_gen_0_blk_mem_gen_prim_width
-- Compiling entity blk_mem_gen_0_blk_mem_gen_top
-- Compiling architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_top
-- Loading entity blk_mem_gen_0_blk_mem_gen_generic_cstr
-- Compiling entity blk_mem_gen_0_blk_mem_gen_v8_4_2_synth
-- Compiling architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_2_synth
-- Loading entity blk_mem_gen_0_blk_mem_gen_top
-- Compiling entity blk_mem_gen_0_blk_mem_gen_v8_4_2
-- Compiling architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_2
-- Loading entity blk_mem_gen_0_blk_mem_gen_v8_4_2_synth
-- Compiling entity blk_mem_gen_0
-- Compiling architecture STRUCTURE of blk_mem_gen_0
-- Loading entity blk_mem_gen_0_blk_mem_gen_v8_4_2
-- Compiling package data_types
-- Loading package MATH_REAL
-- Compiling package utilities_pkg
-- Compiling package body utilities_pkg
-- Loading package utilities_pkg
-- Loading package utilities_pkg
-- Compiling package FunkyMiniBus
-- Compiling package body FunkyMiniBus
-- Loading package FunkyMiniBus
-- Loading package FunkyMiniBus
-- Compiling entity FMBusRamDecoder
-- Compiling architecture behavioral of FMBusRamDecoder
** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(209): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
-- Compiling entity FMBusRegDecoder
-- Compiling architecture behavioral of FMBusRegDecoder
** Warning: ../../../../DTC-front.srcs/sources_1/new/FunkyMiniBus.vhd(409): (vcom-1515) Prefix of predefined attribute "LENGTH" is function call "Strip".
-- Compiling entity FMBusMaster
-- Compiling architecture behavioral of FMBusMaster
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package data_types
-- Compiling entity LinkFormatter
-- Compiling architecture Behavioral of LinkFormatter
-- Compiling entity LinkGenerator
-- Compiling architecture Behavioral of LinkGenerator
-- Compiling entity StubFormatter
-- Compiling architecture Behavioral of StubFormatter
-- Compiling entity top
-- Compiling architecture Behavioral of top
-- Loading entity LinkGenerator
-- Loading entity LinkFormatter
-- Loading entity StubFormatter
-- Loading entity blk_mem_gen_0
End time: 16:10:51 on May 20,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 2
