 ** Message System Log
 ** Database: 
 ** Date:   Thu Nov 22 16:23:27 2012


****************
Macro Parameters
****************

Name                            : register_reg
Family                          : IGLOO
Output Format                   : VHDL
Type                            : Storage Register
Variation                       : Parallel-In/Parallel-Out
Load Enable                     : None
Async Clear                     : Active Low
Async Set                       : None
Test Enable                     : None
Clock                           : Rising
Width                           : 1
Output                          : Active High

*************
Fanin Control
*************

Signal      Buffering   Max Load   Signal Width
------      ---------   --------   ------------
Aclr          Auto         8
Clock         None                      1

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      2  Total:   6144   (0.03%)
    IO (W/ clocks)             Used:      0  Total:     68   (0.00%)
    Differential IO            Used:      0  Total:     13   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote VHDL netlist to
C:/Users/Victor/Documents/Cookies/wake_up_radio/WupPMODbyIRQ/smartgen\registe\
r_reg\register_reg.vhd.

 ** Log Ended:   Thu Nov 22 16:23:28 2012

