
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038513    0.000670    0.196896 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006417    0.047289    0.273684    0.470580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.047289    0.000175    0.470755 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008710    0.085411    0.628299    1.099054 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.085411    0.000364    1.099418 v fanout76/A (sg13g2_buf_8)
     8    0.042558    0.049285    0.150684    1.250103 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.049469    0.001943    1.252046 v _216_/A_N (sg13g2_nand2b_1)
     3    0.011004    0.123924    0.179653    1.431699 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.123928    0.000594    1.432293 v _250_/B (sg13g2_nand2_1)
     2    0.009496    0.091073    0.122450    1.554743 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.091074    0.000517    1.555260 ^ _252_/A (sg13g2_nand2_1)
     2    0.011413    0.129418    0.148399    1.703659 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.129428    0.000931    1.704590 v _253_/A (sg13g2_nor2b_1)
     2    0.011145    0.176952    0.189103    1.893693 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.176956    0.000691    1.894384 ^ _254_/C (sg13g2_nor3_1)
     1    0.004497    0.077109    0.104122    1.998506 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.077111    0.000288    1.998794 v _255_/D (sg13g2_nor4_1)
     1    0.003782    0.191652    0.181973    2.180767 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.191652    0.000149    2.180916 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007432    0.134573    0.161820    2.342736 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.134575    0.000864    2.343599 v output4/A (sg13g2_buf_2)
     1    0.052950    0.147511    0.257850    2.601449 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.147638    0.003910    2.605359 v sine_out[0] (out)
                                              2.605359   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.605359   data arrival time
---------------------------------------------------------------------------------------------
                                              1.244641   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
