3 i novof et al fully integrated cmos phase locked loop with 15 240mhz locking rage and 50ps jitter isscc digest page 1 3 i novof et al fully integrated cmos phase locked loop with 15 240mhz locking rage and 50ps jitter isscc digest of papers pp112 113 feb 1995 4 j maneatis et al precise delay generation using coupled oscillators ieee jssc vol 28 no 12 pp 1273 82 dec 1993 figure 1 receiver system architecture figure 6 chip micrograph see page xxx figure 5 oversampling output of 1000 0000 pattern figure 2 input sampler circuit figure 3 clock generation architecture and circuits figure 4 data and clock path layout table 1 performance summary supply range 2.5 gbps 4.4 5.5 v pll frequency range 80 385mhz data rate range 0.320 2.7 gbps pll bandwidth 10mhz power total analog only 2.25 w 1w min input amplitude 100mv input time constant 150ps input setup and hold 40ps 5ps supply sensitivity of vco closed loop 0.2 ps mv die size 3mm 3mm technology 0.8 m multi phase clock generator vco input samplers 8x3 delay zd decimation data selection logic loop control edge detection decision logic frame recovery decoding clk 23 0 data 23 0 pre_sync_data 7 0 data_out 7 0 d_in d_in_b ext_clk sr latch din_n din_p clk_b clk c2a c2b c1a c1b m1a m1b phase detector loop filter ring oscillator interpolators ref_clk v_ctrl v_bias clk 11 0 v_bias v_ctrl ctrl_in ck_ip ck_in ck_on ck_op ck0_p ck1_p ck1_n ck0_n interp_n interp_p v_ctrl v_bias k ip w 2 w delay buffer replica biasing _0_ _4_ _5_ _1_ _2_ _3_ _11_ _0_ _10_ _1_ _9_ _2_ _8_ _3_ _7_ _4_ _6_ _5_ _0_ _1_ _2_ _3_ _4_ _5_ _11_ _10_ _9_ _8_ _7_ _6_ _12_ _13_ _14_ _15_ _16_ _17_ _23_ _22_ _21_ _20_ _19_ _18_ samplers interpolators delay elements buffers data_in page 2 postscript lang ref man 2nd ed h 2.4 says eps must not call initclip
