--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
XUPV5system.ucf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-10-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;

 172889 paths analyzed, 3886 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.826ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_45 (SLICE_X81Y40.D1), 171 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_45 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.704ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (1.344 - 1.384)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_command_counter_1 to E2M/EC/tx_header_buffer_dest_add_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y66.CQ      Tcko                  0.450   E2M/EC/rx_command_counter<1>
                                                       E2M/EC/rx_command_counter_1
    SLICE_X71Y61.D3      net (fanout=21)       1.380   E2M/EC/rx_command_counter<1>
    SLICE_X71Y61.D       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X72Y62.A1      net (fanout=13)       1.305   E2M/EC/N143
    SLICE_X72Y62.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D6      net (fanout=11)       0.854   E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D       Tilo                  0.094   N610
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X85Y39.B5      net (fanout=2)        1.090   N610
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X81Y40.C1      net (fanout=96)       1.122   E2M/EC/N1621
    SLICE_X81Y40.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<45>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<45>30_SW0
    SLICE_X81Y40.D1      net (fanout=1)        1.005   N648
    SLICE_X81Y40.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<45>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<45>35
                                                       E2M/EC/tx_header_buffer_dest_add_45
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (0.948ns logic, 6.756ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_45 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.651ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (1.344 - 1.350)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_2 to E2M/EC/tx_header_buffer_dest_add_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y66.AQ      Tcko                  0.450   E2M/EC/rx_state<3>
                                                       E2M/EC/rx_state_2
    SLICE_X73Y63.B3      net (fanout=155)      1.943   E2M/EC/rx_state<2>
    SLICE_X73Y63.B       Tilo                  0.094   E2M/EC/N124
                                                       E2M/EC/tx_header_counter_mux0000<3>112
    SLICE_X82Y64.A3      net (fanout=7)        0.998   E2M/EC/N124
    SLICE_X82Y64.A       Tilo                  0.094   E2M/EC/N2371
                                                       E2M/EC/tx_packet_payload_64_mux0000251
    SLICE_X83Y52.C6      net (fanout=4)        0.840   E2M/EC/N2371
    SLICE_X83Y52.C       Tilo                  0.094   E2M/EC/N395
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>61
    SLICE_X81Y40.C2      net (fanout=96)       2.011   E2M/EC/N395
    SLICE_X81Y40.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<45>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<45>30_SW0
    SLICE_X81Y40.D1      net (fanout=1)        1.005   N648
    SLICE_X81Y40.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<45>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<45>35
                                                       E2M/EC/tx_header_buffer_dest_add_45
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (0.854ns logic, 6.797ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_45 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.608ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (1.344 - 1.350)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_1 to E2M/EC/tx_header_buffer_dest_add_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y66.BQ      Tcko                  0.450   E2M/EC/rx_state<3>
                                                       E2M/EC/rx_state_1
    SLICE_X72Y62.B2      net (fanout=166)      2.306   E2M/EC/rx_state<1>
    SLICE_X72Y62.B       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/rx_state_cmp_eq00301
    SLICE_X72Y62.A5      net (fanout=29)       0.283   E2M/EC/rx_state_cmp_eq0030
    SLICE_X72Y62.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D6      net (fanout=11)       0.854   E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D       Tilo                  0.094   N610
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X85Y39.B5      net (fanout=2)        1.090   N610
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X81Y40.C1      net (fanout=96)       1.122   E2M/EC/N1621
    SLICE_X81Y40.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<45>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<45>30_SW0
    SLICE_X81Y40.D1      net (fanout=1)        1.005   N648
    SLICE_X81Y40.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<45>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<45>35
                                                       E2M/EC/tx_header_buffer_dest_add_45
    -------------------------------------------------  ---------------------------
    Total                                      7.608ns (0.948ns logic, 6.660ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_10 (SLICE_X84Y35.B3), 174 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_10 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.732ns (Levels of Logic = 6)
  Clock Path Skew:      0.030ns (1.414 - 1.384)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_command_counter_1 to E2M/EC/tx_header_buffer_dest_add_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y66.CQ      Tcko                  0.450   E2M/EC/rx_command_counter<1>
                                                       E2M/EC/rx_command_counter_1
    SLICE_X71Y61.D3      net (fanout=21)       1.380   E2M/EC/rx_command_counter<1>
    SLICE_X71Y61.D       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X72Y62.A1      net (fanout=13)       1.305   E2M/EC/N143
    SLICE_X72Y62.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D6      net (fanout=11)       0.854   E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D       Tilo                  0.094   N610
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X85Y39.B5      net (fanout=2)        1.090   N610
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X85Y35.A1      net (fanout=96)       1.594   E2M/EC/N1621
    SLICE_X85Y35.A       Tilo                  0.094   N763
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<10>30_SW1
    SLICE_X84Y35.B3      net (fanout=1)        0.586   N763
    SLICE_X84Y35.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<10>35
                                                       E2M/EC/tx_header_buffer_dest_add_10
    -------------------------------------------------  ---------------------------
    Total                                      7.732ns (0.923ns logic, 6.809ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_10 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.636ns (Levels of Logic = 6)
  Clock Path Skew:      0.064ns (1.414 - 1.350)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_1 to E2M/EC/tx_header_buffer_dest_add_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y66.BQ      Tcko                  0.450   E2M/EC/rx_state<3>
                                                       E2M/EC/rx_state_1
    SLICE_X72Y62.B2      net (fanout=166)      2.306   E2M/EC/rx_state<1>
    SLICE_X72Y62.B       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/rx_state_cmp_eq00301
    SLICE_X72Y62.A5      net (fanout=29)       0.283   E2M/EC/rx_state_cmp_eq0030
    SLICE_X72Y62.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D6      net (fanout=11)       0.854   E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D       Tilo                  0.094   N610
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X85Y39.B5      net (fanout=2)        1.090   N610
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X85Y35.A1      net (fanout=96)       1.594   E2M/EC/N1621
    SLICE_X85Y35.A       Tilo                  0.094   N763
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<10>30_SW1
    SLICE_X84Y35.B3      net (fanout=1)        0.586   N763
    SLICE_X84Y35.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<10>35
                                                       E2M/EC/tx_header_buffer_dest_add_10
    -------------------------------------------------  ---------------------------
    Total                                      7.636ns (0.923ns logic, 6.713ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_10 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.626ns (Levels of Logic = 6)
  Clock Path Skew:      0.061ns (1.414 - 1.353)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_command_counter_2 to E2M/EC/tx_header_buffer_dest_add_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y67.AQ      Tcko                  0.450   E2M/EC/rx_command_counter<2>
                                                       E2M/EC/rx_command_counter_2
    SLICE_X71Y61.D4      net (fanout=19)       1.274   E2M/EC/rx_command_counter<2>
    SLICE_X71Y61.D       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X72Y62.A1      net (fanout=13)       1.305   E2M/EC/N143
    SLICE_X72Y62.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D6      net (fanout=11)       0.854   E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D       Tilo                  0.094   N610
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X85Y39.B5      net (fanout=2)        1.090   N610
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X85Y35.A1      net (fanout=96)       1.594   E2M/EC/N1621
    SLICE_X85Y35.A       Tilo                  0.094   N763
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<10>30_SW1
    SLICE_X84Y35.B3      net (fanout=1)        0.586   N763
    SLICE_X84Y35.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<10>35
                                                       E2M/EC/tx_header_buffer_dest_add_10
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (0.923ns logic, 6.703ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_25 (SLICE_X79Y34.D1), 174 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_25 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.675ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (1.395 - 1.384)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_command_counter_1 to E2M/EC/tx_header_buffer_dest_add_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y66.CQ      Tcko                  0.450   E2M/EC/rx_command_counter<1>
                                                       E2M/EC/rx_command_counter_1
    SLICE_X71Y61.D3      net (fanout=21)       1.380   E2M/EC/rx_command_counter<1>
    SLICE_X71Y61.D       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X72Y62.A1      net (fanout=13)       1.305   E2M/EC/N143
    SLICE_X72Y62.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D6      net (fanout=11)       0.854   E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D       Tilo                  0.094   N610
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X85Y39.B5      net (fanout=2)        1.090   N610
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X82Y34.B4      net (fanout=96)       1.240   E2M/EC/N1621
    SLICE_X82Y34.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<16>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>30_SW1
    SLICE_X79Y34.D1      net (fanout=1)        0.858   N715
    SLICE_X79Y34.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<25>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>35
                                                       E2M/EC/tx_header_buffer_dest_add_25
    -------------------------------------------------  ---------------------------
    Total                                      7.675ns (0.948ns logic, 6.727ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_25 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.579ns (Levels of Logic = 6)
  Clock Path Skew:      0.045ns (1.395 - 1.350)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_1 to E2M/EC/tx_header_buffer_dest_add_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y66.BQ      Tcko                  0.450   E2M/EC/rx_state<3>
                                                       E2M/EC/rx_state_1
    SLICE_X72Y62.B2      net (fanout=166)      2.306   E2M/EC/rx_state<1>
    SLICE_X72Y62.B       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/rx_state_cmp_eq00301
    SLICE_X72Y62.A5      net (fanout=29)       0.283   E2M/EC/rx_state_cmp_eq0030
    SLICE_X72Y62.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D6      net (fanout=11)       0.854   E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D       Tilo                  0.094   N610
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X85Y39.B5      net (fanout=2)        1.090   N610
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X82Y34.B4      net (fanout=96)       1.240   E2M/EC/N1621
    SLICE_X82Y34.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<16>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>30_SW1
    SLICE_X79Y34.D1      net (fanout=1)        0.858   N715
    SLICE_X79Y34.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<25>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>35
                                                       E2M/EC/tx_header_buffer_dest_add_25
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (0.948ns logic, 6.631ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_command_counter_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_25 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.569ns (Levels of Logic = 6)
  Clock Path Skew:      0.042ns (1.395 - 1.353)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_command_counter_2 to E2M/EC/tx_header_buffer_dest_add_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y67.AQ      Tcko                  0.450   E2M/EC/rx_command_counter<2>
                                                       E2M/EC/rx_command_counter_2
    SLICE_X71Y61.D4      net (fanout=19)       1.274   E2M/EC/rx_command_counter<2>
    SLICE_X71Y61.D       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X72Y62.A1      net (fanout=13)       1.305   E2M/EC/N143
    SLICE_X72Y62.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D6      net (fanout=11)       0.854   E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D       Tilo                  0.094   N610
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X85Y39.B5      net (fanout=2)        1.090   N610
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X82Y34.B4      net (fanout=96)       1.240   E2M/EC/N1621
    SLICE_X82Y34.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<16>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>30_SW1
    SLICE_X79Y34.D1      net (fanout=1)        0.858   N715
    SLICE_X79Y34.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<25>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>35
                                                       E2M/EC/tx_header_buffer_dest_add_25
    -------------------------------------------------  ---------------------------
    Total                                      7.569ns (0.948ns logic, 6.621ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/ethToFifoData_14 (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.564ns (Levels of Logic = 0)
  Clock Path Skew:      0.245ns (1.521 - 1.276)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/ethToFifoData_14 to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y79.CQ         Tcko                  0.414   E2M/EC/ethToFifoData<15>
                                                          E2M/EC/ethToFifoData_14
    RAMB36_X3Y16.DIADIL14   net (fanout=2)        0.436   E2M/EC/ethToFifoData<14>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.564ns (0.128ns logic, 0.436ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/ethToFifoData_12 (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 0)
  Clock Path Skew:      0.245ns (1.521 - 1.276)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/ethToFifoData_12 to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X89Y79.AQ         Tcko                  0.414   E2M/EC/ethToFifoData<15>
                                                          E2M/EC/ethToFifoData_12
    RAMB36_X3Y16.DIADIL12   net (fanout=2)        0.446   E2M/EC/ethToFifoData<12>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.574ns (0.128ns logic, 0.446ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/ethToFifoAddress_2 (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.247ns (1.521 - 1.274)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/ethToFifoAddress_2 to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y78.CQ         Tcko                  0.433   E2M/EC/ethToFifoAddress<3>
                                                          E2M/EC/ethToFifoAddress_2
    RAMB36_X3Y16.DIBDIL2    net (fanout=2)        0.458   E2M/EC/ethToFifoAddress<2>
    RAMB36_X3Y16.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.605ns (0.147ns logic, 0.458ns route)
                                                          (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.900ns
  High pulse: 3.950ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: GMII_GTX_CLK_0_OBUF/SR
  Logical resource: E2M/emac_ll/v5_emac_block_inst/gmii0/gmii_tx_clk_oddr/SR
  Location pin: OLOGIC_X1Y211.SR
  Clock network: E2M/delayCtrl0Reset<12>
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.900ns
  High pulse: 3.950ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN/SR
  Logical resource: E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN/SR
  Location pin: OLOGIC_X2Y48.SR
  Clock network: E2M/delayCtrl0Reset<12>
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.900ns
  High pulse: 3.950ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER/SR
  Logical resource: E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER/SR
  Location pin: OLOGIC_X2Y49.SR
  Clock network: E2M/delayCtrl0Reset<12>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X56Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y65.AQ      Tcko                  0.471   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X56Y65.BX      net (fanout=1)        0.310   E2M/delayCtrl0Reset<0>
    SLICE_X56Y65.CLK     Tdick                -0.018   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.453ns logic, 0.310ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X56Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y65.AQ      Tcko                  0.433   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X56Y65.BX      net (fanout=1)        0.285   E2M/delayCtrl0Reset<0>
    SLICE_X56Y65.CLK     Tckdi       (-Th)     0.242   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<12>/SR
  Logical resource: E2M/delayCtrl0Reset_12/SR
  Location pin: SLICE_X74Y67.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<12>/SR
  Logical resource: E2M/delayCtrl0Reset_12/SR
  Location pin: SLICE_X74Y67.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.854ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.523ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X56Y65.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;

 1794 paths analyzed, 407 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.727ns.
--------------------------------------------------------------------------------

Paths for end point tm/inputMemoryReadAdd_3 (SLICE_X36Y54.D1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/inputMemoryReadAdd_15 (FF)
  Destination:          tm/inputMemoryReadAdd_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.135 - 0.154)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/inputMemoryReadAdd_15 to tm/inputMemoryReadAdd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y57.BQ      Tcko                  0.471   tm/inputMemoryReadAdd<16>
                                                       tm/inputMemoryReadAdd_15
    SLICE_X36Y57.D1      net (fanout=3)        1.076   tm/inputMemoryReadAdd<15>
    SLICE_X36Y57.D       Tilo                  0.094   tm/inputMemoryReadAdd<16>
                                                       tm/currState_cmp_eq000439
    SLICE_X34Y55.A2      net (fanout=3)        0.934   tm/currState_cmp_eq000439
    SLICE_X34Y55.A       Tilo                  0.094   tm/currState_cmp_eq000464
                                                       tm/currState_cmp_eq000484
    SLICE_X36Y55.B1      net (fanout=2)        0.901   tm/currState_cmp_eq0004
    SLICE_X36Y55.B       Tilo                  0.094   tm/inputMemoryReadAdd<9>
                                                       tm/inputMemoryReadAdd_mux0000<0>21
    SLICE_X36Y54.D1      net (fanout=17)       0.956   tm/N6
    SLICE_X36Y54.CLK     Tas                   0.010   tm/inputMemoryReadAdd<3>
                                                       tm/inputMemoryReadAdd_mux0000<13>1
                                                       tm/inputMemoryReadAdd_3
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (0.763ns logic, 3.867ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/inputMemoryReadAdd_6 (FF)
  Destination:          tm/inputMemoryReadAdd_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.506ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.135 - 0.141)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/inputMemoryReadAdd_6 to tm/inputMemoryReadAdd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y53.CQ      Tcko                  0.471   tm/inputMemoryReadAdd<6>
                                                       tm/inputMemoryReadAdd_6
    SLICE_X36Y57.D2      net (fanout=3)        0.952   tm/inputMemoryReadAdd<6>
    SLICE_X36Y57.D       Tilo                  0.094   tm/inputMemoryReadAdd<16>
                                                       tm/currState_cmp_eq000439
    SLICE_X34Y55.A2      net (fanout=3)        0.934   tm/currState_cmp_eq000439
    SLICE_X34Y55.A       Tilo                  0.094   tm/currState_cmp_eq000464
                                                       tm/currState_cmp_eq000484
    SLICE_X36Y55.B1      net (fanout=2)        0.901   tm/currState_cmp_eq0004
    SLICE_X36Y55.B       Tilo                  0.094   tm/inputMemoryReadAdd<9>
                                                       tm/inputMemoryReadAdd_mux0000<0>21
    SLICE_X36Y54.D1      net (fanout=17)       0.956   tm/N6
    SLICE_X36Y54.CLK     Tas                   0.010   tm/inputMemoryReadAdd<3>
                                                       tm/inputMemoryReadAdd_mux0000<13>1
                                                       tm/inputMemoryReadAdd_3
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (0.763ns logic, 3.743ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/inputMemoryReadAdd_13 (FF)
  Destination:          tm/inputMemoryReadAdd_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.339ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.135 - 0.151)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/inputMemoryReadAdd_13 to tm/inputMemoryReadAdd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y56.DQ      Tcko                  0.471   tm/inputMemoryReadAdd<13>
                                                       tm/inputMemoryReadAdd_13
    SLICE_X36Y57.D3      net (fanout=3)        0.785   tm/inputMemoryReadAdd<13>
    SLICE_X36Y57.D       Tilo                  0.094   tm/inputMemoryReadAdd<16>
                                                       tm/currState_cmp_eq000439
    SLICE_X34Y55.A2      net (fanout=3)        0.934   tm/currState_cmp_eq000439
    SLICE_X34Y55.A       Tilo                  0.094   tm/currState_cmp_eq000464
                                                       tm/currState_cmp_eq000484
    SLICE_X36Y55.B1      net (fanout=2)        0.901   tm/currState_cmp_eq0004
    SLICE_X36Y55.B       Tilo                  0.094   tm/inputMemoryReadAdd<9>
                                                       tm/inputMemoryReadAdd_mux0000<0>21
    SLICE_X36Y54.D1      net (fanout=17)       0.956   tm/N6
    SLICE_X36Y54.CLK     Tas                   0.010   tm/inputMemoryReadAdd<3>
                                                       tm/inputMemoryReadAdd_mux0000<13>1
                                                       tm/inputMemoryReadAdd_3
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (0.763ns logic, 3.576ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point tm/inputMemoryReadAdd_6 (SLICE_X36Y53.C1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/inputMemoryReadAdd_15 (FF)
  Destination:          tm/inputMemoryReadAdd_6 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.623ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.131 - 0.154)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/inputMemoryReadAdd_15 to tm/inputMemoryReadAdd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y57.BQ      Tcko                  0.471   tm/inputMemoryReadAdd<16>
                                                       tm/inputMemoryReadAdd_15
    SLICE_X36Y57.D1      net (fanout=3)        1.076   tm/inputMemoryReadAdd<15>
    SLICE_X36Y57.D       Tilo                  0.094   tm/inputMemoryReadAdd<16>
                                                       tm/currState_cmp_eq000439
    SLICE_X34Y55.A2      net (fanout=3)        0.934   tm/currState_cmp_eq000439
    SLICE_X34Y55.A       Tilo                  0.094   tm/currState_cmp_eq000464
                                                       tm/currState_cmp_eq000484
    SLICE_X36Y55.B1      net (fanout=2)        0.901   tm/currState_cmp_eq0004
    SLICE_X36Y55.B       Tilo                  0.094   tm/inputMemoryReadAdd<9>
                                                       tm/inputMemoryReadAdd_mux0000<0>21
    SLICE_X36Y53.C1      net (fanout=17)       0.950   tm/N6
    SLICE_X36Y53.CLK     Tas                   0.009   tm/inputMemoryReadAdd<6>
                                                       tm/inputMemoryReadAdd_mux0000<10>1
                                                       tm/inputMemoryReadAdd_6
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (0.762ns logic, 3.861ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/inputMemoryReadAdd_6 (FF)
  Destination:          tm/inputMemoryReadAdd_6 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.499ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/inputMemoryReadAdd_6 to tm/inputMemoryReadAdd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y53.CQ      Tcko                  0.471   tm/inputMemoryReadAdd<6>
                                                       tm/inputMemoryReadAdd_6
    SLICE_X36Y57.D2      net (fanout=3)        0.952   tm/inputMemoryReadAdd<6>
    SLICE_X36Y57.D       Tilo                  0.094   tm/inputMemoryReadAdd<16>
                                                       tm/currState_cmp_eq000439
    SLICE_X34Y55.A2      net (fanout=3)        0.934   tm/currState_cmp_eq000439
    SLICE_X34Y55.A       Tilo                  0.094   tm/currState_cmp_eq000464
                                                       tm/currState_cmp_eq000484
    SLICE_X36Y55.B1      net (fanout=2)        0.901   tm/currState_cmp_eq0004
    SLICE_X36Y55.B       Tilo                  0.094   tm/inputMemoryReadAdd<9>
                                                       tm/inputMemoryReadAdd_mux0000<0>21
    SLICE_X36Y53.C1      net (fanout=17)       0.950   tm/N6
    SLICE_X36Y53.CLK     Tas                   0.009   tm/inputMemoryReadAdd<6>
                                                       tm/inputMemoryReadAdd_mux0000<10>1
                                                       tm/inputMemoryReadAdd_6
    -------------------------------------------------  ---------------------------
    Total                                      4.499ns (0.762ns logic, 3.737ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/inputMemoryReadAdd_13 (FF)
  Destination:          tm/inputMemoryReadAdd_6 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.131 - 0.151)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/inputMemoryReadAdd_13 to tm/inputMemoryReadAdd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y56.DQ      Tcko                  0.471   tm/inputMemoryReadAdd<13>
                                                       tm/inputMemoryReadAdd_13
    SLICE_X36Y57.D3      net (fanout=3)        0.785   tm/inputMemoryReadAdd<13>
    SLICE_X36Y57.D       Tilo                  0.094   tm/inputMemoryReadAdd<16>
                                                       tm/currState_cmp_eq000439
    SLICE_X34Y55.A2      net (fanout=3)        0.934   tm/currState_cmp_eq000439
    SLICE_X34Y55.A       Tilo                  0.094   tm/currState_cmp_eq000464
                                                       tm/currState_cmp_eq000484
    SLICE_X36Y55.B1      net (fanout=2)        0.901   tm/currState_cmp_eq0004
    SLICE_X36Y55.B       Tilo                  0.094   tm/inputMemoryReadAdd<9>
                                                       tm/inputMemoryReadAdd_mux0000<0>21
    SLICE_X36Y53.C1      net (fanout=17)       0.950   tm/N6
    SLICE_X36Y53.CLK     Tas                   0.009   tm/inputMemoryReadAdd<6>
                                                       tm/inputMemoryReadAdd_mux0000<10>1
                                                       tm/inputMemoryReadAdd_6
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (0.762ns logic, 3.570ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point tm/inputMemoryReadAdd_10 (SLICE_X36Y56.A1), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/inputMemoryReadAdd_15 (FF)
  Destination:          tm/inputMemoryReadAdd_10 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.631ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.140 - 0.154)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/inputMemoryReadAdd_15 to tm/inputMemoryReadAdd_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y57.BQ      Tcko                  0.471   tm/inputMemoryReadAdd<16>
                                                       tm/inputMemoryReadAdd_15
    SLICE_X36Y57.D1      net (fanout=3)        1.076   tm/inputMemoryReadAdd<15>
    SLICE_X36Y57.D       Tilo                  0.094   tm/inputMemoryReadAdd<16>
                                                       tm/currState_cmp_eq000439
    SLICE_X34Y55.A2      net (fanout=3)        0.934   tm/currState_cmp_eq000439
    SLICE_X34Y55.A       Tilo                  0.094   tm/currState_cmp_eq000464
                                                       tm/currState_cmp_eq000484
    SLICE_X36Y55.B1      net (fanout=2)        0.901   tm/currState_cmp_eq0004
    SLICE_X36Y55.B       Tilo                  0.094   tm/inputMemoryReadAdd<9>
                                                       tm/inputMemoryReadAdd_mux0000<0>21
    SLICE_X36Y56.A1      net (fanout=17)       0.960   tm/N6
    SLICE_X36Y56.CLK     Tas                   0.007   tm/inputMemoryReadAdd<13>
                                                       tm/inputMemoryReadAdd_mux0000<6>1
                                                       tm/inputMemoryReadAdd_10
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (0.760ns logic, 3.871ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/inputMemoryReadAdd_6 (FF)
  Destination:          tm/inputMemoryReadAdd_10 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.507ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.140 - 0.141)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/inputMemoryReadAdd_6 to tm/inputMemoryReadAdd_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y53.CQ      Tcko                  0.471   tm/inputMemoryReadAdd<6>
                                                       tm/inputMemoryReadAdd_6
    SLICE_X36Y57.D2      net (fanout=3)        0.952   tm/inputMemoryReadAdd<6>
    SLICE_X36Y57.D       Tilo                  0.094   tm/inputMemoryReadAdd<16>
                                                       tm/currState_cmp_eq000439
    SLICE_X34Y55.A2      net (fanout=3)        0.934   tm/currState_cmp_eq000439
    SLICE_X34Y55.A       Tilo                  0.094   tm/currState_cmp_eq000464
                                                       tm/currState_cmp_eq000484
    SLICE_X36Y55.B1      net (fanout=2)        0.901   tm/currState_cmp_eq0004
    SLICE_X36Y55.B       Tilo                  0.094   tm/inputMemoryReadAdd<9>
                                                       tm/inputMemoryReadAdd_mux0000<0>21
    SLICE_X36Y56.A1      net (fanout=17)       0.960   tm/N6
    SLICE_X36Y56.CLK     Tas                   0.007   tm/inputMemoryReadAdd<13>
                                                       tm/inputMemoryReadAdd_mux0000<6>1
                                                       tm/inputMemoryReadAdd_10
    -------------------------------------------------  ---------------------------
    Total                                      4.507ns (0.760ns logic, 3.747ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/inputMemoryReadAdd_13 (FF)
  Destination:          tm/inputMemoryReadAdd_10 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.340ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/inputMemoryReadAdd_13 to tm/inputMemoryReadAdd_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y56.DQ      Tcko                  0.471   tm/inputMemoryReadAdd<13>
                                                       tm/inputMemoryReadAdd_13
    SLICE_X36Y57.D3      net (fanout=3)        0.785   tm/inputMemoryReadAdd<13>
    SLICE_X36Y57.D       Tilo                  0.094   tm/inputMemoryReadAdd<16>
                                                       tm/currState_cmp_eq000439
    SLICE_X34Y55.A2      net (fanout=3)        0.934   tm/currState_cmp_eq000439
    SLICE_X34Y55.A       Tilo                  0.094   tm/currState_cmp_eq000464
                                                       tm/currState_cmp_eq000484
    SLICE_X36Y55.B1      net (fanout=2)        0.901   tm/currState_cmp_eq0004
    SLICE_X36Y55.B       Tilo                  0.094   tm/inputMemoryReadAdd<9>
                                                       tm/inputMemoryReadAdd_mux0000<0>21
    SLICE_X36Y56.A1      net (fanout=17)       0.960   tm/N6
    SLICE_X36Y56.CLK     Tas                   0.007   tm/inputMemoryReadAdd<13>
                                                       tm/inputMemoryReadAdd_mux0000<6>1
                                                       tm/inputMemoryReadAdd_10
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (0.760ns logic, 3.580ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y8.DIADIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/outputMemoryWriteData_4 (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (1.506 - 1.318)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tm/outputMemoryWriteData_4 to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X64Y39.AQ        Tcko                  0.433   tm/outputMemoryWriteData<7>
                                                         tm/outputMemoryWriteData_4
    RAMB36_X2Y8.DIADIL0    net (fanout=1)        0.490   tm/outputMemoryWriteData<4>
    RAMB36_X2Y8.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.637ns (0.147ns logic, 0.490ns route)
                                                         (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y9.DIADIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/outputMemoryWriteData_0 (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.665ns (Levels of Logic = 0)
  Clock Path Skew:      0.205ns (0.656 - 0.451)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tm/outputMemoryWriteData_0 to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X65Y47.AQ        Tcko                  0.414   tm/outputMemoryWriteData<3>
                                                         tm/outputMemoryWriteData_0
    RAMB36_X2Y9.DIADIL0    net (fanout=1)        0.537   tm/outputMemoryWriteData<0>
    RAMB36_X2Y9.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.665ns (0.128ns logic, 0.537ns route)
                                                         (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point tm/register32Address_4 (SLICE_X53Y65.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/register32Address_4 (FF)
  Destination:          tm/register32Address_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tm/register32Address_4 to tm/register32Address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.CQ      Tcko                  0.414   tm/register32Address<4>
                                                       tm/register32Address_4
    SLICE_X53Y65.CX      net (fanout=6)        0.161   tm/register32Address<4>
    SLICE_X53Y65.CLK     Tckdi       (-Th)     0.106   tm/register32Address<4>
                                                       tm/register32Address_mux0000<3>_f7
                                                       tm/register32Address_4
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.308ns logic, 0.161ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.666ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X2Y8.CLKARDCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.666ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X2Y8.CLKARDCLKU
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.666ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_0 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.699 - 0.648)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_0 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y87.AQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_0
    RAMB36_X3Y18.DIBDIL0    net (fanout=3)        0.799   E2M/EC/sysACE_MPADD<0>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.612ns (0.813ns logic, 0.799ns route)
                                                          (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.706 - 0.648)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y85.AQ             Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.ENARDENL       net (fanout=2)        0.606   E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.REGCLKARDRCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             1.534ns (0.928ns logic, 0.606ns route)
                                                              (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.721 - 0.648)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y85.AQ         Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.ENARDENL   net (fanout=2)        0.606   E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.CLKARDCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.534ns (0.928ns logic, 0.606ns route)
                                                          (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.535ns (Levels of Logic = 0)
  Clock Path Skew:      0.098ns (0.699 - 0.601)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y90.AQ         Tcko                  0.450   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.ENBWRENL   net (fanout=2)        0.607   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.CLKBWRCLKL Trcck_WREN            0.478   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.535ns (0.928ns logic, 0.607ns route)
                                                          (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_6 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.751 - 0.591)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_6 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y90.CQ         Tcko                  0.433   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_6
    RAMB36_X3Y18.DIBDIL6    net (fanout=3)        0.390   E2M/EC/sysACE_MPADD<6>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.537ns (0.147ns logic, 0.390ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_4 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.539ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.751 - 0.591)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_4 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y90.AQ         Tcko                  0.433   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_4
    RAMB36_X3Y18.DIBDIL4    net (fanout=3)        0.392   E2M/EC/sysACE_MPADD<4>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.539ns (0.147ns logic, 0.392ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.751 - 0.559)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y90.AQ         Tcko                  0.414   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.ENBWRENL   net (fanout=2)        0.558   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.CLKBWRCLKL Trckc_WREN  (-Th)     0.395   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.577ns (0.019ns logic, 0.558ns route)
                                                          (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y16.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACE_state_FSM_FFd2/CLK
  Logical resource: E2M/EC/sysACE_state_FSM_FFd2/CK
  Location pin: SLICE_X86Y86.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.810ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.630ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.810ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y87.AQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.426   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (2.384ns logic, 1.426ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.503ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.503ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y87.AQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.312   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.503ns (2.191ns logic, 1.312ns route)
                                                       (62.5% logic, 37.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.911ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.529ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.911ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y90.DQ      Tcko                  0.450   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.508   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (2.403ns logic, 1.508ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.594ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.594ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y90.DQ      Tcko                  0.414   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.387   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (2.207ns logic, 1.387ns route)
                                                       (61.4% logic, 38.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.506ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.654ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y18.DIADIL10   net (fanout=1)        1.252   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.506ns (1.254ns logic, 1.252ns route)
                                                          (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.737ns (requirement - data path)
  Source:               sysACE_MPDATA<2> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.423ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<2> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J7.I                    Tiopi                 0.915   sysACE_MPDATA<2>
                                                          sysACE_MPDATA<2>
                                                          E2M/EC/sysACEIO/IOBUF_B2/IBUF
    RAMB36_X3Y18.DIADIL2    net (fanout=1)        1.166   E2M/EC/sysACE_MPDATA_Out<2>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.423ns (1.257ns logic, 1.166ns route)
                                                          (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL13), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.740ns (requirement - data path)
  Source:               sysACE_MPDATA<13> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.420ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<13> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    T6.I                    Tiopi                 0.888   sysACE_MPDATA<13>
                                                          sysACE_MPDATA<13>
                                                          E2M/EC/sysACEIO/IOBUF_B13/IBUF
    RAMB36_X3Y18.DIADIL13   net (fanout=1)        1.190   E2M/EC/sysACE_MPDATA_Out<13>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.420ns (1.230ns logic, 1.190ns route)
                                                          (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL15), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.490ns (data path)
  Source:               sysACE_MPDATA<15> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<15> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J6.I                    Tiopi                 0.876   sysACE_MPDATA<15>
                                                          sysACE_MPDATA<15>
                                                          E2M/EC/sysACEIO/IOBUF_B15/IBUF
    RAMB36_X3Y18.DIADIL15   net (fanout=1)        0.900   E2M/EC/sysACE_MPDATA_Out<15>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.490ns (0.590ns logic, 0.900ns route)
                                                          (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X91Y90.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.493ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X91Y90.A3      net (fanout=2)        0.742   E2M/EC/fromSysACEFifoFull
    SLICE_X91Y90.CLK     Tah         (-Th)     0.197   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (0.751ns logic, 0.742ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL3), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.511ns (data path)
  Source:               sysACE_MPDATA<3> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.511ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<3> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    H7.I                    Tiopi                 0.889   sysACE_MPDATA<3>
                                                          sysACE_MPDATA<3>
                                                          E2M/EC/sysACEIO/IOBUF_B3/IBUF
    RAMB36_X3Y18.DIADIL3    net (fanout=1)        0.908   E2M/EC/sysACE_MPDATA_Out<3>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.511ns (0.603ns logic, 0.908ns route)
                                                          (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.235ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.598 - 1.511)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y192.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMAC0RXD6  net (fanout=1)        6.520   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.287ns (0.767ns logic, 6.520ns route)
                                                           (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.598 - 1.505)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y186.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXER  net (fanout=1)        6.259   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_ERROR         0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.026ns (0.767ns logic, 6.259ns route)
                                                           (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.699ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y195.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3
    TEMAC_X0Y0.PHYEMAC0RXD3  net (fanout=1)        5.932   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.699ns (0.767ns logic, 5.932ns route)
                                                           (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y17.DIADIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.763 - 0.601)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y86.CQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_bf_pipe_1
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3
    RAMB36_X3Y17.DIADIL3    net (fanout=2)        0.382   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<3>
    RAMB36_X3Y17.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.529ns (0.147ns logic, 0.382ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y17.DIADIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.763 - 0.601)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y86.AQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_bf_pipe_1
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1
    RAMB36_X3Y17.DIADIL1    net (fanout=2)        0.387   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<1>
    RAMB36_X3Y17.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.534ns (0.147ns logic, 0.387ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y17.ADDRAL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.183ns (0.763 - 0.580)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y88.DQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7
    RAMB36_X3Y17.ADDRAL11   net (fanout=5)        0.462   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
    RAMB36_X3Y17.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.582ns (0.120ns logic, 0.462ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X3Y17.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X3Y17.CLKARDCLKU
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.366ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X99Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y55.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X99Y53.AX      net (fanout=1)        0.903   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X99Y53.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.366ns (0.463ns logic, 0.903ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X93Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.992ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y50.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X93Y50.AX      net (fanout=2)        0.550   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X93Y50.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.992ns (0.442ns logic, 0.550ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X99Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.898ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y62.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X99Y59.AX      net (fanout=2)        0.456   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X99Y59.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.442ns logic, 0.456ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X101Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y54.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X101Y54.DX     net (fanout=2)        0.290   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X101Y54.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.195ns logic, 0.290ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X99Y62.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y62.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X99Y62.A4      net (fanout=2)        0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X99Y62.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.217ns logic, 0.333ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X95Y50.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y50.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X95Y50.D4      net (fanout=2)        0.337   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X95Y50.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.219ns logic, 0.337ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.933ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X78Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.933ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y51.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X88Y50.C5      net (fanout=3)        0.648   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X88Y50.CMUX    Tilo                  0.376   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X78Y56.SR      net (fanout=1)        0.912   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X78Y56.CLK     Tsrck                 0.547   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.933ns (1.373ns logic, 1.560ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X89Y50.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.637ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y51.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X89Y50.B3      net (fanout=3)        0.843   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X89Y50.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X89Y50.A5      net (fanout=1)        0.224   N14
    SLICE_X89Y50.CLK     Tas                   0.026   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.637ns (0.570ns logic, 1.067ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X99Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y51.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y56.DX      net (fanout=3)        0.672   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y56.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.124ns (0.452ns logic, 0.672ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X99Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.813ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y51.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y56.DX      net (fanout=3)        0.618   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X99Y56.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.813ns (0.195ns logic, 0.618ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X89Y50.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.286ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y51.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X89Y50.B3      net (fanout=3)        0.776   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X89Y50.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X89Y50.A5      net (fanout=1)        0.206   N14
    SLICE_X89Y50.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.304ns logic, 0.982ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X78Y56.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.404ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y51.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X88Y50.C5      net (fanout=3)        0.597   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X88Y50.CMUX    Tilo                  0.346   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X78Y56.SR      net (fanout=1)        0.839   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X78Y56.CLK     Tcksr       (-Th)    -0.208   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.404ns (0.968ns logic, 1.436ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.521ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (SLICE_X105Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.521ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y59.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y59.B4     net (fanout=2)        0.533   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y59.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X105Y52.A5     net (fanout=2)        0.725   N0
    SLICE_X105Y52.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X104Y56.B5     net (fanout=13)       0.600   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X104Y56.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X105Y53.CE     net (fanout=4)        0.681   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X105Y53.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (0.982ns logic, 2.539ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (SLICE_X105Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.521ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y59.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y59.B4     net (fanout=2)        0.533   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y59.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X105Y52.A5     net (fanout=2)        0.725   N0
    SLICE_X105Y52.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X104Y56.B5     net (fanout=13)       0.600   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X104Y56.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X105Y53.CE     net (fanout=4)        0.681   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X105Y53.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (0.982ns logic, 2.539ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (SLICE_X105Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.521ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y59.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y59.B4     net (fanout=2)        0.533   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y59.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X105Y52.A5     net (fanout=2)        0.725   N0
    SLICE_X105Y52.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X104Y56.B5     net (fanout=13)       0.600   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X104Y56.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X105Y53.CE     net (fanout=4)        0.681   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X105Y53.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (0.982ns logic, 2.539ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X93Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.517ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y50.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X93Y49.AX      net (fanout=1)        0.332   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X93Y49.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.517ns (0.185ns logic, 0.332ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X96Y56.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.595ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y59.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X96Y56.CX      net (fanout=1)        0.411   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X96Y56.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.184ns logic, 0.411ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X92Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y53.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X92Y53.AX      net (fanout=1)        0.419   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X92Y53.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.178ns logic, 0.419ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.441ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X99Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.245ns (Levels of Logic = 0)
  Clock Path Skew:      -0.114ns (0.613 - 0.727)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y51.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X99Y51.BX      net (fanout=1)        0.806   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X99Y51.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.439ns logic, 0.806ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X99Y51.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 0)
  Clock Path Skew:      -0.114ns (0.613 - 0.727)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y51.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X99Y51.DX      net (fanout=1)        0.739   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X99Y51.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.452ns logic, 0.739ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X99Y51.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.186ns (Levels of Logic = 0)
  Clock Path Skew:      -0.114ns (0.613 - 0.727)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y51.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2
    SLICE_X99Y51.CX      net (fanout=1)        0.732   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X99Y51.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.454ns logic, 0.732ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X100Y52.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.046ns (0.708 - 0.662)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y53.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X100Y52.DX     net (fanout=1)        0.273   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X100Y52.CLK    Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.184ns logic, 0.273ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X100Y52.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.046ns (0.708 - 0.662)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y53.CQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X100Y52.CX     net (fanout=1)        0.283   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X100Y52.CLK    Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.184ns logic, 0.283ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X100Y51.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.003ns (0.131 - 0.134)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y53.CQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X100Y51.CX     net (fanout=1)        0.287   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X100Y51.CLK    Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.203ns logic, 0.287ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.087ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X81Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.087ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y86.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X81Y83.AX      net (fanout=2)        0.645   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X81Y83.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (0.442ns logic, 0.645ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X81Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y86.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X81Y83.AX      net (fanout=2)        0.594   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X81Y83.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.185ns logic, 0.594ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.029ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X81Y90.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      -0.058ns (0.526 - 0.584)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y89.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_7
    SLICE_X81Y90.DX      net (fanout=1)        0.484   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
    SLICE_X81Y90.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_7
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.452ns logic, 0.484ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X81Y82.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.141 - 0.151)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y83.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X81Y82.DX      net (fanout=1)        0.479   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X81Y82.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.452ns logic, 0.479ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X80Y91.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      -0.052ns (0.532 - 0.584)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y90.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X80Y91.DX      net (fanout=1)        0.480   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X80Y91.CLK     Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.445ns logic, 0.480ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X80Y91.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.571 - 0.543)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y90.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8
    SLICE_X80Y91.AX      net (fanout=1)        0.282   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<8>
    SLICE_X80Y91.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.178ns logic, 0.282ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X80Y91.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.571 - 0.543)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y90.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X80Y91.BX      net (fanout=1)        0.291   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X80Y91.CLK     Tckdi       (-Th)     0.242   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.172ns logic, 0.291ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X80Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.002ns (0.122 - 0.120)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y88.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X80Y89.AX      net (fanout=1)        0.272   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X80Y89.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.178ns logic, 0.272ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.823ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X50Y54.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.823ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y55.CQ      Tcko                  0.471   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X54Y54.D5      net (fanout=3)        0.566   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X54Y54.D       Tilo                  0.094   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X50Y54.CE      net (fanout=1)        0.463   E2M/EC/userLogicReset_not0001
    SLICE_X50Y54.CLK     Tceck                 0.229   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.823ns (0.794ns logic, 1.029ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X57Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.795ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y55.CQ      Tcko                  0.471   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X55Y53.B5      net (fanout=3)        0.529   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X55Y53.B       Tilo                  0.094   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X57Y53.CE      net (fanout=1)        0.472   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X57Y53.CLK     Tceck                 0.229   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.795ns (0.794ns logic, 1.001ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X57Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.487ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y55.CQ      Tcko                  0.433   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X55Y53.B5      net (fanout=3)        0.487   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X55Y53.B       Tilo                  0.087   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X57Y53.CE      net (fanout=1)        0.434   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X57Y53.CLK     Tckce       (-Th)    -0.046   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (0.566ns logic, 0.921ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X50Y54.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.513ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y55.CQ      Tcko                  0.433   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X54Y54.D5      net (fanout=3)        0.521   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X54Y54.D       Tilo                  0.087   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X50Y54.CE      net (fanout=1)        0.426   E2M/EC/userLogicReset_not0001
    SLICE_X50Y54.CLK     Tckce       (-Th)    -0.046   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.513ns (0.566ns logic, 0.947ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;

 12130 paths analyzed, 3277 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.787ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_10 (SLICE_X84Y35.B3), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.787ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_dest_add_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y78.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X71Y61.D5      net (fanout=116)      1.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X71Y61.D       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X72Y62.A1      net (fanout=13)       1.305   E2M/EC/N143
    SLICE_X72Y62.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D6      net (fanout=11)       0.854   E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D       Tilo                  0.094   N610
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X85Y39.B5      net (fanout=2)        1.090   N610
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X85Y35.A1      net (fanout=96)       1.594   E2M/EC/N1621
    SLICE_X85Y35.A       Tilo                  0.094   N763
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<10>30_SW1
    SLICE_X84Y35.B3      net (fanout=1)        0.586   N763
    SLICE_X84Y35.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<10>35
                                                       E2M/EC/tx_header_buffer_dest_add_10
    -------------------------------------------------  ---------------------------
    Total                                      7.787ns (0.944ns logic, 6.843ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.143ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_dest_add_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y78.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X73Y61.B3      net (fanout=116)      1.579   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X73Y61.B       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0032163
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X73Y60.A3      net (fanout=1)        0.631   N574
    SLICE_X73Y60.A       Tilo                  0.094   E2M/EC/N223
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X82Y55.B6      net (fanout=24)       0.775   E2M/EC/N259
    SLICE_X82Y55.B       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_packet_payload_68_mux000033
    SLICE_X85Y39.B6      net (fanout=4)        1.034   E2M/EC/N137
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X85Y35.A1      net (fanout=96)       1.594   E2M/EC/N1621
    SLICE_X85Y35.A       Tilo                  0.094   N763
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<10>30_SW1
    SLICE_X84Y35.B3      net (fanout=1)        0.586   N763
    SLICE_X84Y35.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<10>35
                                                       E2M/EC/tx_header_buffer_dest_add_10
    -------------------------------------------------  ---------------------------
    Total                                      7.143ns (0.944ns logic, 6.199ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.855ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/tx_header_buffer_dest_add_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.EMPTY   Trcko_EMPTY           0.918   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X82Y64.A2      net (fanout=27)       2.300   E2M/EC/fromSysACEFifoEmpty
    SLICE_X82Y64.A       Tilo                  0.094   E2M/EC/N2371
                                                       E2M/EC/tx_packet_payload_64_mux0000251
    SLICE_X83Y52.C6      net (fanout=4)        0.840   E2M/EC/N2371
    SLICE_X83Y52.C       Tilo                  0.094   E2M/EC/N395
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>61
    SLICE_X85Y35.A2      net (fanout=96)       1.926   E2M/EC/N395
    SLICE_X85Y35.A       Tilo                  0.094   N763
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<10>30_SW1
    SLICE_X84Y35.B3      net (fanout=1)        0.586   N763
    SLICE_X84Y35.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<11>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<10>35
                                                       E2M/EC/tx_header_buffer_dest_add_10
    -------------------------------------------------  ---------------------------
    Total                                      6.855ns (1.203ns logic, 5.652ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_45 (SLICE_X81Y40.D1), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.759ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_dest_add_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y78.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X71Y61.D5      net (fanout=116)      1.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X71Y61.D       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X72Y62.A1      net (fanout=13)       1.305   E2M/EC/N143
    SLICE_X72Y62.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D6      net (fanout=11)       0.854   E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D       Tilo                  0.094   N610
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X85Y39.B5      net (fanout=2)        1.090   N610
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X81Y40.C1      net (fanout=96)       1.122   E2M/EC/N1621
    SLICE_X81Y40.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<45>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<45>30_SW0
    SLICE_X81Y40.D1      net (fanout=1)        1.005   N648
    SLICE_X81Y40.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<45>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<45>35
                                                       E2M/EC/tx_header_buffer_dest_add_45
    -------------------------------------------------  ---------------------------
    Total                                      7.759ns (0.969ns logic, 6.790ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.384ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/tx_header_buffer_dest_add_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.EMPTY   Trcko_EMPTY           0.918   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X82Y64.A2      net (fanout=27)       2.300   E2M/EC/fromSysACEFifoEmpty
    SLICE_X82Y64.A       Tilo                  0.094   E2M/EC/N2371
                                                       E2M/EC/tx_packet_payload_64_mux0000251
    SLICE_X83Y52.C6      net (fanout=4)        0.840   E2M/EC/N2371
    SLICE_X83Y52.C       Tilo                  0.094   E2M/EC/N395
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>61
    SLICE_X81Y40.C2      net (fanout=96)       2.011   E2M/EC/N395
    SLICE_X81Y40.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<45>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<45>30_SW0
    SLICE_X81Y40.D1      net (fanout=1)        1.005   N648
    SLICE_X81Y40.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<45>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<45>35
                                                       E2M/EC/tx_header_buffer_dest_add_45
    -------------------------------------------------  ---------------------------
    Total                                      7.384ns (1.228ns logic, 6.156ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.115ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_dest_add_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y78.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X73Y61.B3      net (fanout=116)      1.579   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X73Y61.B       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0032163
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X73Y60.A3      net (fanout=1)        0.631   N574
    SLICE_X73Y60.A       Tilo                  0.094   E2M/EC/N223
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X82Y55.B6      net (fanout=24)       0.775   E2M/EC/N259
    SLICE_X82Y55.B       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_packet_payload_68_mux000033
    SLICE_X85Y39.B6      net (fanout=4)        1.034   E2M/EC/N137
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X81Y40.C1      net (fanout=96)       1.122   E2M/EC/N1621
    SLICE_X81Y40.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<45>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<45>30_SW0
    SLICE_X81Y40.D1      net (fanout=1)        1.005   N648
    SLICE_X81Y40.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<45>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<45>35
                                                       E2M/EC/tx_header_buffer_dest_add_45
    -------------------------------------------------  ---------------------------
    Total                                      7.115ns (0.969ns logic, 6.146ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_25 (SLICE_X79Y34.D1), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.730ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_dest_add_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y78.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X71Y61.D5      net (fanout=116)      1.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X71Y61.D       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X72Y62.A1      net (fanout=13)       1.305   E2M/EC/N143
    SLICE_X72Y62.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D6      net (fanout=11)       0.854   E2M/EC/tx_header_buffer_len_mux0000<1>56
    SLICE_X85Y54.D       Tilo                  0.094   N610
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212_SW0
    SLICE_X85Y39.B5      net (fanout=2)        1.090   N610
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X82Y34.B4      net (fanout=96)       1.240   E2M/EC/N1621
    SLICE_X82Y34.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<16>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>30_SW1
    SLICE_X79Y34.D1      net (fanout=1)        0.858   N715
    SLICE_X79Y34.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<25>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>35
                                                       E2M/EC/tx_header_buffer_dest_add_25
    -------------------------------------------------  ---------------------------
    Total                                      7.730ns (0.969ns logic, 6.761ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.183ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/tx_header_buffer_dest_add_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.EMPTY   Trcko_EMPTY           0.918   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X82Y64.A2      net (fanout=27)       2.300   E2M/EC/fromSysACEFifoEmpty
    SLICE_X82Y64.A       Tilo                  0.094   E2M/EC/N2371
                                                       E2M/EC/tx_packet_payload_64_mux0000251
    SLICE_X83Y52.C6      net (fanout=4)        0.840   E2M/EC/N2371
    SLICE_X83Y52.C       Tilo                  0.094   E2M/EC/N395
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>61
    SLICE_X82Y34.B2      net (fanout=96)       1.957   E2M/EC/N395
    SLICE_X82Y34.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<16>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>30_SW1
    SLICE_X79Y34.D1      net (fanout=1)        0.858   N715
    SLICE_X79Y34.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<25>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>35
                                                       E2M/EC/tx_header_buffer_dest_add_25
    -------------------------------------------------  ---------------------------
    Total                                      7.183ns (1.228ns logic, 5.955ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.086ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_dest_add_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y78.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X73Y61.B3      net (fanout=116)      1.579   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X73Y61.B       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0032163
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X73Y60.A3      net (fanout=1)        0.631   N574
    SLICE_X73Y60.A       Tilo                  0.094   E2M/EC/N223
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X82Y55.B6      net (fanout=24)       0.775   E2M/EC/N259
    SLICE_X82Y55.B       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_packet_payload_68_mux000033
    SLICE_X85Y39.B6      net (fanout=4)        1.034   E2M/EC/N137
    SLICE_X85Y39.B       Tilo                  0.094   N661
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X82Y34.B4      net (fanout=96)       1.240   E2M/EC/N1621
    SLICE_X82Y34.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<16>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>30_SW1
    SLICE_X79Y34.D1      net (fanout=1)        0.858   N715
    SLICE_X79Y34.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<25>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>35
                                                       E2M/EC/tx_header_buffer_dest_add_25
    -------------------------------------------------  ---------------------------
    Total                                      7.086ns (0.969ns logic, 6.117ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_reset_0_i (SLICE_X100Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_5 (FF)
  Destination:          E2M/emac_ll/tx_reset_0_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_5 to E2M/emac_ll/tx_reset_0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y61.BQ     Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_5
    SLICE_X100Y61.AX     net (fanout=1)        0.146   E2M/emac_ll/tx_pre_reset_0_i<5>
    SLICE_X100Y61.CLK    Tckdi       (-Th)     0.236   E2M/emac_ll/tx_reset_0_i
                                                       E2M/emac_ll/tx_reset_0_i
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.178ns logic, 0.146ns route)
                                                       (54.9% logic, 45.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/rx_pre_reset_0_i_5 (SLICE_X75Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/rx_pre_reset_0_i_4 (FF)
  Destination:          E2M/emac_ll/rx_pre_reset_0_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/rx_pre_reset_0_i_4 to E2M/emac_ll/rx_pre_reset_0_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y87.AQ      Tcko                  0.414   E2M/emac_ll/rx_pre_reset_0_i<5>
                                                       E2M/emac_ll/rx_pre_reset_0_i_4
    SLICE_X75Y87.BX      net (fanout=1)        0.282   E2M/emac_ll/rx_pre_reset_0_i<4>
    SLICE_X75Y87.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/rx_pre_reset_0_i<5>
                                                       E2M/emac_ll/rx_pre_reset_0_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_pre_reset_0_i_5 (SLICE_X101Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_4 (FF)
  Destination:          E2M/emac_ll/tx_pre_reset_0_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_4 to E2M/emac_ll/tx_pre_reset_0_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y61.AQ     Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_4
    SLICE_X101Y61.BX     net (fanout=1)        0.282   E2M/emac_ll/tx_pre_reset_0_i<4>
    SLICE_X101Y61.CLK    Tckdi       (-Th)     0.231   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.159(R)|    3.899(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.191(R)|    3.930(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.057(R)|    3.809(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.222(R)|    3.961(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -1.145(R)|    3.887(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -1.083(R)|    3.831(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -1.152(R)|    3.893(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -1.079(R)|    3.826(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -1.132(R)|    3.874(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -1.068(R)|    3.818(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.974(R)|    3.733(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -1.071(R)|    3.821(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -1.070(R)|    3.821(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.060(R)|    3.810(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -1.095(R)|    3.842(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.244(R)|    3.982(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.268(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.179(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    7.826|         |    4.654|         |
GMII_RX_CLK_0  |    1.087|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    0.967|         |         |         |
GMII_RX_CLK_0  |    7.235|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    4.334|         |         |         |
sysACE_CLK     |    4.696|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 188924 paths, 0 nets, and 12396 connections

Design statistics:
   Minimum period:   7.826ns{1}   (Maximum frequency: 127.779MHz)
   Maximum path delay from/to any node:   7.787ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 11 09:50:13 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 476 MB



