

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_104_346'
================================================================
* Date:           Tue Feb  8 11:01:51 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.018 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%base_24 = alloca i32 1"   --->   Operation 4 'alloca' 'base_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542"   --->   Operation 5 'read' 'sub_ln542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%select_ln104_6_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln104_6"   --->   Operation 6 'read' 'select_ln104_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln104_14_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln104_14"   --->   Operation 7 'read' 'zext_ln104_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln104_14_cast = zext i2 %zext_ln104_14_read"   --->   Operation 8 'zext' 'zext_ln104_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 %zext_ln104_14_cast, i3 %base_24"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%base = load i3 %base_24" [../src/ban.cpp:105]   --->   Operation 11 'load' 'base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.58ns)   --->   "%icmp_ln104 = icmp_ult  i3 %base, i3 %select_ln104_6_read" [../src/ban.cpp:104]   --->   Operation 13 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %._crit_edge.i.i728.loopexit.exitStub, void %.split97" [../src/ban.cpp:104]   --->   Operation 14 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i3 %base" [../src/ban.cpp:105]   --->   Operation 15 'zext' 'zext_ln105' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln105 = add i6 %sub_ln542_read, i6 %zext_ln105" [../src/ban.cpp:105]   --->   Operation 16 'add' 'add_ln105' <Predicate = (icmp_ln104)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln105_6 = zext i6 %add_ln105" [../src/ban.cpp:105]   --->   Operation 17 'zext' 'zext_ln105_6' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln105_6" [../src/ban.cpp:105]   --->   Operation 18 'getelementptr' 'b_num_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/ban.cpp:91]   --->   Operation 19 'specloopname' 'specloopname_ln91' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%add_ln105_6 = add i3 %base, i3 1" [../src/ban.cpp:105]   --->   Operation 20 'add' 'add_ln105_6' <Predicate = (icmp_ln104)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%store_ln105 = store i32 0, i6 %b_num_addr" [../src/ban.cpp:105]   --->   Operation 21 'store' 'store_ln105' <Predicate = (icmp_ln104)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln105 = store i3 %add_ln105_6, i3 %base_24" [../src/ban.cpp:105]   --->   Operation 22 'store' 'store_ln105' <Predicate = (icmp_ln104)> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln104_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln104_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln542]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_24             (alloca       ) [ 01]
sub_ln542_read      (read         ) [ 00]
select_ln104_6_read (read         ) [ 00]
zext_ln104_14_read  (read         ) [ 00]
zext_ln104_14_cast  (zext         ) [ 00]
store_ln0           (store        ) [ 00]
br_ln0              (br           ) [ 00]
base                (load         ) [ 00]
specpipeline_ln0    (specpipeline ) [ 00]
icmp_ln104          (icmp         ) [ 01]
br_ln104            (br           ) [ 00]
zext_ln105          (zext         ) [ 00]
add_ln105           (add          ) [ 00]
zext_ln105_6        (zext         ) [ 00]
b_num_addr          (getelementptr) [ 00]
specloopname_ln91   (specloopname ) [ 00]
add_ln105_6         (add          ) [ 00]
store_ln105         (store        ) [ 00]
store_ln105         (store        ) [ 00]
br_ln0              (br           ) [ 00]
ret_ln0             (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln104_14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln104_14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln104_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln104_6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub_ln542">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln542"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_num">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="base_24_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="base_24/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="sub_ln542_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="6" slack="0"/>
<pin id="40" dir="0" index="1" bw="6" slack="0"/>
<pin id="41" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln542_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="select_ln104_6_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="3" slack="0"/>
<pin id="46" dir="0" index="1" bw="3" slack="0"/>
<pin id="47" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln104_6_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="zext_ln104_14_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="2" slack="0"/>
<pin id="52" dir="0" index="1" bw="2" slack="0"/>
<pin id="53" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln104_14_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="b_num_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="6" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln105_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln104_14_cast_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="2" slack="0"/>
<pin id="72" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_14_cast/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="0" index="1" bw="3" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="base_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="base/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln104_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="0" index="1" bw="3" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln105_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln105_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln105_6_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_6/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln105_6_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105_6/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln105_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="base_24_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="base_24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="50" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="44" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="79" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="38" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="88" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="92" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="107"><net_src comp="79" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="34" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="120"><net_src comp="114" pin="1"/><net_sink comp="109" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b_num | {1 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_104_346 : zext_ln104_14 | {1 }
	Port: main_Pipeline_VITIS_LOOP_104_346 : select_ln104_6 | {1 }
	Port: main_Pipeline_VITIS_LOOP_104_346 : sub_ln542 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		base : 1
		icmp_ln104 : 2
		br_ln104 : 3
		zext_ln105 : 2
		add_ln105 : 3
		zext_ln105_6 : 4
		b_num_addr : 5
		add_ln105_6 : 2
		store_ln105 : 6
		store_ln105 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |         add_ln105_fu_92        |    0    |    13   |
|          |       add_ln105_6_fu_103       |    0    |    10   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln104_fu_82        |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |    sub_ln542_read_read_fu_38   |    0    |    0    |
|   read   | select_ln104_6_read_read_fu_44 |    0    |    0    |
|          |  zext_ln104_14_read_read_fu_50 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    zext_ln104_14_cast_fu_70    |    0    |    0    |
|   zext   |        zext_ln105_fu_88        |    0    |    0    |
|          |       zext_ln105_6_fu_98       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    31   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|base_24_reg_114|    3   |
+---------------+--------+
|     Total     |    3   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   31   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    3   |    -   |
+-----------+--------+--------+
|   Total   |    3   |   31   |
+-----------+--------+--------+
