--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jun 15 13:44:29 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     AMPELMEALY
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets N_3]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets N_4]
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.248ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I10/count4bit_104__i1  (from I8 +)
   Destination:    FD1S3AX    D              \I10/count4bit_104__i3  (to I8 +)

   Delay:                   3.592ns  (26.1% logic, 73.9% route), 2 logic levels.

 Constraint Details:

      3.592ns data_path \I10/count4bit_104__i1 to \I10/count4bit_104__i3 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.248ns

 Path Details: \I10/count4bit_104__i1 to \I10/count4bit_104__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I10/count4bit_104__i1 (from I8)
Route        12   e 1.714                                  \I10/ZUST[1]
LUT4        ---     0.493              A to Z              \I10/i637_3_lut_4_lut
Route         1   e 0.941                                  \I10/n23
                  --------
                    3.592  (26.1% logic, 73.9% route), 2 logic levels.


Passed:  The following path meets requirements by 1.248ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I10/count4bit_104__i1  (from I8 +)
   Destination:    FD1S3AX    D              \I10/count4bit_104__i2  (to I8 +)

   Delay:                   3.592ns  (26.1% logic, 73.9% route), 2 logic levels.

 Constraint Details:

      3.592ns data_path \I10/count4bit_104__i1 to \I10/count4bit_104__i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.248ns

 Path Details: \I10/count4bit_104__i1 to \I10/count4bit_104__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I10/count4bit_104__i1 (from I8)
Route        12   e 1.714                                  \I10/ZUST[1]
LUT4        ---     0.493              A to Z              \I10/i630_2_lut_3_lut
Route         1   e 0.941                                  \I10/n24
                  --------
                    3.592  (26.1% logic, 73.9% route), 2 logic levels.


Passed:  The following path meets requirements by 1.248ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I10/count4bit_104__i1  (from I8 +)
   Destination:    FD1S3AX    D              \I10/count4bit_104__i1  (to I8 +)

   Delay:                   3.592ns  (26.1% logic, 73.9% route), 2 logic levels.

 Constraint Details:

      3.592ns data_path \I10/count4bit_104__i1 to \I10/count4bit_104__i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.248ns

 Path Details: \I10/count4bit_104__i1 to \I10/count4bit_104__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I10/count4bit_104__i1 (from I8)
Route        12   e 1.714                                  \I10/ZUST[1]
LUT4        ---     0.493              B to Z              \I10/i11_2_lut_rep_3
Route         1   e 0.941                                  \I10/n809
                  --------
                    3.592  (26.1% logic, 73.9% route), 2 logic levels.

Report: 3.752 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets \I5/Clk200Hz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets n807]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets N_3]                     |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets N_4]                     |     5.000 ns|     3.752 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets \I5/Clk200Hz]            |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets n807]                    |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  10 paths, 9 nets, and 24 connections (13.3% coverage)


Peak memory: 140963840 bytes, TRCE: 6479872 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
