

================================================================
== Vitis HLS Report for 'runTestAfterInit_Block_entry1119_proc7'
================================================================
* Date:           Tue Oct  4 21:04:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     1206|  18.000 ns|  21.708 us|    1|  1206|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+-----------+-----+------+---------+
        |                         |              |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_insert_point_fu_289  |insert_point  |        7|     1204|   0.126 us|  21.672 us|    7|  1204|       no|
        |grp_find_region_fu_324   |find_region   |        2|      116|  36.000 ns|   2.088 us|    2|   116|       no|
        |grp_writeOutcome_fu_350  |writeOutcome  |       15|       15|   0.270 us|   0.270 us|   15|    15|       no|
        +-------------------------+--------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- is_valid_label2  |        2|       17|         2|          -|          -|  1 ~ 8|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     66|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   22|   10212|  13571|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1104|    -|
|Register         |        -|    -|      80|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   22|   10292|  14741|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       9|     27|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |faddfsub_32ns_32ns_32_4_full_dsp_1_U169  |faddfsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   403|    0|
    |faddfsub_32ns_32ns_32_4_full_dsp_1_U170  |faddfsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   403|    0|
    |faddfsub_32ns_32ns_32_4_full_dsp_1_U171  |faddfsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   403|    0|
    |faddfsub_32ns_32ns_32_4_full_dsp_1_U172  |faddfsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   403|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U162         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U163         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U164         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U166         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U167         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U168         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |grp_find_region_fu_324                   |find_region                         |        0|   0|  2017|  2417|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U173       |fmul_32ns_32ns_32_2_max_dsp_1       |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U174       |fmul_32ns_32ns_32_2_max_dsp_1       |        0|   3|   128|   320|    0|
    |grp_insert_point_fu_289                  |insert_point                        |        0|   8|  6763|  8659|    0|
    |mux_84_32_1_1_U165                       |mux_84_32_1_1                       |        0|   0|     0|    42|    0|
    |grp_writeOutcome_fu_350                  |writeOutcome                        |        0|   0|   268|   201|    0|
    +-----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                    |                                    |        0|  22| 10212| 13571|    0|
    +-----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln74_fu_419_p2                          |         +|   0|  0|  13|           4|           1|
    |and_ln76_fu_482_p2                          |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done             |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_on_subcall_done             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op78_call_state7               |       and|   0|  0|   2|           1|           1|
    |grp_writeOutcome_fu_350_toScheduler_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln74_fu_413_p2                         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln76_1_fu_466_p2                       |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln76_fu_460_p2                         |      icmp|   0|  0|  11|           8|           2|
    |ap_block_state1                             |        or|   0|  0|   2|           1|           1|
    |or_ln76_1_fu_476_p2                         |        or|   0|  0|   2|           1|           1|
    |or_ln76_2_fu_488_p2                         |        or|   0|  0|   2|           1|           1|
    |or_ln76_fu_472_p2                           |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                       |          |   0|  0|  66|          48|          18|
    +--------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  42|          8|    1|          8|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_phi_mux_copyInputAOV_copy_1_phi_fu_276_p8  |   9|          2|    8|         16|
    |copyInputAOV_copy_1_reg_272                   |  14|          3|    8|         24|
    |copyInputAOV_in_blk_n                         |   9|          2|    1|          2|
    |copyInputAOV_out                              |   9|          2|    8|         16|
    |errorInTask_address0                          |  14|          3|    4|         12|
    |errorInTask_ce0                               |  14|          3|    1|          3|
    |errorInTask_we0                               |   9|          2|    1|          2|
    |error_reg_261                                 |   9|          2|    1|          2|
    |grp_fu_673_ce                                 |  14|          3|    1|          3|
    |grp_fu_673_opcode                             |  14|          3|    5|         15|
    |grp_fu_673_p0                                 |  14|          3|   32|         96|
    |grp_fu_673_p1                                 |  14|          3|   32|         96|
    |grp_fu_677_ce                                 |  14|          3|    1|          3|
    |grp_fu_677_opcode                             |  14|          3|    5|         15|
    |grp_fu_677_p0                                 |  14|          3|   32|         96|
    |grp_fu_677_p1                                 |  14|          3|   32|         96|
    |grp_fu_681_ce                                 |  14|          3|    1|          3|
    |grp_fu_681_opcode                             |  14|          3|    5|         15|
    |grp_fu_681_p0                                 |  14|          3|   32|         96|
    |grp_fu_681_p1                                 |  14|          3|   32|         96|
    |grp_fu_685_ce                                 |  14|          3|    1|          3|
    |grp_fu_685_opcode                             |  14|          3|    2|          6|
    |grp_fu_685_p0                                 |  14|          3|   32|         96|
    |grp_fu_685_p1                                 |  14|          3|   32|         96|
    |grp_fu_689_ce                                 |  14|          3|    1|          3|
    |grp_fu_689_opcode                             |  14|          3|    2|          6|
    |grp_fu_689_p0                                 |  14|          3|   32|         96|
    |grp_fu_689_p1                                 |  14|          3|   32|         96|
    |grp_fu_693_ce                                 |  14|          3|    1|          3|
    |grp_fu_693_opcode                             |  14|          3|    2|          6|
    |grp_fu_693_p0                                 |  14|          3|   32|         96|
    |grp_fu_693_p1                                 |  14|          3|   32|         96|
    |grp_fu_697_ce                                 |  14|          3|    1|          3|
    |grp_fu_697_opcode                             |  14|          3|    2|          6|
    |grp_fu_697_p0                                 |  14|          3|   32|         96|
    |grp_fu_697_p1                                 |  14|          3|   32|         96|
    |grp_fu_701_ce                                 |  14|          3|    1|          3|
    |grp_fu_701_p0                                 |  14|          3|   32|         96|
    |grp_fu_701_p1                                 |  14|          3|   32|         96|
    |grp_fu_705_ce                                 |  14|          3|    1|          3|
    |grp_fu_705_p0                                 |  14|          3|   32|         96|
    |grp_fu_705_p1                                 |  14|          3|   32|         96|
    |i_fu_146                                      |   9|          2|    4|          8|
    |n_regions_V_address0                          |  14|          3|    6|         18|
    |n_regions_V_ce0                               |  14|          3|    1|          3|
    |n_regions_V_we0                               |   9|          2|    1|          2|
    |regions_1_address0                            |  14|          3|   12|         36|
    |regions_1_address1                            |  14|          3|   12|         36|
    |regions_1_ce0                                 |  14|          3|    1|          3|
    |regions_1_ce1                                 |  14|          3|    1|          3|
    |regions_1_we0                                 |   9|          2|    1|          2|
    |regions_1_we1                                 |   9|          2|    1|          2|
    |regions_2_address0                            |  14|          3|   12|         36|
    |regions_2_address1                            |  14|          3|   12|         36|
    |regions_2_ce0                                 |  14|          3|    1|          3|
    |regions_2_ce1                                 |  14|          3|    1|          3|
    |regions_2_we0                                 |   9|          2|    1|          2|
    |regions_2_we1                                 |   9|          2|    1|          2|
    |regions_3_address0                            |  14|          3|   12|         36|
    |regions_3_address1                            |  14|          3|   12|         36|
    |regions_3_ce0                                 |  14|          3|    1|          3|
    |regions_3_ce1                                 |  14|          3|    1|          3|
    |regions_3_we0                                 |   9|          2|    1|          2|
    |regions_3_we1                                 |   9|          2|    1|          2|
    |regions_4_address0                            |  14|          3|   12|         36|
    |regions_4_address1                            |  14|          3|   12|         36|
    |regions_4_ce0                                 |  14|          3|    1|          3|
    |regions_4_ce1                                 |  14|          3|    1|          3|
    |regions_4_we0                                 |   9|          2|    1|          2|
    |regions_4_we1                                 |   9|          2|    1|          2|
    |regions_5_address0                            |  14|          3|   12|         36|
    |regions_5_address1                            |  14|          3|   12|         36|
    |regions_5_ce0                                 |  14|          3|    1|          3|
    |regions_5_ce1                                 |  14|          3|    1|          3|
    |regions_5_we0                                 |   9|          2|    1|          2|
    |regions_5_we1                                 |   9|          2|    1|          2|
    |regions_address0                              |  14|          3|   12|         36|
    |regions_address1                              |  14|          3|   12|         36|
    |regions_ce0                                   |  14|          3|    1|          3|
    |regions_ce1                                   |  14|          3|    1|          3|
    |regions_we0                                   |   9|          2|    1|          2|
    |regions_we1                                   |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |1104|        237|  822|       2434|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |add_ln74_reg_648                      |  4|   0|    4|          0|
    |ap_CS_fsm                             |  7|   0|    7|          0|
    |ap_done_reg                           |  1|   0|    1|          0|
    |copyInputAOV_copy_1_reg_272           |  8|   0|    8|          0|
    |copyInputAOV_in_read_reg_592          |  8|   0|    8|          0|
    |copyInputAOV_out_preg                 |  8|   0|    8|          0|
    |errorInTask_load_reg_623              |  1|   0|    1|          0|
    |error_reg_261                         |  1|   0|    1|          0|
    |grp_find_region_fu_324_ap_start_reg   |  1|   0|    1|          0|
    |grp_insert_point_fu_289_ap_start_reg  |  1|   0|    1|          0|
    |grp_writeOutcome_fu_350_ap_start_reg  |  1|   0|    1|          0|
    |i_fu_146                              |  4|   0|    4|          0|
    |icmp_ln74_reg_644                     |  1|   0|    1|          0|
    |icmp_ln76_1_reg_665                   |  1|   0|    1|          0|
    |icmp_ln76_reg_660                     |  1|   0|    1|          0|
    |n_regions_V_load_reg_639              |  8|   0|    8|          0|
    |trunc_ln552_1_reg_618                 |  4|   0|    4|          0|
    |trunc_ln552_reg_613                   |  6|   0|    6|          0|
    |trunc_ln556_reg_598                   |  6|   0|    6|          0|
    |zext_ln552_reg_603                    |  8|   0|   32|         24|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 | 80|   0|  104|         24|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry1119_proc7|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry1119_proc7|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry1119_proc7|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry1119_proc7|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry1119_proc7|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry1119_proc7|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  runTestAfterInit_Block_entry1119_proc7|  return value|
|p_read                          |   in|    8|     ap_none|                                  p_read|        scalar|
|p_read1                         |   in|    8|     ap_none|                                 p_read1|        scalar|
|errorInTask_address0            |  out|    4|   ap_memory|                             errorInTask|         array|
|errorInTask_ce0                 |  out|    1|   ap_memory|                             errorInTask|         array|
|errorInTask_we0                 |  out|    1|   ap_memory|                             errorInTask|         array|
|errorInTask_d0                  |  out|    1|   ap_memory|                             errorInTask|         array|
|errorInTask_q0                  |   in|    1|   ap_memory|                             errorInTask|         array|
|p_read2                         |   in|    8|     ap_none|                                 p_read2|        scalar|
|p_read3                         |   in|   32|     ap_none|                                 p_read3|        scalar|
|p_read4                         |   in|   32|     ap_none|                                 p_read4|        scalar|
|p_read5                         |   in|   32|     ap_none|                                 p_read5|        scalar|
|p_read6                         |   in|   32|     ap_none|                                 p_read6|        scalar|
|p_read7                         |   in|   32|     ap_none|                                 p_read7|        scalar|
|p_read8                         |   in|   32|     ap_none|                                 p_read8|        scalar|
|p_read9                         |   in|   32|     ap_none|                                 p_read9|        scalar|
|p_read10                        |   in|   32|     ap_none|                                p_read10|        scalar|
|copyInputAOV_in_dout            |   in|    8|     ap_fifo|                         copyInputAOV_in|       pointer|
|copyInputAOV_in_num_data_valid  |   in|    2|     ap_fifo|                         copyInputAOV_in|       pointer|
|copyInputAOV_in_fifo_cap        |   in|    2|     ap_fifo|                         copyInputAOV_in|       pointer|
|copyInputAOV_in_empty_n         |   in|    1|     ap_fifo|                         copyInputAOV_in|       pointer|
|copyInputAOV_in_read            |  out|    1|     ap_fifo|                         copyInputAOV_in|       pointer|
|copyInputAOV_out                |  out|    8|      ap_vld|                        copyInputAOV_out|       pointer|
|copyInputAOV_out_ap_vld         |  out|    1|      ap_vld|                        copyInputAOV_out|       pointer|
|p_read311                       |   in|   16|     ap_none|                               p_read311|        scalar|
|toScheduler_TDATA               |  out|    8|        axis|                             toScheduler|       pointer|
|toScheduler_TVALID              |  out|    1|        axis|                             toScheduler|       pointer|
|toScheduler_TREADY              |   in|    1|        axis|                             toScheduler|       pointer|
|outcomeInRam_address0           |  out|    4|   ap_memory|                            outcomeInRam|         array|
|outcomeInRam_ce0                |  out|    1|   ap_memory|                            outcomeInRam|         array|
|outcomeInRam_we0                |  out|   36|   ap_memory|                            outcomeInRam|         array|
|outcomeInRam_d0                 |  out|  288|   ap_memory|                            outcomeInRam|         array|
|regions_address0                |  out|   12|   ap_memory|                                 regions|         array|
|regions_ce0                     |  out|    1|   ap_memory|                                 regions|         array|
|regions_we0                     |  out|    1|   ap_memory|                                 regions|         array|
|regions_d0                      |  out|   32|   ap_memory|                                 regions|         array|
|regions_q0                      |   in|   32|   ap_memory|                                 regions|         array|
|regions_address1                |  out|   12|   ap_memory|                                 regions|         array|
|regions_ce1                     |  out|    1|   ap_memory|                                 regions|         array|
|regions_we1                     |  out|    1|   ap_memory|                                 regions|         array|
|regions_d1                      |  out|   32|   ap_memory|                                 regions|         array|
|regions_q1                      |   in|   32|   ap_memory|                                 regions|         array|
|regions_1_address0              |  out|   12|   ap_memory|                               regions_1|         array|
|regions_1_ce0                   |  out|    1|   ap_memory|                               regions_1|         array|
|regions_1_we0                   |  out|    1|   ap_memory|                               regions_1|         array|
|regions_1_d0                    |  out|   32|   ap_memory|                               regions_1|         array|
|regions_1_q0                    |   in|   32|   ap_memory|                               regions_1|         array|
|regions_1_address1              |  out|   12|   ap_memory|                               regions_1|         array|
|regions_1_ce1                   |  out|    1|   ap_memory|                               regions_1|         array|
|regions_1_we1                   |  out|    1|   ap_memory|                               regions_1|         array|
|regions_1_d1                    |  out|   32|   ap_memory|                               regions_1|         array|
|regions_1_q1                    |   in|   32|   ap_memory|                               regions_1|         array|
|regions_2_address0              |  out|   12|   ap_memory|                               regions_2|         array|
|regions_2_ce0                   |  out|    1|   ap_memory|                               regions_2|         array|
|regions_2_we0                   |  out|    1|   ap_memory|                               regions_2|         array|
|regions_2_d0                    |  out|   32|   ap_memory|                               regions_2|         array|
|regions_2_q0                    |   in|   32|   ap_memory|                               regions_2|         array|
|regions_2_address1              |  out|   12|   ap_memory|                               regions_2|         array|
|regions_2_ce1                   |  out|    1|   ap_memory|                               regions_2|         array|
|regions_2_we1                   |  out|    1|   ap_memory|                               regions_2|         array|
|regions_2_d1                    |  out|   32|   ap_memory|                               regions_2|         array|
|regions_2_q1                    |   in|   32|   ap_memory|                               regions_2|         array|
|regions_3_address0              |  out|   12|   ap_memory|                               regions_3|         array|
|regions_3_ce0                   |  out|    1|   ap_memory|                               regions_3|         array|
|regions_3_we0                   |  out|    1|   ap_memory|                               regions_3|         array|
|regions_3_d0                    |  out|   32|   ap_memory|                               regions_3|         array|
|regions_3_q0                    |   in|   32|   ap_memory|                               regions_3|         array|
|regions_3_address1              |  out|   12|   ap_memory|                               regions_3|         array|
|regions_3_ce1                   |  out|    1|   ap_memory|                               regions_3|         array|
|regions_3_we1                   |  out|    1|   ap_memory|                               regions_3|         array|
|regions_3_d1                    |  out|   32|   ap_memory|                               regions_3|         array|
|regions_3_q1                    |   in|   32|   ap_memory|                               regions_3|         array|
|regions_4_address0              |  out|   12|   ap_memory|                               regions_4|         array|
|regions_4_ce0                   |  out|    1|   ap_memory|                               regions_4|         array|
|regions_4_we0                   |  out|    1|   ap_memory|                               regions_4|         array|
|regions_4_d0                    |  out|   32|   ap_memory|                               regions_4|         array|
|regions_4_q0                    |   in|   32|   ap_memory|                               regions_4|         array|
|regions_4_address1              |  out|   12|   ap_memory|                               regions_4|         array|
|regions_4_ce1                   |  out|    1|   ap_memory|                               regions_4|         array|
|regions_4_we1                   |  out|    1|   ap_memory|                               regions_4|         array|
|regions_4_d1                    |  out|   32|   ap_memory|                               regions_4|         array|
|regions_4_q1                    |   in|   32|   ap_memory|                               regions_4|         array|
|regions_5_address0              |  out|   12|   ap_memory|                               regions_5|         array|
|regions_5_ce0                   |  out|    1|   ap_memory|                               regions_5|         array|
|regions_5_we0                   |  out|    1|   ap_memory|                               regions_5|         array|
|regions_5_d0                    |  out|   32|   ap_memory|                               regions_5|         array|
|regions_5_q0                    |   in|   32|   ap_memory|                               regions_5|         array|
|regions_5_address1              |  out|   12|   ap_memory|                               regions_5|         array|
|regions_5_ce1                   |  out|    1|   ap_memory|                               regions_5|         array|
|regions_5_we1                   |  out|    1|   ap_memory|                               regions_5|         array|
|regions_5_d1                    |  out|   32|   ap_memory|                               regions_5|         array|
|regions_5_q1                    |   in|   32|   ap_memory|                               regions_5|         array|
|n_regions_V_address0            |  out|    6|   ap_memory|                             n_regions_V|         array|
|n_regions_V_ce0                 |  out|    1|   ap_memory|                             n_regions_V|         array|
|n_regions_V_we0                 |  out|    1|   ap_memory|                             n_regions_V|         array|
|n_regions_V_d0                  |  out|    8|   ap_memory|                             n_regions_V|         array|
|n_regions_V_q0                  |   in|    8|   ap_memory|                             n_regions_V|         array|
+--------------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 7 
2 --> 7 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 5 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.3>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 8 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %copyInputAOV_in, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read311"   --->   Operation 10 'read' 'p_read_9' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 11 'read' 'p_read_10' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 12 'read' 'p_read_11' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 13 'read' 'p_read_12' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 14 'read' 'p_read_13' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 15 'read' 'p_read_14' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 16 'read' 'p_read_15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 17 'read' 'p_read_16' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%p_read315 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 18 'read' 'p_read315' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%p_read214 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 19 'read' 'p_read214' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%p_read113 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 20 'read' 'p_read113' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%p_read12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 21 'read' 'p_read12' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%copyInputAOV_in_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %copyInputAOV_in"   --->   Operation 22 'read' 'copyInputAOV_in_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_24, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_22, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%switch_ln552 = switch i8 %p_read12, void %if.end31, i8 2, void %land.lhs.true, i8 3, void %if.then21" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 28 'switch' 'switch_ln552' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i8 %p_read214" [detector_solid/abs_solid_detector.cpp:556]   --->   Operation 29 'trunc' 'trunc_ln556' <Predicate = (p_read12 == 3)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (7.73ns)   --->   "%call_ln556 = call void @insert_point, i32 %regions, i6 %trunc_ln556, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:556]   --->   Operation 30 'call' 'call_ln556' <Predicate = (p_read12 == 3)> <Delay = 7.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i8 %p_read113" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 31 'zext' 'zext_ln552' <Predicate = (p_read12 == 2)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%errorInTask_addr = getelementptr i1 %errorInTask, i32 0, i32 %zext_ln552" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 32 'getelementptr' 'errorInTask_addr' <Predicate = (p_read12 == 2)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%errorInTask_load = load i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 33 'load' 'errorInTask_load' <Predicate = (p_read12 == 2)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln556 = call void @insert_point, i32 %regions, i6 %trunc_ln556, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:556]   --->   Operation 34 'call' 'call_ln556' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln559 = br void %if.end31" [detector_solid/abs_solid_detector.cpp:559]   --->   Operation 35 'br' 'br_ln559' <Predicate = true> <Delay = 1.58>

State 3 <SV = 1> <Delay = 3.91>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln552 = trunc i8 %p_read113" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 36 'trunc' 'trunc_ln552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln552_1 = trunc i8 %p_read113" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 37 'trunc' 'trunc_ln552_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%errorInTask_load = load i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 38 'load' 'errorInTask_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln552 = br i1 %errorInTask_load, void %if.then, void %if.end31" [detector_solid/abs_solid_detector.cpp:552]   --->   Operation 39 'br' 'br_ln552' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 40 'alloca' 'i' <Predicate = (!errorInTask_load)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%n_regions_V_addr = getelementptr i8 %n_regions_V, i32 0, i32 %zext_ln552" [detector_solid/abs_solid_detector.cpp:553]   --->   Operation 41 'getelementptr' 'n_regions_V_addr' <Predicate = (!errorInTask_load)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (2.32ns)   --->   "%n_regions_V_load = load i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:553]   --->   Operation 42 'load' 'n_regions_V_load' <Predicate = (!errorInTask_load)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln74 = store i4 0, i4 %i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 43 'store' 'store_ln74' <Predicate = (!errorInTask_load)> <Delay = 1.58>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 44 [1/2] (2.32ns)   --->   "%n_regions_V_load = load i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:553]   --->   Operation 44 'load' 'n_regions_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body.i.i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 45 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 7.73>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 46 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.30ns)   --->   "%icmp_ln74 = icmp_eq  i4 %i_1, i4 8" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 47 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln74 = add i4 %i_1, i4 1" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 49 'add' 'add_ln74' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.body.i.split.i, void %lor.rhs.i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 50 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.30ns)   --->   "%p_x_assign = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i4 %i_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 51 'mux' 'p_x_assign' <Predicate = (!icmp_ln74)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %p_x_assign, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 52 'fcmp' 'cmp_i_i_i' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %p_x_assign" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 53 'bitcast' 'bitcast_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 54 'partselect' 'tmp_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %bitcast_ln76" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 55 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.55ns)   --->   "%icmp_ln76 = icmp_ne  i8 %tmp_1, i8 255" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 56 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln74)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (2.44ns)   --->   "%icmp_ln76_1 = icmp_eq  i23 %trunc_ln76, i23 0" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 57 'icmp' 'icmp_ln76_1' <Predicate = (!icmp_ln74)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 58 'fcmp' 'tmp_2' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 59 'fcmp' 'tmp_4' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [2/2] (5.07ns)   --->   "%tmp_i1 = call i32 @find_region, i32 %regions, i6 %trunc_ln552, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V_load, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 60 'call' 'tmp_i1' <Predicate = (icmp_ln74)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 7.99>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 61 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 62 [1/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %p_x_assign, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 62 'fcmp' 'cmp_i_i_i' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln76_2)   --->   "%or_ln76 = or i1 %icmp_ln76_1, i1 %icmp_ln76" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 63 'or' 'or_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 64 'fcmp' 'tmp_2' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 65 'fcmp' 'tmp_4' <Predicate = (!icmp_ln74)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln76_2)   --->   "%or_ln76_1 = or i1 %tmp_2, i1 %tmp_4" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 66 'or' 'or_ln76_1' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln76_2)   --->   "%and_ln76 = and i1 %or_ln76, i1 %or_ln76_1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 67 'and' 'and_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln76_2 = or i1 %and_ln76, i1 %cmp_i_i_i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 68 'or' 'or_ln76_2' <Predicate = (!icmp_ln74)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %or_ln76_2, void %for.inc.i.i, void %run_test.exit.loopexit" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 69 'br' 'br_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln74 = store i4 %add_ln74, i4 %i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 70 'store' 'store_ln74' <Predicate = (!icmp_ln74 & !or_ln76_2)> <Delay = 1.58>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body.i.i" [detector_solid/abs_solid_detector.cpp:74]   --->   Operation 71 'br' 'br_ln74' <Predicate = (!icmp_ln74 & !or_ln76_2)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln0 = br void %run_test.exit"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!icmp_ln74 & or_ln76_2)> <Delay = 1.58>
ST_6 : Operation 73 [1/2] (0.00ns)   --->   "%tmp_i1 = call i32 @find_region, i32 %regions, i6 %trunc_ln552, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i8 %n_regions_V_load, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 73 'call' 'tmp_i1' <Predicate = (icmp_ln74)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_i1, i32 31" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 74 'bitselect' 'tmp' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.58ns)   --->   "%br_ln527 = br void %run_test.exit" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 75 'br' 'br_ln527' <Predicate = (icmp_ln74)> <Delay = 1.58>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%error = phi i1 %tmp, void %lor.rhs.i, i1 1, void %run_test.exit.loopexit" [detector_solid/abs_solid_detector.cpp:527->detector_solid/abs_solid_detector.cpp:553]   --->   Operation 76 'phi' 'error' <Predicate = (or_ln76_2) | (icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln554 = call void @writeOutcome, i1 %errorInTask, i4 %trunc_ln552_1, i8 %p_read214, i8 %p_read113, i16 %p_read_9, i1 %error, i8 %toScheduler, i288 %outcomeInRam, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:554]   --->   Operation 77 'call' 'call_ln554' <Predicate = (or_ln76_2) | (icmp_ln74)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 1.58>
ST_7 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln554 = call void @writeOutcome, i1 %errorInTask, i4 %trunc_ln552_1, i8 %p_read214, i8 %p_read113, i16 %p_read_9, i1 %error, i8 %toScheduler, i288 %outcomeInRam, i32 %p_read315, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:554]   --->   Operation 78 'call' 'call_ln554' <Predicate = (p_read12 == 2 & !errorInTask_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln555 = br void %if.end31" [detector_solid/abs_solid_detector.cpp:555]   --->   Operation 79 'br' 'br_ln555' <Predicate = (p_read12 == 2 & !errorInTask_load)> <Delay = 1.58>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%copyInputAOV_copy_1 = phi i8 0, void %run_test.exit, i8 %copyInputAOV_in_read, void %newFuncRoot, i8 0, void %if.then21, i8 %copyInputAOV_in_read, void %land.lhs.true"   --->   Operation 80 'phi' 'copyInputAOV_copy_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %copyInputAOV_out, i8 %copyInputAOV_copy_1"   --->   Operation 81 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ errorInTask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ copyInputAOV_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ copyInputAOV_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_read311]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ toScheduler]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outcomeInRam]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ regions]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ regions_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ n_regions_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
p_read_9                   (read                  ) [ 00111111]
p_read_10                  (read                  ) [ 00111111]
p_read_11                  (read                  ) [ 00111111]
p_read_12                  (read                  ) [ 00111111]
p_read_13                  (read                  ) [ 00111111]
p_read_14                  (read                  ) [ 00111111]
p_read_15                  (read                  ) [ 00111111]
p_read_16                  (read                  ) [ 00111111]
p_read315                  (read                  ) [ 00111111]
p_read214                  (read                  ) [ 00111111]
p_read113                  (read                  ) [ 00111111]
p_read12                   (read                  ) [ 01111111]
copyInputAOV_in_read       (read                  ) [ 01111111]
specmemcore_ln0            (specmemcore           ) [ 00000000]
specmemcore_ln0            (specmemcore           ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
specinterface_ln0          (specinterface         ) [ 00000000]
switch_ln552               (switch                ) [ 01111111]
trunc_ln556                (trunc                 ) [ 00100000]
zext_ln552                 (zext                  ) [ 00010000]
errorInTask_addr           (getelementptr         ) [ 00010000]
call_ln556                 (call                  ) [ 00000000]
br_ln559                   (br                    ) [ 01110001]
trunc_ln552                (trunc                 ) [ 00001110]
trunc_ln552_1              (trunc                 ) [ 00001111]
errorInTask_load           (load                  ) [ 00011111]
br_ln552                   (br                    ) [ 01111111]
i                          (alloca                ) [ 00011110]
n_regions_V_addr           (getelementptr         ) [ 00001000]
store_ln74                 (store                 ) [ 00000000]
n_regions_V_load           (load                  ) [ 00000110]
br_ln74                    (br                    ) [ 00000000]
i_1                        (load                  ) [ 00000000]
icmp_ln74                  (icmp                  ) [ 00000110]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000000]
add_ln74                   (add                   ) [ 00000010]
br_ln74                    (br                    ) [ 00000000]
p_x_assign                 (mux                   ) [ 00000010]
bitcast_ln76               (bitcast               ) [ 00000000]
tmp_1                      (partselect            ) [ 00000000]
trunc_ln76                 (trunc                 ) [ 00000000]
icmp_ln76                  (icmp                  ) [ 00000010]
icmp_ln76_1                (icmp                  ) [ 00000010]
specloopname_ln74          (specloopname          ) [ 00000000]
cmp_i_i_i                  (fcmp                  ) [ 00000000]
or_ln76                    (or                    ) [ 00000000]
tmp_2                      (fcmp                  ) [ 00000000]
tmp_4                      (fcmp                  ) [ 00000000]
or_ln76_1                  (or                    ) [ 00000000]
and_ln76                   (and                   ) [ 00000000]
or_ln76_2                  (or                    ) [ 00000110]
br_ln76                    (br                    ) [ 00000000]
store_ln74                 (store                 ) [ 00000000]
br_ln74                    (br                    ) [ 00000000]
br_ln0                     (br                    ) [ 00000000]
tmp_i1                     (call                  ) [ 00000000]
tmp                        (bitselect             ) [ 00000000]
br_ln527                   (br                    ) [ 00000000]
error                      (phi                   ) [ 00000001]
call_ln554                 (call                  ) [ 00000000]
br_ln555                   (br                    ) [ 00000000]
copyInputAOV_copy_1        (phi                   ) [ 00000001]
write_ln0                  (write                 ) [ 00000000]
ret_ln0                    (ret                   ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="errorInTask">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="copyInputAOV_in">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copyInputAOV_in"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="copyInputAOV_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copyInputAOV_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read311">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read311"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="toScheduler">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toScheduler"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="outcomeInRam">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="regions">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="regions_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="regions_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="regions_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="regions_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="regions_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="n_regions_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="insert_point"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="find_region"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeOutcome"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="i_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read_9_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read_10_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read_11_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read_12_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_read_13_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_read_14_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_read_15_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_read_16_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_read315_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read315/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_read214_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read214/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_read113_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read113/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_read12_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read12/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="copyInputAOV_in_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="copyInputAOV_in_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_ln0_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="errorInTask_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="errorInTask_addr/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="errorInTask_load/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="n_regions_V_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="1"/>
<pin id="252" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="n_regions_V_addr/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_regions_V_load/3 "/>
</bind>
</comp>

<comp id="261" class="1005" name="error_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="error (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="error_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="error/6 "/>
</bind>
</comp>

<comp id="272" class="1005" name="copyInputAOV_copy_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="4"/>
<pin id="274" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="copyInputAOV_copy_1 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="copyInputAOV_copy_1_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="8" slack="5"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="4" bw="1" slack="4"/>
<pin id="282" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="6" bw="8" slack="5"/>
<pin id="284" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="copyInputAOV_copy_1/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_insert_point_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="0" index="3" bw="32" slack="0"/>
<pin id="294" dir="0" index="4" bw="32" slack="0"/>
<pin id="295" dir="0" index="5" bw="32" slack="0"/>
<pin id="296" dir="0" index="6" bw="32" slack="0"/>
<pin id="297" dir="0" index="7" bw="32" slack="0"/>
<pin id="298" dir="0" index="8" bw="8" slack="0"/>
<pin id="299" dir="0" index="9" bw="32" slack="0"/>
<pin id="300" dir="0" index="10" bw="32" slack="0"/>
<pin id="301" dir="0" index="11" bw="32" slack="0"/>
<pin id="302" dir="0" index="12" bw="32" slack="0"/>
<pin id="303" dir="0" index="13" bw="32" slack="0"/>
<pin id="304" dir="0" index="14" bw="32" slack="0"/>
<pin id="305" dir="0" index="15" bw="32" slack="0"/>
<pin id="306" dir="0" index="16" bw="32" slack="0"/>
<pin id="307" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln556/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_find_region_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="2"/>
<pin id="328" dir="0" index="3" bw="32" slack="0"/>
<pin id="329" dir="0" index="4" bw="32" slack="0"/>
<pin id="330" dir="0" index="5" bw="32" slack="0"/>
<pin id="331" dir="0" index="6" bw="32" slack="0"/>
<pin id="332" dir="0" index="7" bw="32" slack="0"/>
<pin id="333" dir="0" index="8" bw="8" slack="1"/>
<pin id="334" dir="0" index="9" bw="32" slack="3"/>
<pin id="335" dir="0" index="10" bw="32" slack="3"/>
<pin id="336" dir="0" index="11" bw="32" slack="3"/>
<pin id="337" dir="0" index="12" bw="32" slack="3"/>
<pin id="338" dir="0" index="13" bw="32" slack="3"/>
<pin id="339" dir="0" index="14" bw="32" slack="3"/>
<pin id="340" dir="0" index="15" bw="32" slack="3"/>
<pin id="341" dir="0" index="16" bw="32" slack="3"/>
<pin id="342" dir="1" index="17" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i1/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_writeOutcome_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="0" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="4" slack="3"/>
<pin id="354" dir="0" index="3" bw="8" slack="4"/>
<pin id="355" dir="0" index="4" bw="8" slack="4"/>
<pin id="356" dir="0" index="5" bw="16" slack="4"/>
<pin id="357" dir="0" index="6" bw="1" slack="0"/>
<pin id="358" dir="0" index="7" bw="8" slack="0"/>
<pin id="359" dir="0" index="8" bw="288" slack="0"/>
<pin id="360" dir="0" index="9" bw="32" slack="4"/>
<pin id="361" dir="0" index="10" bw="32" slack="4"/>
<pin id="362" dir="0" index="11" bw="32" slack="4"/>
<pin id="363" dir="0" index="12" bw="32" slack="4"/>
<pin id="364" dir="0" index="13" bw="32" slack="4"/>
<pin id="365" dir="0" index="14" bw="32" slack="4"/>
<pin id="366" dir="0" index="15" bw="32" slack="4"/>
<pin id="367" dir="0" index="16" bw="32" slack="4"/>
<pin id="368" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln554/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp_i_i_i/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln556_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln552_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln552_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln552/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln552_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln552_1/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln74_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="i_1_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="2"/>
<pin id="412" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln74_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln74_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_x_assign_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="3"/>
<pin id="428" dir="0" index="2" bw="32" slack="3"/>
<pin id="429" dir="0" index="3" bw="32" slack="3"/>
<pin id="430" dir="0" index="4" bw="32" slack="3"/>
<pin id="431" dir="0" index="5" bw="32" slack="3"/>
<pin id="432" dir="0" index="6" bw="32" slack="3"/>
<pin id="433" dir="0" index="7" bw="32" slack="3"/>
<pin id="434" dir="0" index="8" bw="32" slack="3"/>
<pin id="435" dir="0" index="9" bw="4" slack="0"/>
<pin id="436" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_x_assign/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="bitcast_ln76_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln76/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="0"/>
<pin id="450" dir="0" index="3" bw="6" slack="0"/>
<pin id="451" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln76_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln76_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln76_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="23" slack="0"/>
<pin id="468" dir="0" index="1" bw="23" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_1/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln76_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="0" index="1" bw="1" slack="1"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln76_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_1/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="and_ln76_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="or_ln76_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_2/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln74_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="1"/>
<pin id="496" dir="0" index="1" bw="4" slack="3"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="0" index="2" bw="6" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="507" class="1005" name="p_read_9_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="4"/>
<pin id="509" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="512" class="1005" name="p_read_10_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="520" class="1005" name="p_read_11_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="528" class="1005" name="p_read_12_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="536" class="1005" name="p_read_13_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="544" class="1005" name="p_read_14_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="552" class="1005" name="p_read_15_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="560" class="1005" name="p_read_16_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_16 "/>
</bind>
</comp>

<comp id="568" class="1005" name="p_read315_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read315 "/>
</bind>
</comp>

<comp id="576" class="1005" name="p_read214_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="4"/>
<pin id="578" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_read214 "/>
</bind>
</comp>

<comp id="581" class="1005" name="p_read113_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="1"/>
<pin id="583" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read113 "/>
</bind>
</comp>

<comp id="588" class="1005" name="p_read12_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="5"/>
<pin id="590" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read12 "/>
</bind>
</comp>

<comp id="592" class="1005" name="copyInputAOV_in_read_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="5"/>
<pin id="594" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="copyInputAOV_in_read "/>
</bind>
</comp>

<comp id="598" class="1005" name="trunc_ln556_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="1"/>
<pin id="600" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln556 "/>
</bind>
</comp>

<comp id="603" class="1005" name="zext_ln552_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln552 "/>
</bind>
</comp>

<comp id="608" class="1005" name="errorInTask_addr_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="1"/>
<pin id="610" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="errorInTask_addr "/>
</bind>
</comp>

<comp id="613" class="1005" name="trunc_ln552_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="2"/>
<pin id="615" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln552 "/>
</bind>
</comp>

<comp id="618" class="1005" name="trunc_ln552_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="3"/>
<pin id="620" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln552_1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="errorInTask_load_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="4"/>
<pin id="625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="errorInTask_load "/>
</bind>
</comp>

<comp id="627" class="1005" name="i_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="0"/>
<pin id="629" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="634" class="1005" name="n_regions_V_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="1"/>
<pin id="636" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="n_regions_V_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="n_regions_V_load_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="1"/>
<pin id="641" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_regions_V_load "/>
</bind>
</comp>

<comp id="644" class="1005" name="icmp_ln74_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="648" class="1005" name="add_ln74_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="1"/>
<pin id="650" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln74 "/>
</bind>
</comp>

<comp id="653" class="1005" name="p_x_assign_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign "/>
</bind>
</comp>

<comp id="660" class="1005" name="icmp_ln76_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="665" class="1005" name="icmp_ln76_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76_1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="grp_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="675" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="676" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp_i_i1/1 tmp_57/3 tmp_62/4 tmp_67/5 tmp_72/6 tmp_77/7 tmp_82/8 tmp_87/9 tmp_92/10 tmp_78/2 tmp_81/3 tmp_111/2 tmp_121/3 tmp_131/4 tmp_142/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="grp_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="679" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="680" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_53/1 tmp_59/12 tmp_64/13 tmp_69/14 tmp_74/15 tmp_79/16 tmp_84/17 tmp_89/19 tmp_113/2 tmp_123/3 tmp_133/4 tmp_145/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="grp_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="683" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="684" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_54/1 tmp_94/20 tmp_96/32 tmp_99/45 tmp_102/46 tmp_116/2 tmp_126/3 tmp_136/4 tmp_148/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="grp_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="687" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="688" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="d/4 d_1/5 d_2/6 d_3/7 ov/8 ov_1/8 ov_4/9 ov_5/9 distance/10 ov_12/11 ov_13/11 add/5 hdist/3 hdist_2/4 hdist_4/5 hdist_5/6 "/>
</bind>
</comp>

<comp id="689" class="1004" name="grp_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="691" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="692" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="d1/4 d1_1/5 d1_2/6 d1_3/7 d_4/8 d_5/9 ov_8/10 ov_9/10 d_6/11 hdist_1/3 hdist_3/4 hdist_6/6 area/9 "/>
</bind>
</comp>

<comp id="693" class="1004" name="grp_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="695" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="696" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="d2/4 d2_1/5 d2_2/6 d2_3/7 d1_4/8 d1_5/9 d1_6/10 sub91_6/11 hdist_7/7 area_1/13 area_3/22 area_6/36 "/>
</bind>
</comp>

<comp id="697" class="1004" name="grp_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="699" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="700" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sub/4 sub79_1/5 sub79_2/6 sub79_3/7 d2_4/8 d2_5/9 d2_6/10 d1_7/11 area_2/17 area_4/26 area_5/31 area_7/40 "/>
</bind>
</comp>

<comp id="701" class="1004" name="grp_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="703" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="704" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 mul_1/9 mul_2/10 mul_3/11 mul_4/12 mul_5/13 overlap_1/15 overlap_7/30 conv/9 scale/7 scale_2/8 scale_4/9 scale_5/10 "/>
</bind>
</comp>

<comp id="705" class="1004" name="grp_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="707" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="708" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6/15 overlap_2/17 mul_7/18 overlap_3/19 overlap_4/21 overlap_5/24 overlap_6/28 scale_1/7 scale_3/8 scale_6/10 scale_7/13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="86" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="68" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="68" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="70" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="70" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="72" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="144" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="4" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="138" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="275"><net_src comp="142" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="286"><net_src comp="142" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="272" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="288"><net_src comp="276" pin="8"/><net_sink comp="228" pin=2"/></net>

<net id="308"><net_src comp="96" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="289" pin=4"/></net>

<net id="312"><net_src comp="40" pin="0"/><net_sink comp="289" pin=5"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="289" pin=6"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="289" pin=7"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="289" pin=8"/></net>

<net id="316"><net_src comp="198" pin="2"/><net_sink comp="289" pin=9"/></net>

<net id="317"><net_src comp="192" pin="2"/><net_sink comp="289" pin=10"/></net>

<net id="318"><net_src comp="186" pin="2"/><net_sink comp="289" pin=11"/></net>

<net id="319"><net_src comp="180" pin="2"/><net_sink comp="289" pin=12"/></net>

<net id="320"><net_src comp="174" pin="2"/><net_sink comp="289" pin=13"/></net>

<net id="321"><net_src comp="168" pin="2"/><net_sink comp="289" pin=14"/></net>

<net id="322"><net_src comp="162" pin="2"/><net_sink comp="289" pin=15"/></net>

<net id="323"><net_src comp="156" pin="2"/><net_sink comp="289" pin=16"/></net>

<net id="343"><net_src comp="128" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="344"><net_src comp="34" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="346"><net_src comp="38" pin="0"/><net_sink comp="324" pin=4"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="324" pin=5"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="324" pin=6"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="324" pin=7"/></net>

<net id="369"><net_src comp="140" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="370"><net_src comp="4" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="371"><net_src comp="264" pin="4"/><net_sink comp="350" pin=6"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="350" pin=7"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="350" pin=8"/></net>

<net id="378"><net_src comp="112" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="124" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="126" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="204" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="397"><net_src comp="210" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="409"><net_src comp="98" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="417"><net_src comp="410" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="100" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="410" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="108" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="437"><net_src comp="110" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="438"><net_src comp="410" pin="1"/><net_sink comp="425" pin=9"/></net>

<net id="439"><net_src comp="425" pin="10"/><net_sink comp="374" pin=0"/></net>

<net id="440"><net_src comp="425" pin="10"/><net_sink comp="379" pin=0"/></net>

<net id="441"><net_src comp="425" pin="10"/><net_sink comp="384" pin=0"/></net>

<net id="445"><net_src comp="425" pin="10"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="114" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="116" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="118" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="459"><net_src comp="442" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="446" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="120" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="456" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="122" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="480"><net_src comp="379" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="384" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="472" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="476" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="374" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="503"><net_src comp="134" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="324" pin="17"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="136" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="506"><net_src comp="498" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="510"><net_src comp="150" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="350" pin=5"/></net>

<net id="515"><net_src comp="156" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="289" pin=16"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="425" pin=8"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="324" pin=16"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="350" pin=16"/></net>

<net id="523"><net_src comp="162" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="289" pin=15"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="425" pin=7"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="324" pin=15"/></net>

<net id="527"><net_src comp="520" pin="1"/><net_sink comp="350" pin=15"/></net>

<net id="531"><net_src comp="168" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="289" pin=14"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="425" pin=6"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="324" pin=14"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="350" pin=14"/></net>

<net id="539"><net_src comp="174" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="289" pin=13"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="425" pin=5"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="324" pin=13"/></net>

<net id="543"><net_src comp="536" pin="1"/><net_sink comp="350" pin=13"/></net>

<net id="547"><net_src comp="180" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="289" pin=12"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="425" pin=4"/></net>

<net id="550"><net_src comp="544" pin="1"/><net_sink comp="324" pin=12"/></net>

<net id="551"><net_src comp="544" pin="1"/><net_sink comp="350" pin=12"/></net>

<net id="555"><net_src comp="186" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="289" pin=11"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="425" pin=3"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="324" pin=11"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="350" pin=11"/></net>

<net id="563"><net_src comp="192" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="289" pin=10"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="324" pin=10"/></net>

<net id="567"><net_src comp="560" pin="1"/><net_sink comp="350" pin=10"/></net>

<net id="571"><net_src comp="198" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="289" pin=9"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="324" pin=9"/></net>

<net id="575"><net_src comp="568" pin="1"/><net_sink comp="350" pin=9"/></net>

<net id="579"><net_src comp="204" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="350" pin=3"/></net>

<net id="584"><net_src comp="210" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="350" pin=4"/></net>

<net id="591"><net_src comp="216" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="222" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="276" pin=6"/></net>

<net id="601"><net_src comp="389" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="606"><net_src comp="394" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="611"><net_src comp="235" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="616"><net_src comp="399" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="621"><net_src comp="402" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="626"><net_src comp="242" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="146" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="637"><net_src comp="248" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="642"><net_src comp="255" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="324" pin=8"/></net>

<net id="647"><net_src comp="413" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="419" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="656"><net_src comp="425" pin="10"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="663"><net_src comp="460" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="668"><net_src comp="466" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="472" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: errorInTask | {6 7 }
	Port: copyInputAOV_out | {7 }
	Port: toScheduler | {6 7 }
	Port: outcomeInRam | {6 7 }
	Port: regions | {1 2 }
	Port: regions_1 | {1 2 }
	Port: regions_2 | {1 2 }
	Port: regions_3 | {1 2 }
	Port: regions_4 | {1 2 }
	Port: regions_5 | {1 2 }
	Port: n_regions_V | {1 2 }
 - Input state : 
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read1 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : errorInTask | {1 3 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read2 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read3 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read4 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read5 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read6 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read7 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read8 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read9 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read10 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : copyInputAOV_in | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : copyInputAOV_out | {}
	Port: runTestAfterInit_Block_entry1119_proc7 : p_read311 | {1 }
	Port: runTestAfterInit_Block_entry1119_proc7 : toScheduler | {}
	Port: runTestAfterInit_Block_entry1119_proc7 : outcomeInRam | {}
	Port: runTestAfterInit_Block_entry1119_proc7 : regions | {1 2 5 6 }
	Port: runTestAfterInit_Block_entry1119_proc7 : regions_1 | {1 2 5 6 }
	Port: runTestAfterInit_Block_entry1119_proc7 : regions_2 | {1 2 5 6 }
	Port: runTestAfterInit_Block_entry1119_proc7 : regions_3 | {1 2 5 6 }
	Port: runTestAfterInit_Block_entry1119_proc7 : regions_4 | {1 2 5 6 }
	Port: runTestAfterInit_Block_entry1119_proc7 : regions_5 | {1 2 5 6 }
	Port: runTestAfterInit_Block_entry1119_proc7 : n_regions_V | {1 2 3 4 }
  - Chain level:
	State 1
		call_ln556 : 1
		errorInTask_addr : 1
		errorInTask_load : 2
	State 2
	State 3
		br_ln552 : 1
		n_regions_V_load : 1
		store_ln74 : 1
	State 4
	State 5
		icmp_ln74 : 1
		add_ln74 : 1
		br_ln74 : 2
		p_x_assign : 1
		cmp_i_i_i : 2
		bitcast_ln76 : 2
		tmp_1 : 3
		trunc_ln76 : 3
		icmp_ln76 : 4
		icmp_ln76_1 : 4
		tmp_2 : 2
		tmp_4 : 2
	State 6
		or_ln76_1 : 1
		and_ln76 : 1
		or_ln76_2 : 1
		br_ln76 : 1
		tmp : 1
		error : 2
		call_ln554 : 3
	State 7
		copyInputAOV_copy_1 : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |      grp_insert_point_fu_289     |    0    |    41   | 173.245 |  10265  |  11883  |    0    |
|   call   |      grp_find_region_fu_324      |    0    |    14   | 74.3392 |   3438  |   4222  |    0    |
|          |      grp_writeOutcome_fu_350     |    0    |    0    |  7.9029 |   873   |   176   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |            grp_fu_685            |    0    |    2    |    0    |   227   |   403   |    0    |
|   fadd   |            grp_fu_689            |    0    |    2    |    0    |   227   |   403   |    0    |
|          |            grp_fu_693            |    0    |    2    |    0    |   227   |   403   |    0    |
|          |            grp_fu_697            |    0    |    2    |    0    |   227   |   403   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |            grp_fu_701            |    0    |    3    |    0    |   128   |   320   |    0    |
|          |            grp_fu_705            |    0    |    3    |    0    |   128   |   320   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    mux   |         p_x_assign_fu_425        |    0    |    0    |    0    |    0    |    42   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         icmp_ln74_fu_413         |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |         icmp_ln76_fu_460         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln76_1_fu_466        |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |          add_ln74_fu_419         |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |          or_ln76_fu_472          |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |         or_ln76_1_fu_476         |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln76_2_fu_488         |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |          and_ln76_fu_482         |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_read_9_read_fu_150       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_10_read_fu_156      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_11_read_fu_162      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_12_read_fu_168      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_13_read_fu_174      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_14_read_fu_180      |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |       p_read_15_read_fu_186      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_16_read_fu_192      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read315_read_fu_198      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read214_read_fu_204      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read113_read_fu_210      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_read12_read_fu_216       |    0    |    0    |    0    |    0    |    0    |    0    |
|          | copyInputAOV_in_read_read_fu_222 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |      write_ln0_write_fu_228      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |            grp_fu_374            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            grp_fu_379            |    0    |    0    |    0    |    0    |    0    |    0    |
|   fcmp   |            grp_fu_384            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            grp_fu_673            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            grp_fu_677            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            grp_fu_681            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |        trunc_ln556_fu_389        |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln552_fu_399        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln552_1_fu_402       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln76_fu_456        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |         zext_ln552_fu_394        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|           tmp_1_fu_446           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|            tmp_fu_498            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                  |    0    |    69   | 255.487 |  15740  |  18631  |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln74_reg_648      |    4   |
| copyInputAOV_copy_1_reg_272|    8   |
|copyInputAOV_in_read_reg_592|    8   |
|  errorInTask_addr_reg_608  |    4   |
|  errorInTask_load_reg_623  |    1   |
|        error_reg_261       |    1   |
|          i_reg_627         |    4   |
|      icmp_ln74_reg_644     |    1   |
|     icmp_ln76_1_reg_665    |    1   |
|      icmp_ln76_reg_660     |    1   |
|  n_regions_V_addr_reg_634  |    6   |
|  n_regions_V_load_reg_639  |    8   |
|      p_read113_reg_581     |    8   |
|      p_read12_reg_588      |    8   |
|      p_read214_reg_576     |    8   |
|      p_read315_reg_568     |   32   |
|      p_read_10_reg_512     |   32   |
|      p_read_11_reg_520     |   32   |
|      p_read_12_reg_528     |   32   |
|      p_read_13_reg_536     |   32   |
|      p_read_14_reg_544     |   32   |
|      p_read_15_reg_552     |   32   |
|      p_read_16_reg_560     |   32   |
|      p_read_9_reg_507      |   16   |
|     p_x_assign_reg_653     |   32   |
|    trunc_ln552_1_reg_618   |    4   |
|     trunc_ln552_reg_613    |    6   |
|     trunc_ln556_reg_598    |    6   |
|     zext_ln552_reg_603     |   32   |
+----------------------------+--------+
|            Total           |   423  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_242    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_255    |  p0  |   2  |   6  |   12   ||    9    |
| grp_insert_point_fu_289 |  p2  |   2  |   6  |   12   ||    9    |
| grp_insert_point_fu_289 |  p9  |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_289 |  p10 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_289 |  p11 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_289 |  p12 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_289 |  p13 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_289 |  p14 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_289 |  p15 |   2  |  32  |   64   ||    9    |
| grp_insert_point_fu_289 |  p16 |   2  |  32  |   64   ||    9    |
|        grp_fu_374       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_379       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_384       |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   736  ||  22.232 ||   126   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   69   |   255  |  15740 |  18631 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   22   |    -   |   126  |    -   |
|  Register |    -   |    -   |    -   |   423  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   69   |   277  |  16163 |  18757 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
