{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636732525256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636732525257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 19:55:24 2021 " "Processing started: Fri Nov 12 19:55:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636732525257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1636732525257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1636732525257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1636732526145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1636732526146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636732540729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636732540729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636732540730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636732540730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shatm5 tb.v(15) " "Verilog HDL Implicit Net warning at tb.v(15): created implicit net for \"shatm5\"" {  } { { "tb.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/tb.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1636732540732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb " "Elaborating entity \"tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1636732540839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:cpu_alu " "Elaborating entity \"alu\" for hierarchy \"alu:cpu_alu\"" {  } { { "tb.v" "cpu_alu" { Text "C:/Users/user/Desktop/Verilog/alu/tb.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636732541020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu.v(17) " "Verilog HDL assignment warning at alu.v(17): truncated value with size 32 to match size of target (4)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1636732541021 "|tb|alu:cpu_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 33 alu.v(72) " "Verilog HDL assignment warning at alu.v(72): truncated value with size 64 to match size of target (33)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1636732541023 "|tb|alu:cpu_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(78) " "Verilog HDL assignment warning at alu.v(78): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1636732541023 "|tb|alu:cpu_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NZCV alu.v(34) " "Verilog HDL Always Construct warning at alu.v(34): inferring latch(es) for variable \"NZCV\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1636732541023 "|tb|alu:cpu_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(34) " "Verilog HDL Always Construct warning at alu.v(34): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1636732541024 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(34) " "Inferred latch for \"result\[0\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541025 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(34) " "Inferred latch for \"result\[1\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541025 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(34) " "Inferred latch for \"result\[2\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541025 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(34) " "Inferred latch for \"result\[3\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541025 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(34) " "Inferred latch for \"result\[4\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541025 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(34) " "Inferred latch for \"result\[5\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541025 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(34) " "Inferred latch for \"result\[6\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541025 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(34) " "Inferred latch for \"result\[7\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541025 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(34) " "Inferred latch for \"result\[8\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541025 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(34) " "Inferred latch for \"result\[9\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541025 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(34) " "Inferred latch for \"result\[10\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541025 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(34) " "Inferred latch for \"result\[11\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(34) " "Inferred latch for \"result\[12\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(34) " "Inferred latch for \"result\[13\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(34) " "Inferred latch for \"result\[14\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(34) " "Inferred latch for \"result\[15\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(34) " "Inferred latch for \"result\[16\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(34) " "Inferred latch for \"result\[17\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(34) " "Inferred latch for \"result\[18\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(34) " "Inferred latch for \"result\[19\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(34) " "Inferred latch for \"result\[20\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(34) " "Inferred latch for \"result\[21\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(34) " "Inferred latch for \"result\[22\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(34) " "Inferred latch for \"result\[23\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(34) " "Inferred latch for \"result\[24\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(34) " "Inferred latch for \"result\[25\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541026 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(34) " "Inferred latch for \"result\[26\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541027 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(34) " "Inferred latch for \"result\[27\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541027 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(34) " "Inferred latch for \"result\[28\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541027 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(34) " "Inferred latch for \"result\[29\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541027 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(34) " "Inferred latch for \"result\[30\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541027 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(34) " "Inferred latch for \"result\[31\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541027 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[32\] alu.v(34) " "Inferred latch for \"result\[32\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541027 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[0\] alu.v(34) " "Inferred latch for \"NZCV\[0\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541027 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[1\] alu.v(34) " "Inferred latch for \"NZCV\[1\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541027 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[2\] alu.v(34) " "Inferred latch for \"NZCV\[2\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541027 "|tb|alu:cpu_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZCV\[3\] alu.v(34) " "Inferred latch for \"NZCV\[3\]\" at alu.v(34)" {  } { { "alu.v" "" { Text "C:/Users/user/Desktop/Verilog/alu/alu.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636732541027 "|tb|alu:cpu_alu"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1636732541187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636732541300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 19:55:41 2021 " "Processing ended: Fri Nov 12 19:55:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636732541300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636732541300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636732541300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636732541300 ""}
