-- generated by newgenasym Tue Sep 11 17:20:49 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ad9643 is
    port (    
	\clk+\:    INOUT  STD_LOGIC;    
	\clk-\:    INOUT  STD_LOGIC;    
	CSB:       INOUT  STD_LOGIC;    
	\d0+\:     INOUT  STD_LOGIC;    
	\d0-\:     INOUT  STD_LOGIC;    
	\d1+\:     INOUT  STD_LOGIC;    
	\d1-\:     INOUT  STD_LOGIC;    
	\d10+\:    INOUT  STD_LOGIC;    
	\d10-\:    INOUT  STD_LOGIC;    
	\d11+\:    INOUT  STD_LOGIC;    
	\d11-\:    INOUT  STD_LOGIC;    
	\d12+\:    INOUT  STD_LOGIC;    
	\d12-\:    INOUT  STD_LOGIC;    
	\d13+\:    INOUT  STD_LOGIC;    
	\d13-\:    INOUT  STD_LOGIC;    
	\d2+\:     INOUT  STD_LOGIC;    
	\d2-\:     INOUT  STD_LOGIC;    
	\d3+\:     INOUT  STD_LOGIC;    
	\d3-\:     INOUT  STD_LOGIC;    
	\d4+\:     INOUT  STD_LOGIC;    
	\d4-\:     INOUT  STD_LOGIC;    
	\d5+\:     INOUT  STD_LOGIC;    
	\d5-\:     INOUT  STD_LOGIC;    
	\d6+\:     INOUT  STD_LOGIC;    
	\d6-\:     INOUT  STD_LOGIC;    
	\d7+\:     INOUT  STD_LOGIC;    
	\d7-\:     INOUT  STD_LOGIC;    
	\d8+\:     INOUT  STD_LOGIC;    
	\d8-\:     INOUT  STD_LOGIC;    
	\d9+\:     INOUT  STD_LOGIC;    
	\d9-\:     INOUT  STD_LOGIC;    
	\dco+\:    INOUT  STD_LOGIC;    
	\dco-\:    INOUT  STD_LOGIC;    
	OEB:       INOUT  STD_LOGIC;    
	\or+\:     INOUT  STD_LOGIC;    
	\or-\:     INOUT  STD_LOGIC;    
	PDWN:      INOUT  STD_LOGIC;    
	SCLK:      INOUT  STD_LOGIC;    
	SDIO:      INOUT  STD_LOGIC;    
	SYNC:      INOUT  STD_LOGIC;    
	VCM:       INOUT  STD_LOGIC;    
	\vin+a\:   INOUT  STD_LOGIC;    
	\vin+b\:   INOUT  STD_LOGIC;    
	\vin-a\:   INOUT  STD_LOGIC;    
	\vin-b\:   INOUT  STD_LOGIC);
end ad9643;
