
PNI490.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008bfc  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08008e94  08008e94  00009e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008ecc  08008ecc  00009ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008ed4  08008ed4  00009ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008ed8  08008ed8  00009ed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  08008edc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000038c  24000010  08008eec  0000a010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400039c  08008eec  0000a39c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001ca24  00000000  00000000  0000a03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002d68  00000000  00000000  00026a62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000016d8  00000000  00000000  000297d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000011eb  00000000  00000000  0002aea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00004048  00000000  00000000  0002c093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001e23e  00000000  00000000  000300db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017f1d7  00000000  00000000  0004e319  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cd4f0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000063d8  00000000  00000000  001cd534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000059  00000000  00000000  001d390c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08008e7c 	.word	0x08008e7c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08008e7c 	.word	0x08008e7c

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96a 	b.w	80005c4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	460c      	mov	r4, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14e      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000314:	4694      	mov	ip, r2
 8000316:	458c      	cmp	ip, r1
 8000318:	4686      	mov	lr, r0
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	d962      	bls.n	80003e6 <__udivmoddi4+0xde>
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0320 	rsb	r3, r2, #32
 8000326:	4091      	lsls	r1, r2
 8000328:	fa20 f303 	lsr.w	r3, r0, r3
 800032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000330:	4319      	orrs	r1, r3
 8000332:	fa00 fe02 	lsl.w	lr, r0, r2
 8000336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033a:	fa1f f68c 	uxth.w	r6, ip
 800033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000346:	fb07 1114 	mls	r1, r7, r4, r1
 800034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034e:	fb04 f106 	mul.w	r1, r4, r6
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f104 30ff 	add.w	r0, r4, #4294967295
 800035e:	f080 8112 	bcs.w	8000586 <__udivmoddi4+0x27e>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 810f 	bls.w	8000586 <__udivmoddi4+0x27e>
 8000368:	3c02      	subs	r4, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb1 f0f7 	udiv	r0, r1, r7
 8000376:	fb07 1110 	mls	r1, r7, r0, r1
 800037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037e:	fb00 f606 	mul.w	r6, r0, r6
 8000382:	429e      	cmp	r6, r3
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x94>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 31ff 	add.w	r1, r0, #4294967295
 800038e:	f080 80fc 	bcs.w	800058a <__udivmoddi4+0x282>
 8000392:	429e      	cmp	r6, r3
 8000394:	f240 80f9 	bls.w	800058a <__udivmoddi4+0x282>
 8000398:	4463      	add	r3, ip
 800039a:	3802      	subs	r0, #2
 800039c:	1b9b      	subs	r3, r3, r6
 800039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003a2:	2100      	movs	r1, #0
 80003a4:	b11d      	cbz	r5, 80003ae <__udivmoddi4+0xa6>
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	2200      	movs	r2, #0
 80003aa:	e9c5 3200 	strd	r3, r2, [r5]
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d905      	bls.n	80003c2 <__udivmoddi4+0xba>
 80003b6:	b10d      	cbz	r5, 80003bc <__udivmoddi4+0xb4>
 80003b8:	e9c5 0100 	strd	r0, r1, [r5]
 80003bc:	2100      	movs	r1, #0
 80003be:	4608      	mov	r0, r1
 80003c0:	e7f5      	b.n	80003ae <__udivmoddi4+0xa6>
 80003c2:	fab3 f183 	clz	r1, r3
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d146      	bne.n	8000458 <__udivmoddi4+0x150>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xcc>
 80003ce:	4290      	cmp	r0, r2
 80003d0:	f0c0 80f0 	bcc.w	80005b4 <__udivmoddi4+0x2ac>
 80003d4:	1a86      	subs	r6, r0, r2
 80003d6:	eb64 0303 	sbc.w	r3, r4, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d0e6      	beq.n	80003ae <__udivmoddi4+0xa6>
 80003e0:	e9c5 6300 	strd	r6, r3, [r5]
 80003e4:	e7e3      	b.n	80003ae <__udivmoddi4+0xa6>
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	f040 8090 	bne.w	800050c <__udivmoddi4+0x204>
 80003ec:	eba1 040c 	sub.w	r4, r1, ip
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	fa1f f78c 	uxth.w	r7, ip
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000402:	fb08 4416 	mls	r4, r8, r6, r4
 8000406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040a:	fb07 f006 	mul.w	r0, r7, r6
 800040e:	4298      	cmp	r0, r3
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x11c>
 8000412:	eb1c 0303 	adds.w	r3, ip, r3
 8000416:	f106 34ff 	add.w	r4, r6, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x11a>
 800041c:	4298      	cmp	r0, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 8000422:	4626      	mov	r6, r4
 8000424:	1a1c      	subs	r4, r3, r0
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb4 f0f8 	udiv	r0, r4, r8
 800042e:	fb08 4410 	mls	r4, r8, r0, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb00 f707 	mul.w	r7, r0, r7
 800043a:	429f      	cmp	r7, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x148>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 34ff 	add.w	r4, r0, #4294967295
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x146>
 8000448:	429f      	cmp	r7, r3
 800044a:	f200 80b0 	bhi.w	80005ae <__udivmoddi4+0x2a6>
 800044e:	4620      	mov	r0, r4
 8000450:	1bdb      	subs	r3, r3, r7
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	e7a5      	b.n	80003a4 <__udivmoddi4+0x9c>
 8000458:	f1c1 0620 	rsb	r6, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 f706 	lsr.w	r7, r2, r6
 8000462:	431f      	orrs	r7, r3
 8000464:	fa20 fc06 	lsr.w	ip, r0, r6
 8000468:	fa04 f301 	lsl.w	r3, r4, r1
 800046c:	ea43 030c 	orr.w	r3, r3, ip
 8000470:	40f4      	lsrs	r4, r6
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	0c38      	lsrs	r0, r7, #16
 8000478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800047c:	fbb4 fef0 	udiv	lr, r4, r0
 8000480:	fa1f fc87 	uxth.w	ip, r7
 8000484:	fb00 441e 	mls	r4, r0, lr, r4
 8000488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048c:	fb0e f90c 	mul.w	r9, lr, ip
 8000490:	45a1      	cmp	r9, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	d90a      	bls.n	80004ae <__udivmoddi4+0x1a6>
 8000498:	193c      	adds	r4, r7, r4
 800049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049e:	f080 8084 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 80004a2:	45a1      	cmp	r9, r4
 80004a4:	f240 8081 	bls.w	80005aa <__udivmoddi4+0x2a2>
 80004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	eba4 0409 	sub.w	r4, r4, r9
 80004b2:	fa1f f983 	uxth.w	r9, r3
 80004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ba:	fb00 4413 	mls	r4, r0, r3, r4
 80004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x1d2>
 80004ca:	193c      	adds	r4, r7, r4
 80004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d0:	d267      	bcs.n	80005a2 <__udivmoddi4+0x29a>
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d965      	bls.n	80005a2 <__udivmoddi4+0x29a>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	443c      	add	r4, r7
 80004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004de:	fba0 9302 	umull	r9, r3, r0, r2
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	429c      	cmp	r4, r3
 80004e8:	46ce      	mov	lr, r9
 80004ea:	469c      	mov	ip, r3
 80004ec:	d351      	bcc.n	8000592 <__udivmoddi4+0x28a>
 80004ee:	d04e      	beq.n	800058e <__udivmoddi4+0x286>
 80004f0:	b155      	cbz	r5, 8000508 <__udivmoddi4+0x200>
 80004f2:	ebb8 030e 	subs.w	r3, r8, lr
 80004f6:	eb64 040c 	sbc.w	r4, r4, ip
 80004fa:	fa04 f606 	lsl.w	r6, r4, r6
 80004fe:	40cb      	lsrs	r3, r1
 8000500:	431e      	orrs	r6, r3
 8000502:	40cc      	lsrs	r4, r1
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e750      	b.n	80003ae <__udivmoddi4+0xa6>
 800050c:	f1c2 0320 	rsb	r3, r2, #32
 8000510:	fa20 f103 	lsr.w	r1, r0, r3
 8000514:	fa0c fc02 	lsl.w	ip, ip, r2
 8000518:	fa24 f303 	lsr.w	r3, r4, r3
 800051c:	4094      	lsls	r4, r2
 800051e:	430c      	orrs	r4, r1
 8000520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000524:	fa00 fe02 	lsl.w	lr, r0, r2
 8000528:	fa1f f78c 	uxth.w	r7, ip
 800052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000530:	fb08 3110 	mls	r1, r8, r0, r3
 8000534:	0c23      	lsrs	r3, r4, #16
 8000536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053a:	fb00 f107 	mul.w	r1, r0, r7
 800053e:	4299      	cmp	r1, r3
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x24c>
 8000542:	eb1c 0303 	adds.w	r3, ip, r3
 8000546:	f100 36ff 	add.w	r6, r0, #4294967295
 800054a:	d22c      	bcs.n	80005a6 <__udivmoddi4+0x29e>
 800054c:	4299      	cmp	r1, r3
 800054e:	d92a      	bls.n	80005a6 <__udivmoddi4+0x29e>
 8000550:	3802      	subs	r0, #2
 8000552:	4463      	add	r3, ip
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	b2a4      	uxth	r4, r4
 8000558:	fbb3 f1f8 	udiv	r1, r3, r8
 800055c:	fb08 3311 	mls	r3, r8, r1, r3
 8000560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000564:	fb01 f307 	mul.w	r3, r1, r7
 8000568:	42a3      	cmp	r3, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x276>
 800056c:	eb1c 0404 	adds.w	r4, ip, r4
 8000570:	f101 36ff 	add.w	r6, r1, #4294967295
 8000574:	d213      	bcs.n	800059e <__udivmoddi4+0x296>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d911      	bls.n	800059e <__udivmoddi4+0x296>
 800057a:	3902      	subs	r1, #2
 800057c:	4464      	add	r4, ip
 800057e:	1ae4      	subs	r4, r4, r3
 8000580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000584:	e739      	b.n	80003fa <__udivmoddi4+0xf2>
 8000586:	4604      	mov	r4, r0
 8000588:	e6f0      	b.n	800036c <__udivmoddi4+0x64>
 800058a:	4608      	mov	r0, r1
 800058c:	e706      	b.n	800039c <__udivmoddi4+0x94>
 800058e:	45c8      	cmp	r8, r9
 8000590:	d2ae      	bcs.n	80004f0 <__udivmoddi4+0x1e8>
 8000592:	ebb9 0e02 	subs.w	lr, r9, r2
 8000596:	eb63 0c07 	sbc.w	ip, r3, r7
 800059a:	3801      	subs	r0, #1
 800059c:	e7a8      	b.n	80004f0 <__udivmoddi4+0x1e8>
 800059e:	4631      	mov	r1, r6
 80005a0:	e7ed      	b.n	800057e <__udivmoddi4+0x276>
 80005a2:	4603      	mov	r3, r0
 80005a4:	e799      	b.n	80004da <__udivmoddi4+0x1d2>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e7d4      	b.n	8000554 <__udivmoddi4+0x24c>
 80005aa:	46d6      	mov	lr, sl
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1a6>
 80005ae:	4463      	add	r3, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	e74d      	b.n	8000450 <__udivmoddi4+0x148>
 80005b4:	4606      	mov	r6, r0
 80005b6:	4623      	mov	r3, r4
 80005b8:	4608      	mov	r0, r1
 80005ba:	e70f      	b.n	80003dc <__udivmoddi4+0xd4>
 80005bc:	3e02      	subs	r6, #2
 80005be:	4463      	add	r3, ip
 80005c0:	e730      	b.n	8000424 <__udivmoddi4+0x11c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80005cc:	f000 fc8e 	bl	8000eec <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d0:	f001 f9b0 	bl	8001934 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d4:	f000 f818 	bl	8000608 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d8:	f000 fb5c 	bl	8000c94 <MX_GPIO_Init>
  MX_FMC_Init();
 80005dc:	f000 faf6 	bl	8000bcc <MX_FMC_Init>
  MX_I2C1_Init();
 80005e0:	f000 f8fe 	bl	80007e0 <MX_I2C1_Init>
  MX_ADC3_Init();
 80005e4:	f000 f88c 	bl	8000700 <MX_ADC3_Init>
  MX_TIM14_Init();
 80005e8:	f000 fa50 	bl	8000a8c <MX_TIM14_Init>
  MX_I2C2_Init();
 80005ec:	f000 f938 	bl	8000860 <MX_I2C2_Init>
  MX_I2C3_Init();
 80005f0:	f000 f976 	bl	80008e0 <MX_I2C3_Init>
  MX_I2C4_Init();
 80005f4:	f000 f9b4 	bl	8000960 <MX_I2C4_Init>
  MX_UART4_Init();
 80005f8:	f000 fa94 	bl	8000b24 <MX_UART4_Init>
  MX_SPI5_Init();
 80005fc:	f000 f9f0 	bl	80009e0 <MX_SPI5_Init>
  MX_USB_OTG_HS_USB_Init();
 8000600:	f000 fadc 	bl	8000bbc <MX_USB_OTG_HS_USB_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000604:	bf00      	nop
 8000606:	e7fd      	b.n	8000604 <main+0x3c>

08000608 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b09c      	sub	sp, #112	@ 0x70
 800060c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000612:	224c      	movs	r2, #76	@ 0x4c
 8000614:	2100      	movs	r1, #0
 8000616:	4618      	mov	r0, r3
 8000618:	f008 fc04 	bl	8008e24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800061c:	1d3b      	adds	r3, r7, #4
 800061e:	2220      	movs	r2, #32
 8000620:	2100      	movs	r1, #0
 8000622:	4618      	mov	r0, r3
 8000624:	f008 fbfe 	bl	8008e24 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000628:	2002      	movs	r0, #2
 800062a:	f002 fe11 	bl	8003250 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800062e:	2300      	movs	r3, #0
 8000630:	603b      	str	r3, [r7, #0]
 8000632:	4b31      	ldr	r3, [pc, #196]	@ (80006f8 <SystemClock_Config+0xf0>)
 8000634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000636:	4a30      	ldr	r2, [pc, #192]	@ (80006f8 <SystemClock_Config+0xf0>)
 8000638:	f023 0301 	bic.w	r3, r3, #1
 800063c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800063e:	4b2e      	ldr	r3, [pc, #184]	@ (80006f8 <SystemClock_Config+0xf0>)
 8000640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000642:	f003 0301 	and.w	r3, r3, #1
 8000646:	603b      	str	r3, [r7, #0]
 8000648:	4b2c      	ldr	r3, [pc, #176]	@ (80006fc <SystemClock_Config+0xf4>)
 800064a:	699b      	ldr	r3, [r3, #24]
 800064c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000650:	4a2a      	ldr	r2, [pc, #168]	@ (80006fc <SystemClock_Config+0xf4>)
 8000652:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000656:	6193      	str	r3, [r2, #24]
 8000658:	4b28      	ldr	r3, [pc, #160]	@ (80006fc <SystemClock_Config+0xf4>)
 800065a:	699b      	ldr	r3, [r3, #24]
 800065c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000660:	603b      	str	r3, [r7, #0]
 8000662:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000664:	bf00      	nop
 8000666:	4b25      	ldr	r3, [pc, #148]	@ (80006fc <SystemClock_Config+0xf4>)
 8000668:	699b      	ldr	r3, [r3, #24]
 800066a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800066e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000672:	d1f8      	bne.n	8000666 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000674:	2301      	movs	r3, #1
 8000676:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000678:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800067c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800067e:	2302      	movs	r3, #2
 8000680:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000682:	2302      	movs	r3, #2
 8000684:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000686:	2302      	movs	r3, #2
 8000688:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 800068a:	230c      	movs	r3, #12
 800068c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800068e:	2302      	movs	r3, #2
 8000690:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000692:	2303      	movs	r3, #3
 8000694:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000696:	2302      	movs	r3, #2
 8000698:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800069a:	230c      	movs	r3, #12
 800069c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800069e:	2302      	movs	r3, #2
 80006a0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006aa:	4618      	mov	r0, r3
 80006ac:	f002 fe0a 	bl	80032c4 <HAL_RCC_OscConfig>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80006b6:	f000 fc45 	bl	8000f44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ba:	233f      	movs	r3, #63	@ 0x3f
 80006bc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006be:	2303      	movs	r3, #3
 80006c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006c2:	2300      	movs	r3, #0
 80006c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006c6:	2300      	movs	r3, #0
 80006c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80006ca:	2340      	movs	r3, #64	@ 0x40
 80006cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80006ce:	2340      	movs	r3, #64	@ 0x40
 80006d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80006d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006d6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80006d8:	2340      	movs	r3, #64	@ 0x40
 80006da:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006dc:	1d3b      	adds	r3, r7, #4
 80006de:	2101      	movs	r1, #1
 80006e0:	4618      	mov	r0, r3
 80006e2:	f003 fa49 	bl	8003b78 <HAL_RCC_ClockConfig>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80006ec:	f000 fc2a 	bl	8000f44 <Error_Handler>
  }
}
 80006f0:	bf00      	nop
 80006f2:	3770      	adds	r7, #112	@ 0x70
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	58000400 	.word	0x58000400
 80006fc:	58024800 	.word	0x58024800

08000700 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b088      	sub	sp, #32
 8000704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
 8000712:	611a      	str	r2, [r3, #16]
 8000714:	615a      	str	r2, [r3, #20]
 8000716:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000718:	4b2e      	ldr	r3, [pc, #184]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 800071a:	4a2f      	ldr	r2, [pc, #188]	@ (80007d8 <MX_ADC3_Init+0xd8>)
 800071c:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800071e:	4b2d      	ldr	r3, [pc, #180]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 8000720:	2200      	movs	r2, #0
 8000722:	605a      	str	r2, [r3, #4]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000724:	4b2b      	ldr	r3, [pc, #172]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 8000726:	2200      	movs	r2, #0
 8000728:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800072a:	4b2a      	ldr	r3, [pc, #168]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 800072c:	2204      	movs	r2, #4
 800072e:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000730:	4b28      	ldr	r3, [pc, #160]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 8000732:	2200      	movs	r2, #0
 8000734:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000736:	4b27      	ldr	r3, [pc, #156]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 8000738:	2200      	movs	r2, #0
 800073a:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 800073c:	4b25      	ldr	r3, [pc, #148]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 800073e:	2201      	movs	r2, #1
 8000740:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000742:	4b24      	ldr	r3, [pc, #144]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 8000744:	2200      	movs	r2, #0
 8000746:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000748:	4b22      	ldr	r3, [pc, #136]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 800074a:	2200      	movs	r2, #0
 800074c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800074e:	4b21      	ldr	r3, [pc, #132]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 8000750:	2200      	movs	r2, #0
 8000752:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000754:	4b1f      	ldr	r3, [pc, #124]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 8000756:	2200      	movs	r2, #0
 8000758:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800075a:	4b1e      	ldr	r3, [pc, #120]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 800075c:	2200      	movs	r2, #0
 800075e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000760:	4b1c      	ldr	r3, [pc, #112]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 8000762:	2200      	movs	r2, #0
 8000764:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000766:	4b1b      	ldr	r3, [pc, #108]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 8000768:	2200      	movs	r2, #0
 800076a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 800076e:	4b19      	ldr	r3, [pc, #100]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 8000770:	2201      	movs	r2, #1
 8000772:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000774:	4817      	ldr	r0, [pc, #92]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 8000776:	f001 fb07 	bl	8001d88 <HAL_ADC_Init>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 8000780:	f000 fbe0 	bl	8000f44 <Error_Handler>
  }
  hadc3.Init.Resolution = ADC_RESOLUTION_10B;
 8000784:	4b13      	ldr	r3, [pc, #76]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 8000786:	220c      	movs	r2, #12
 8000788:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800078a:	4812      	ldr	r0, [pc, #72]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 800078c:	f001 fafc 	bl	8001d88 <HAL_ADC_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 8000796:	f000 fbd5 	bl	8000f44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800079a:	4b10      	ldr	r3, [pc, #64]	@ (80007dc <MX_ADC3_Init+0xdc>)
 800079c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800079e:	2306      	movs	r3, #6
 80007a0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80007a2:	2300      	movs	r3, #0
 80007a4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007a6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80007aa:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007ac:	2304      	movs	r3, #4
 80007ae:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80007b4:	2300      	movs	r3, #0
 80007b6:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80007b8:	1d3b      	adds	r3, r7, #4
 80007ba:	4619      	mov	r1, r3
 80007bc:	4805      	ldr	r0, [pc, #20]	@ (80007d4 <MX_ADC3_Init+0xd4>)
 80007be:	f001 fc85 	bl	80020cc <HAL_ADC_ConfigChannel>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 80007c8:	f000 fbbc 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80007cc:	bf00      	nop
 80007ce:	3720      	adds	r7, #32
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	2400002c 	.word	0x2400002c
 80007d8:	58026000 	.word	0x58026000
 80007dc:	04300002 	.word	0x04300002

080007e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000854 <MX_I2C1_Init+0x74>)
 80007e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000858 <MX_I2C1_Init+0x78>)
 80007e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x009098E4;
 80007ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000854 <MX_I2C1_Init+0x74>)
 80007ec:	4a1b      	ldr	r2, [pc, #108]	@ (800085c <MX_I2C1_Init+0x7c>)
 80007ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80007f0:	4b18      	ldr	r3, [pc, #96]	@ (8000854 <MX_I2C1_Init+0x74>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007f6:	4b17      	ldr	r3, [pc, #92]	@ (8000854 <MX_I2C1_Init+0x74>)
 80007f8:	2201      	movs	r2, #1
 80007fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007fc:	4b15      	ldr	r3, [pc, #84]	@ (8000854 <MX_I2C1_Init+0x74>)
 80007fe:	2200      	movs	r2, #0
 8000800:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000802:	4b14      	ldr	r3, [pc, #80]	@ (8000854 <MX_I2C1_Init+0x74>)
 8000804:	2200      	movs	r2, #0
 8000806:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000808:	4b12      	ldr	r3, [pc, #72]	@ (8000854 <MX_I2C1_Init+0x74>)
 800080a:	2200      	movs	r2, #0
 800080c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800080e:	4b11      	ldr	r3, [pc, #68]	@ (8000854 <MX_I2C1_Init+0x74>)
 8000810:	2200      	movs	r2, #0
 8000812:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000814:	4b0f      	ldr	r3, [pc, #60]	@ (8000854 <MX_I2C1_Init+0x74>)
 8000816:	2200      	movs	r2, #0
 8000818:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800081a:	480e      	ldr	r0, [pc, #56]	@ (8000854 <MX_I2C1_Init+0x74>)
 800081c:	f002 fbe4 	bl	8002fe8 <HAL_I2C_Init>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000826:	f000 fb8d 	bl	8000f44 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800082a:	2100      	movs	r1, #0
 800082c:	4809      	ldr	r0, [pc, #36]	@ (8000854 <MX_I2C1_Init+0x74>)
 800082e:	f002 fc77 	bl	8003120 <HAL_I2CEx_ConfigAnalogFilter>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000838:	f000 fb84 	bl	8000f44 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800083c:	2100      	movs	r1, #0
 800083e:	4805      	ldr	r0, [pc, #20]	@ (8000854 <MX_I2C1_Init+0x74>)
 8000840:	f002 fcb9 	bl	80031b6 <HAL_I2CEx_ConfigDigitalFilter>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800084a:	f000 fb7b 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800084e:	bf00      	nop
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	24000090 	.word	0x24000090
 8000858:	40005400 	.word	0x40005400
 800085c:	009098e4 	.word	0x009098e4

08000860 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000864:	4b1b      	ldr	r3, [pc, #108]	@ (80008d4 <MX_I2C2_Init+0x74>)
 8000866:	4a1c      	ldr	r2, [pc, #112]	@ (80008d8 <MX_I2C2_Init+0x78>)
 8000868:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x009098E4;
 800086a:	4b1a      	ldr	r3, [pc, #104]	@ (80008d4 <MX_I2C2_Init+0x74>)
 800086c:	4a1b      	ldr	r2, [pc, #108]	@ (80008dc <MX_I2C2_Init+0x7c>)
 800086e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000870:	4b18      	ldr	r3, [pc, #96]	@ (80008d4 <MX_I2C2_Init+0x74>)
 8000872:	2200      	movs	r2, #0
 8000874:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000876:	4b17      	ldr	r3, [pc, #92]	@ (80008d4 <MX_I2C2_Init+0x74>)
 8000878:	2201      	movs	r2, #1
 800087a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800087c:	4b15      	ldr	r3, [pc, #84]	@ (80008d4 <MX_I2C2_Init+0x74>)
 800087e:	2200      	movs	r2, #0
 8000880:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000882:	4b14      	ldr	r3, [pc, #80]	@ (80008d4 <MX_I2C2_Init+0x74>)
 8000884:	2200      	movs	r2, #0
 8000886:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000888:	4b12      	ldr	r3, [pc, #72]	@ (80008d4 <MX_I2C2_Init+0x74>)
 800088a:	2200      	movs	r2, #0
 800088c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800088e:	4b11      	ldr	r3, [pc, #68]	@ (80008d4 <MX_I2C2_Init+0x74>)
 8000890:	2200      	movs	r2, #0
 8000892:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000894:	4b0f      	ldr	r3, [pc, #60]	@ (80008d4 <MX_I2C2_Init+0x74>)
 8000896:	2200      	movs	r2, #0
 8000898:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800089a:	480e      	ldr	r0, [pc, #56]	@ (80008d4 <MX_I2C2_Init+0x74>)
 800089c:	f002 fba4 	bl	8002fe8 <HAL_I2C_Init>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80008a6:	f000 fb4d 	bl	8000f44 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008aa:	2100      	movs	r1, #0
 80008ac:	4809      	ldr	r0, [pc, #36]	@ (80008d4 <MX_I2C2_Init+0x74>)
 80008ae:	f002 fc37 	bl	8003120 <HAL_I2CEx_ConfigAnalogFilter>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80008b8:	f000 fb44 	bl	8000f44 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80008bc:	2100      	movs	r1, #0
 80008be:	4805      	ldr	r0, [pc, #20]	@ (80008d4 <MX_I2C2_Init+0x74>)
 80008c0:	f002 fc79 	bl	80031b6 <HAL_I2CEx_ConfigDigitalFilter>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80008ca:	f000 fb3b 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	240000e4 	.word	0x240000e4
 80008d8:	40005800 	.word	0x40005800
 80008dc:	009098e4 	.word	0x009098e4

080008e0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80008e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000954 <MX_I2C3_Init+0x74>)
 80008e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000958 <MX_I2C3_Init+0x78>)
 80008e8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x009098E4;
 80008ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000954 <MX_I2C3_Init+0x74>)
 80008ec:	4a1b      	ldr	r2, [pc, #108]	@ (800095c <MX_I2C3_Init+0x7c>)
 80008ee:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80008f0:	4b18      	ldr	r3, [pc, #96]	@ (8000954 <MX_I2C3_Init+0x74>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008f6:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <MX_I2C3_Init+0x74>)
 80008f8:	2201      	movs	r2, #1
 80008fa:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008fc:	4b15      	ldr	r3, [pc, #84]	@ (8000954 <MX_I2C3_Init+0x74>)
 80008fe:	2200      	movs	r2, #0
 8000900:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000902:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <MX_I2C3_Init+0x74>)
 8000904:	2200      	movs	r2, #0
 8000906:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000908:	4b12      	ldr	r3, [pc, #72]	@ (8000954 <MX_I2C3_Init+0x74>)
 800090a:	2200      	movs	r2, #0
 800090c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800090e:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <MX_I2C3_Init+0x74>)
 8000910:	2200      	movs	r2, #0
 8000912:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000914:	4b0f      	ldr	r3, [pc, #60]	@ (8000954 <MX_I2C3_Init+0x74>)
 8000916:	2200      	movs	r2, #0
 8000918:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800091a:	480e      	ldr	r0, [pc, #56]	@ (8000954 <MX_I2C3_Init+0x74>)
 800091c:	f002 fb64 	bl	8002fe8 <HAL_I2C_Init>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000926:	f000 fb0d 	bl	8000f44 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800092a:	2100      	movs	r1, #0
 800092c:	4809      	ldr	r0, [pc, #36]	@ (8000954 <MX_I2C3_Init+0x74>)
 800092e:	f002 fbf7 	bl	8003120 <HAL_I2CEx_ConfigAnalogFilter>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000938:	f000 fb04 	bl	8000f44 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800093c:	2100      	movs	r1, #0
 800093e:	4805      	ldr	r0, [pc, #20]	@ (8000954 <MX_I2C3_Init+0x74>)
 8000940:	f002 fc39 	bl	80031b6 <HAL_I2CEx_ConfigDigitalFilter>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800094a:	f000 fafb 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	24000138 	.word	0x24000138
 8000958:	40005c00 	.word	0x40005c00
 800095c:	009098e4 	.word	0x009098e4

08000960 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000964:	4b1b      	ldr	r3, [pc, #108]	@ (80009d4 <MX_I2C4_Init+0x74>)
 8000966:	4a1c      	ldr	r2, [pc, #112]	@ (80009d8 <MX_I2C4_Init+0x78>)
 8000968:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x009098E4;
 800096a:	4b1a      	ldr	r3, [pc, #104]	@ (80009d4 <MX_I2C4_Init+0x74>)
 800096c:	4a1b      	ldr	r2, [pc, #108]	@ (80009dc <MX_I2C4_Init+0x7c>)
 800096e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000970:	4b18      	ldr	r3, [pc, #96]	@ (80009d4 <MX_I2C4_Init+0x74>)
 8000972:	2200      	movs	r2, #0
 8000974:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000976:	4b17      	ldr	r3, [pc, #92]	@ (80009d4 <MX_I2C4_Init+0x74>)
 8000978:	2201      	movs	r2, #1
 800097a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800097c:	4b15      	ldr	r3, [pc, #84]	@ (80009d4 <MX_I2C4_Init+0x74>)
 800097e:	2200      	movs	r2, #0
 8000980:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000982:	4b14      	ldr	r3, [pc, #80]	@ (80009d4 <MX_I2C4_Init+0x74>)
 8000984:	2200      	movs	r2, #0
 8000986:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000988:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <MX_I2C4_Init+0x74>)
 800098a:	2200      	movs	r2, #0
 800098c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800098e:	4b11      	ldr	r3, [pc, #68]	@ (80009d4 <MX_I2C4_Init+0x74>)
 8000990:	2200      	movs	r2, #0
 8000992:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000994:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <MX_I2C4_Init+0x74>)
 8000996:	2200      	movs	r2, #0
 8000998:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800099a:	480e      	ldr	r0, [pc, #56]	@ (80009d4 <MX_I2C4_Init+0x74>)
 800099c:	f002 fb24 	bl	8002fe8 <HAL_I2C_Init>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80009a6:	f000 facd 	bl	8000f44 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009aa:	2100      	movs	r1, #0
 80009ac:	4809      	ldr	r0, [pc, #36]	@ (80009d4 <MX_I2C4_Init+0x74>)
 80009ae:	f002 fbb7 	bl	8003120 <HAL_I2CEx_ConfigAnalogFilter>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80009b8:	f000 fac4 	bl	8000f44 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80009bc:	2100      	movs	r1, #0
 80009be:	4805      	ldr	r0, [pc, #20]	@ (80009d4 <MX_I2C4_Init+0x74>)
 80009c0:	f002 fbf9 	bl	80031b6 <HAL_I2CEx_ConfigDigitalFilter>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80009ca:	f000 fabb 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	2400018c 	.word	0x2400018c
 80009d8:	58001c00 	.word	0x58001c00
 80009dc:	009098e4 	.word	0x009098e4

080009e0 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80009e4:	4b27      	ldr	r3, [pc, #156]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 80009e6:	4a28      	ldr	r2, [pc, #160]	@ (8000a88 <MX_SPI5_Init+0xa8>)
 80009e8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80009ea:	4b26      	ldr	r3, [pc, #152]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 80009ec:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80009f0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80009f2:	4b24      	ldr	r3, [pc, #144]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_4BIT;
 80009f8:	4b22      	ldr	r3, [pc, #136]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 80009fa:	2203      	movs	r2, #3
 80009fc:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009fe:	4b21      	ldr	r3, [pc, #132]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a04:	4b1f      	ldr	r3, [pc, #124]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000a0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a0c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000a10:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a12:	4b1c      	ldr	r3, [pc, #112]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a18:	4b1a      	ldr	r3, [pc, #104]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a1e:	4b19      	ldr	r3, [pc, #100]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a24:	4b17      	ldr	r3, [pc, #92]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8000a2a:	4b16      	ldr	r3, [pc, #88]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a30:	4b14      	ldr	r3, [pc, #80]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a32:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a36:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000a38:	4b12      	ldr	r3, [pc, #72]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000a3e:	4b11      	ldr	r3, [pc, #68]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000a44:	4b0f      	ldr	r3, [pc, #60]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000a50:	4b0c      	ldr	r3, [pc, #48]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000a56:	4b0b      	ldr	r3, [pc, #44]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000a5c:	4b09      	ldr	r3, [pc, #36]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000a62:	4b08      	ldr	r3, [pc, #32]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000a68:	4b06      	ldr	r3, [pc, #24]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000a6e:	4805      	ldr	r0, [pc, #20]	@ (8000a84 <MX_SPI5_Init+0xa4>)
 8000a70:	f006 f90c 	bl	8006c8c <HAL_SPI_Init>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_SPI5_Init+0x9e>
  {
    Error_Handler();
 8000a7a:	f000 fa63 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	240001e0 	.word	0x240001e0
 8000a88:	40015000 	.word	0x40015000

08000a8c <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b088      	sub	sp, #32
 8000a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a92:	1d3b      	adds	r3, r7, #4
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]
 8000a9e:	611a      	str	r2, [r3, #16]
 8000aa0:	615a      	str	r2, [r3, #20]
 8000aa2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000aa4:	4b1d      	ldr	r3, [pc, #116]	@ (8000b1c <MX_TIM14_Init+0x90>)
 8000aa6:	4a1e      	ldr	r2, [pc, #120]	@ (8000b20 <MX_TIM14_Init+0x94>)
 8000aa8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 120-1;
 8000aaa:	4b1c      	ldr	r3, [pc, #112]	@ (8000b1c <MX_TIM14_Init+0x90>)
 8000aac:	2277      	movs	r2, #119	@ 0x77
 8000aae:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ab0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b1c <MX_TIM14_Init+0x90>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 100-1;
 8000ab6:	4b19      	ldr	r3, [pc, #100]	@ (8000b1c <MX_TIM14_Init+0x90>)
 8000ab8:	2263      	movs	r2, #99	@ 0x63
 8000aba:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000abc:	4b17      	ldr	r3, [pc, #92]	@ (8000b1c <MX_TIM14_Init+0x90>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ac2:	4b16      	ldr	r3, [pc, #88]	@ (8000b1c <MX_TIM14_Init+0x90>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000ac8:	4814      	ldr	r0, [pc, #80]	@ (8000b1c <MX_TIM14_Init+0x90>)
 8000aca:	f006 fa6f 	bl	8006fac <HAL_TIM_Base_Init>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_TIM14_Init+0x4c>
  {
    Error_Handler();
 8000ad4:	f000 fa36 	bl	8000f44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000ad8:	4810      	ldr	r0, [pc, #64]	@ (8000b1c <MX_TIM14_Init+0x90>)
 8000ada:	f006 fabe 	bl	800705a <HAL_TIM_PWM_Init>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <MX_TIM14_Init+0x5c>
  {
    Error_Handler();
 8000ae4:	f000 fa2e 	bl	8000f44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ae8:	2360      	movs	r3, #96	@ 0x60
 8000aea:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000aec:	2300      	movs	r3, #0
 8000aee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000af0:	2300      	movs	r3, #0
 8000af2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000af4:	2300      	movs	r3, #0
 8000af6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000af8:	1d3b      	adds	r3, r7, #4
 8000afa:	2200      	movs	r2, #0
 8000afc:	4619      	mov	r1, r3
 8000afe:	4807      	ldr	r0, [pc, #28]	@ (8000b1c <MX_TIM14_Init+0x90>)
 8000b00:	f006 fb0c 	bl	800711c <HAL_TIM_PWM_ConfigChannel>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_TIM14_Init+0x82>
  {
    Error_Handler();
 8000b0a:	f000 fa1b 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000b0e:	4803      	ldr	r0, [pc, #12]	@ (8000b1c <MX_TIM14_Init+0x90>)
 8000b10:	f000 fcd0 	bl	80014b4 <HAL_TIM_MspPostInit>

}
 8000b14:	bf00      	nop
 8000b16:	3720      	adds	r7, #32
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	24000268 	.word	0x24000268
 8000b20:	40002000 	.word	0x40002000

08000b24 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000b28:	4b22      	ldr	r3, [pc, #136]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b2a:	4a23      	ldr	r2, [pc, #140]	@ (8000bb8 <MX_UART4_Init+0x94>)
 8000b2c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000b2e:	4b21      	ldr	r3, [pc, #132]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b34:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000b36:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000b3c:	4b1d      	ldr	r3, [pc, #116]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000b42:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000b48:	4b1a      	ldr	r3, [pc, #104]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b4a:	220c      	movs	r2, #12
 8000b4c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b4e:	4b19      	ldr	r3, [pc, #100]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b54:	4b17      	ldr	r3, [pc, #92]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b5a:	4b16      	ldr	r3, [pc, #88]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b60:	4b14      	ldr	r3, [pc, #80]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b66:	4b13      	ldr	r3, [pc, #76]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000b6c:	4811      	ldr	r0, [pc, #68]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b6e:	f006 ff65 	bl	8007a3c <HAL_UART_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000b78:	f000 f9e4 	bl	8000f44 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	480d      	ldr	r0, [pc, #52]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b80:	f007 ff6d 	bl	8008a5e <HAL_UARTEx_SetTxFifoThreshold>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000b8a:	f000 f9db 	bl	8000f44 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b8e:	2100      	movs	r1, #0
 8000b90:	4808      	ldr	r0, [pc, #32]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000b92:	f007 ffa2 	bl	8008ada <HAL_UARTEx_SetRxFifoThreshold>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000b9c:	f000 f9d2 	bl	8000f44 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000ba0:	4804      	ldr	r0, [pc, #16]	@ (8000bb4 <MX_UART4_Init+0x90>)
 8000ba2:	f007 ff23 	bl	80089ec <HAL_UARTEx_DisableFifoMode>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000bac:	f000 f9ca 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000bb0:	bf00      	nop
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	240002b4 	.word	0x240002b4
 8000bb8:	40004c00 	.word	0x40004c00

08000bbc <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
	...

08000bcc <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b088      	sub	sp, #32
 8000bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	605a      	str	r2, [r3, #4]
 8000bda:	609a      	str	r2, [r3, #8]
 8000bdc:	60da      	str	r2, [r3, #12]
 8000bde:	611a      	str	r2, [r3, #16]
 8000be0:	615a      	str	r2, [r3, #20]
 8000be2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8000be4:	4b28      	ldr	r3, [pc, #160]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000be6:	4a29      	ldr	r2, [pc, #164]	@ (8000c8c <MX_FMC_Init+0xc0>)
 8000be8:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8000bea:	4b27      	ldr	r3, [pc, #156]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000bec:	4a28      	ldr	r2, [pc, #160]	@ (8000c90 <MX_FMC_Init+0xc4>)
 8000bee:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8000bf0:	4b25      	ldr	r3, [pc, #148]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8000bf6:	4b24      	ldr	r3, [pc, #144]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8000bfc:	4b22      	ldr	r3, [pc, #136]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000c02:	4b21      	ldr	r3, [pc, #132]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000c04:	2210      	movs	r2, #16
 8000c06:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8000c08:	4b1f      	ldr	r3, [pc, #124]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8000c0e:	4b1e      	ldr	r3, [pc, #120]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8000c14:	4b1c      	ldr	r3, [pc, #112]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8000c1a:	4b1b      	ldr	r3, [pc, #108]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000c1c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c20:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8000c22:	4b19      	ldr	r3, [pc, #100]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8000c28:	4b17      	ldr	r3, [pc, #92]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000c2e:	4b16      	ldr	r3, [pc, #88]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8000c34:	4b14      	ldr	r3, [pc, #80]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000c3a:	4b13      	ldr	r3, [pc, #76]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8000c40:	4b11      	ldr	r3, [pc, #68]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8000c46:	4b10      	ldr	r3, [pc, #64]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000c4c:	230f      	movs	r3, #15
 8000c4e:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000c50:	230f      	movs	r3, #15
 8000c52:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8000c54:	23ff      	movs	r3, #255	@ 0xff
 8000c56:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000c58:	230f      	movs	r3, #15
 8000c5a:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000c5c:	2310      	movs	r3, #16
 8000c5e:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000c60:	2311      	movs	r3, #17
 8000c62:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8000c64:	2300      	movs	r3, #0
 8000c66:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000c68:	1d3b      	adds	r3, r7, #4
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4806      	ldr	r0, [pc, #24]	@ (8000c88 <MX_FMC_Init+0xbc>)
 8000c70:	f006 f94c 	bl	8006f0c <HAL_SRAM_Init>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_FMC_Init+0xb2>
  {
    Error_Handler( );
 8000c7a:	f000 f963 	bl	8000f44 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000c7e:	bf00      	nop
 8000c80:	3720      	adds	r7, #32
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	24000348 	.word	0x24000348
 8000c8c:	52004000 	.word	0x52004000
 8000c90:	52004104 	.word	0x52004104

08000c94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b08e      	sub	sp, #56	@ 0x38
 8000c98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	601a      	str	r2, [r3, #0]
 8000ca2:	605a      	str	r2, [r3, #4]
 8000ca4:	609a      	str	r2, [r3, #8]
 8000ca6:	60da      	str	r2, [r3, #12]
 8000ca8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000caa:	4b8a      	ldr	r3, [pc, #552]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000cac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb0:	4a88      	ldr	r2, [pc, #544]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000cb2:	f043 0304 	orr.w	r3, r3, #4
 8000cb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cba:	4b86      	ldr	r3, [pc, #536]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000cbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cc0:	f003 0304 	and.w	r3, r3, #4
 8000cc4:	623b      	str	r3, [r7, #32]
 8000cc6:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000cc8:	4b82      	ldr	r3, [pc, #520]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000cca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cce:	4a81      	ldr	r2, [pc, #516]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000cd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cd4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cd8:	4b7e      	ldr	r3, [pc, #504]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000cda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ce2:	61fb      	str	r3, [r7, #28]
 8000ce4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ce6:	4b7b      	ldr	r3, [pc, #492]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000ce8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cec:	4a79      	ldr	r2, [pc, #484]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000cee:	f043 0320 	orr.w	r3, r3, #32
 8000cf2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cf6:	4b77      	ldr	r3, [pc, #476]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000cf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cfc:	f003 0320 	and.w	r3, r3, #32
 8000d00:	61bb      	str	r3, [r7, #24]
 8000d02:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d04:	4b73      	ldr	r3, [pc, #460]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d0a:	4a72      	ldr	r2, [pc, #456]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d14:	4b6f      	ldr	r3, [pc, #444]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d1e:	617b      	str	r3, [r7, #20]
 8000d20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d22:	4b6c      	ldr	r3, [pc, #432]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d28:	4a6a      	ldr	r2, [pc, #424]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d2a:	f043 0301 	orr.w	r3, r3, #1
 8000d2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d32:	4b68      	ldr	r3, [pc, #416]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d38:	f003 0301 	and.w	r3, r3, #1
 8000d3c:	613b      	str	r3, [r7, #16]
 8000d3e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d40:	4b64      	ldr	r3, [pc, #400]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d46:	4a63      	ldr	r2, [pc, #396]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d50:	4b60      	ldr	r3, [pc, #384]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d5e:	4b5d      	ldr	r3, [pc, #372]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d64:	4a5b      	ldr	r2, [pc, #364]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d66:	f043 0310 	orr.w	r3, r3, #16
 8000d6a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d6e:	4b59      	ldr	r3, [pc, #356]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d74:	f003 0310 	and.w	r3, r3, #16
 8000d78:	60bb      	str	r3, [r7, #8]
 8000d7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7c:	4b55      	ldr	r3, [pc, #340]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d82:	4a54      	ldr	r2, [pc, #336]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d84:	f043 0302 	orr.w	r3, r3, #2
 8000d88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d8c:	4b51      	ldr	r3, [pc, #324]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d92:	f003 0302 	and.w	r3, r3, #2
 8000d96:	607b      	str	r3, [r7, #4]
 8000d98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d9a:	4b4e      	ldr	r3, [pc, #312]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000d9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da0:	4a4c      	ldr	r2, [pc, #304]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000da2:	f043 0308 	orr.w	r3, r3, #8
 8000da6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000daa:	4b4a      	ldr	r3, [pc, #296]	@ (8000ed4 <MX_GPIO_Init+0x240>)
 8000dac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000db0:	f003 0308 	and.w	r3, r3, #8
 8000db4:	603b      	str	r3, [r7, #0]
 8000db6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PLL_LD_GPIO_Port, PLL_LD_Pin, GPIO_PIN_RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000dbe:	4846      	ldr	r0, [pc, #280]	@ (8000ed8 <MX_GPIO_Init+0x244>)
 8000dc0:	f002 f8f8 	bl	8002fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MIC_DET_Pin|MIC_EN_Pin|MIC_SL_Pin|NB_EN_Pin
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f64b 71bf 	movw	r1, #49087	@ 0xbfbf
 8000dca:	4844      	ldr	r0, [pc, #272]	@ (8000edc <MX_GPIO_Init+0x248>)
 8000dcc:	f002 f8f2 	bl	8002fb4 <HAL_GPIO_WritePin>
                          |P31_Pin|BFO_FRQ_Pin|FRQ_Pin|FIN1_5KHz_Pin
                          |HPWR_EN_Pin|RX_EN_Pin|TX_EN_Pin|RXA_EN_Pin
                          |ANL_EN_Pin|BP_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CW_DET_Pin|AM_EN_Pin|FM_EN_Pin|ECHO_EN_Pin
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f44f 411e 	mov.w	r1, #40448	@ 0x9e00
 8000dd6:	4842      	ldr	r0, [pc, #264]	@ (8000ee0 <MX_GPIO_Init+0x24c>)
 8000dd8:	f002 f8ec 	bl	8002fb4 <HAL_GPIO_WritePin>
                          |TCH_NCS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, RT_EN_Pin|HIC_EN_Pin|PLL_LE_Pin, GPIO_PIN_RESET);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2189      	movs	r1, #137	@ 0x89
 8000de0:	4840      	ldr	r0, [pc, #256]	@ (8000ee4 <MX_GPIO_Init+0x250>)
 8000de2:	f002 f8e7 	bl	8002fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PLL_LD_Pin */
  GPIO_InitStruct.Pin = PLL_LD_Pin;
 8000de6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dec:	2301      	movs	r3, #1
 8000dee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df0:	2300      	movs	r3, #0
 8000df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df4:	2300      	movs	r3, #0
 8000df6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(PLL_LD_GPIO_Port, &GPIO_InitStruct);
 8000df8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	4836      	ldr	r0, [pc, #216]	@ (8000ed8 <MX_GPIO_Init+0x244>)
 8000e00:	f001 ff28 	bl	8002c54 <HAL_GPIO_Init>

  /*Configure GPIO pin : CALL_DET_Pin */
  GPIO_InitStruct.Pin = CALL_DET_Pin;
 8000e04:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000e08:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CALL_DET_GPIO_Port, &GPIO_InitStruct);
 8000e12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e16:	4619      	mov	r1, r3
 8000e18:	4832      	ldr	r0, [pc, #200]	@ (8000ee4 <MX_GPIO_Init+0x250>)
 8000e1a:	f001 ff1b 	bl	8002c54 <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_DET_Pin MIC_EN_Pin MIC_SL_Pin NB_EN_Pin
                           P31_Pin BFO_FRQ_Pin FRQ_Pin FIN1_5KHz_Pin
                           HPWR_EN_Pin RX_EN_Pin TX_EN_Pin RXA_EN_Pin
                           ANL_EN_Pin BP_EN_Pin */
  GPIO_InitStruct.Pin = MIC_DET_Pin|MIC_EN_Pin|MIC_SL_Pin|NB_EN_Pin
 8000e1e:	f64b 73bf 	movw	r3, #49087	@ 0xbfbf
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24
                          |P31_Pin|BFO_FRQ_Pin|FRQ_Pin|FIN1_5KHz_Pin
                          |HPWR_EN_Pin|RX_EN_Pin|TX_EN_Pin|RXA_EN_Pin
                          |ANL_EN_Pin|BP_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e24:	2301      	movs	r3, #1
 8000e26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e34:	4619      	mov	r1, r3
 8000e36:	4829      	ldr	r0, [pc, #164]	@ (8000edc <MX_GPIO_Init+0x248>)
 8000e38:	f001 ff0c 	bl	8002c54 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULN_EN_Pin */
  GPIO_InitStruct.Pin = ULN_EN_Pin;
 8000e3c:	2340      	movs	r3, #64	@ 0x40
 8000e3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e40:	2303      	movs	r3, #3
 8000e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ULN_EN_GPIO_Port, &GPIO_InitStruct);
 8000e48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4824      	ldr	r0, [pc, #144]	@ (8000ee0 <MX_GPIO_Init+0x24c>)
 8000e50:	f001 ff00 	bl	8002c54 <HAL_GPIO_Init>

  /*Configure GPIO pins : CW_DET_Pin AM_EN_Pin FM_EN_Pin ECHO_EN_Pin
                           TCH_NCS_Pin */
  GPIO_InitStruct.Pin = CW_DET_Pin|AM_EN_Pin|FM_EN_Pin|ECHO_EN_Pin
 8000e54:	f44f 431e 	mov.w	r3, #40448	@ 0x9e00
 8000e58:	627b      	str	r3, [r7, #36]	@ 0x24
                          |TCH_NCS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e62:	2300      	movs	r3, #0
 8000e64:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000e66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	481c      	ldr	r0, [pc, #112]	@ (8000ee0 <MX_GPIO_Init+0x24c>)
 8000e6e:	f001 fef1 	bl	8002c54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 8000e72:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8000e76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e78:	2302      	movs	r3, #2
 8000e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e80:	2300      	movs	r3, #0
 8000e82:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 8000e84:	230c      	movs	r3, #12
 8000e86:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4816      	ldr	r0, [pc, #88]	@ (8000ee8 <MX_GPIO_Init+0x254>)
 8000e90:	f001 fee0 	bl	8002c54 <HAL_GPIO_Init>

  /*Configure GPIO pins : VOL_C_Pin EXP_Pin */
  GPIO_InitStruct.Pin = VOL_C_Pin|EXP_Pin;
 8000e94:	f244 0340 	movw	r3, #16448	@ 0x4040
 8000e98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ea2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	480c      	ldr	r0, [pc, #48]	@ (8000edc <MX_GPIO_Init+0x248>)
 8000eaa:	f001 fed3 	bl	8002c54 <HAL_GPIO_Init>

  /*Configure GPIO pins : RT_EN_Pin HIC_EN_Pin PLL_LE_Pin */
  GPIO_InitStruct.Pin = RT_EN_Pin|HIC_EN_Pin|PLL_LE_Pin;
 8000eae:	2389      	movs	r3, #137	@ 0x89
 8000eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000ebe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4807      	ldr	r0, [pc, #28]	@ (8000ee4 <MX_GPIO_Init+0x250>)
 8000ec6:	f001 fec5 	bl	8002c54 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000eca:	bf00      	nop
 8000ecc:	3738      	adds	r7, #56	@ 0x38
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	58024400 	.word	0x58024400
 8000ed8:	58020800 	.word	0x58020800
 8000edc:	58021800 	.word	0x58021800
 8000ee0:	58021c00 	.word	0x58021c00
 8000ee4:	58022000 	.word	0x58022000
 8000ee8:	58020400 	.word	0x58020400

08000eec <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000ef2:	463b      	mov	r3, r7
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	605a      	str	r2, [r3, #4]
 8000efa:	609a      	str	r2, [r3, #8]
 8000efc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000efe:	f001 fe31 	bl	8002b64 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000f02:	2301      	movs	r3, #1
 8000f04:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000f06:	2300      	movs	r3, #0
 8000f08:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000f0e:	231f      	movs	r3, #31
 8000f10:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000f12:	2387      	movs	r3, #135	@ 0x87
 8000f14:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000f16:	2300      	movs	r3, #0
 8000f18:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000f22:	2301      	movs	r3, #1
 8000f24:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000f26:	2300      	movs	r3, #0
 8000f28:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f2e:	463b      	mov	r3, r7
 8000f30:	4618      	mov	r0, r3
 8000f32:	f001 fe4f 	bl	8002bd4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f36:	2004      	movs	r0, #4
 8000f38:	f001 fe2c 	bl	8002b94 <HAL_MPU_Enable>

}
 8000f3c:	bf00      	nop
 8000f3e:	3710      	adds	r7, #16
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f48:	b672      	cpsid	i
}
 8000f4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f4c:	bf00      	nop
 8000f4e:	e7fd      	b.n	8000f4c <Error_Handler+0x8>

08000f50 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f56:	4b0a      	ldr	r3, [pc, #40]	@ (8000f80 <HAL_MspInit+0x30>)
 8000f58:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f5c:	4a08      	ldr	r2, [pc, #32]	@ (8000f80 <HAL_MspInit+0x30>)
 8000f5e:	f043 0302 	orr.w	r3, r3, #2
 8000f62:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000f66:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <HAL_MspInit+0x30>)
 8000f68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f6c:	f003 0302 	and.w	r3, r3, #2
 8000f70:	607b      	str	r3, [r7, #4]
 8000f72:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f74:	bf00      	nop
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	58024400 	.word	0x58024400

08000f84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b0bc      	sub	sp, #240	@ 0xf0
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f9c:	f107 0318 	add.w	r3, r7, #24
 8000fa0:	22c0      	movs	r2, #192	@ 0xc0
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f007 ff3d 	bl	8008e24 <memset>
  if(hadc->Instance==ADC3)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a4a      	ldr	r2, [pc, #296]	@ (80010d8 <HAL_ADC_MspInit+0x154>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	f040 808d 	bne.w	80010d0 <HAL_ADC_MspInit+0x14c>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fb6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000fba:	f04f 0300 	mov.w	r3, #0
 8000fbe:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 8000fc6:	230c      	movs	r3, #12
 8000fc8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000fd6:	23c0      	movs	r3, #192	@ 0xc0
 8000fd8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000fda:	2320      	movs	r3, #32
 8000fdc:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fe8:	f107 0318 	add.w	r3, r7, #24
 8000fec:	4618      	mov	r0, r3
 8000fee:	f003 f94f 	bl	8004290 <HAL_RCCEx_PeriphCLKConfig>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000ff8:	f7ff ffa4 	bl	8000f44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000ffc:	4b37      	ldr	r3, [pc, #220]	@ (80010dc <HAL_ADC_MspInit+0x158>)
 8000ffe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001002:	4a36      	ldr	r2, [pc, #216]	@ (80010dc <HAL_ADC_MspInit+0x158>)
 8001004:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001008:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800100c:	4b33      	ldr	r3, [pc, #204]	@ (80010dc <HAL_ADC_MspInit+0x158>)
 800100e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001012:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001016:	617b      	str	r3, [r7, #20]
 8001018:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800101a:	4b30      	ldr	r3, [pc, #192]	@ (80010dc <HAL_ADC_MspInit+0x158>)
 800101c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001020:	4a2e      	ldr	r2, [pc, #184]	@ (80010dc <HAL_ADC_MspInit+0x158>)
 8001022:	f043 0320 	orr.w	r3, r3, #32
 8001026:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800102a:	4b2c      	ldr	r3, [pc, #176]	@ (80010dc <HAL_ADC_MspInit+0x158>)
 800102c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001030:	f003 0320 	and.w	r3, r3, #32
 8001034:	613b      	str	r3, [r7, #16]
 8001036:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001038:	4b28      	ldr	r3, [pc, #160]	@ (80010dc <HAL_ADC_MspInit+0x158>)
 800103a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800103e:	4a27      	ldr	r2, [pc, #156]	@ (80010dc <HAL_ADC_MspInit+0x158>)
 8001040:	f043 0304 	orr.w	r3, r3, #4
 8001044:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001048:	4b24      	ldr	r3, [pc, #144]	@ (80010dc <HAL_ADC_MspInit+0x158>)
 800104a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800104e:	f003 0304 	and.w	r3, r3, #4
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001056:	4b21      	ldr	r3, [pc, #132]	@ (80010dc <HAL_ADC_MspInit+0x158>)
 8001058:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800105c:	4a1f      	ldr	r2, [pc, #124]	@ (80010dc <HAL_ADC_MspInit+0x158>)
 800105e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001062:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001066:	4b1d      	ldr	r3, [pc, #116]	@ (80010dc <HAL_ADC_MspInit+0x158>)
 8001068:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800106c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001070:	60bb      	str	r3, [r7, #8]
 8001072:	68bb      	ldr	r3, [r7, #8]
    PC2_C     ------> ADC3_INP0
    PC3_C     ------> ADC3_INP1
    PH2     ------> ADC3_INP13
    PH3     ------> ADC3_INP14
    */
    GPIO_InitStruct.Pin = SWR_DET_Pin|BATT_Pin|SQ_Pin;
 8001074:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8001078:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800107c:	2303      	movs	r3, #3
 800107e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	2300      	movs	r3, #0
 8001084:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001088:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800108c:	4619      	mov	r1, r3
 800108e:	4814      	ldr	r0, [pc, #80]	@ (80010e0 <HAL_ADC_MspInit+0x15c>)
 8001090:	f001 fde0 	bl	8002c54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ANI_VOX_Pin|BPF_TUNE_Pin|ASQ_Pin|RX_RSSI_Pin;
 8001094:	230f      	movs	r3, #15
 8001096:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800109a:	2303      	movs	r3, #3
 800109c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	2300      	movs	r3, #0
 80010a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010a6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80010aa:	4619      	mov	r1, r3
 80010ac:	480d      	ldr	r0, [pc, #52]	@ (80010e4 <HAL_ADC_MspInit+0x160>)
 80010ae:	f001 fdd1 	bl	8002c54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CDT_DET_Pin|VOX_DET_Pin;
 80010b2:	230c      	movs	r3, #12
 80010b4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b8:	2303      	movs	r3, #3
 80010ba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80010c4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80010c8:	4619      	mov	r1, r3
 80010ca:	4807      	ldr	r0, [pc, #28]	@ (80010e8 <HAL_ADC_MspInit+0x164>)
 80010cc:	f001 fdc2 	bl	8002c54 <HAL_GPIO_Init>

  /* USER CODE END ADC3_MspInit 1 */

  }

}
 80010d0:	bf00      	nop
 80010d2:	37f0      	adds	r7, #240	@ 0xf0
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	58026000 	.word	0x58026000
 80010dc:	58024400 	.word	0x58024400
 80010e0:	58021400 	.word	0x58021400
 80010e4:	58020800 	.word	0x58020800
 80010e8:	58021c00 	.word	0x58021c00

080010ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b0c0      	sub	sp, #256	@ 0x100
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f4:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
 80010fe:	609a      	str	r2, [r3, #8]
 8001100:	60da      	str	r2, [r3, #12]
 8001102:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001104:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001108:	22c0      	movs	r2, #192	@ 0xc0
 800110a:	2100      	movs	r1, #0
 800110c:	4618      	mov	r0, r3
 800110e:	f007 fe89 	bl	8008e24 <memset>
  if(hi2c->Instance==I2C1)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a9a      	ldr	r2, [pc, #616]	@ (8001380 <HAL_I2C_MspInit+0x294>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d146      	bne.n	80011aa <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800111c:	f04f 0208 	mov.w	r2, #8
 8001120:	f04f 0300 	mov.w	r3, #0
 8001124:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001128:	2300      	movs	r3, #0
 800112a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800112e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001132:	4618      	mov	r0, r3
 8001134:	f003 f8ac 	bl	8004290 <HAL_RCCEx_PeriphCLKConfig>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800113e:	f7ff ff01 	bl	8000f44 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001142:	4b90      	ldr	r3, [pc, #576]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 8001144:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001148:	4a8e      	ldr	r2, [pc, #568]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 800114a:	f043 0302 	orr.w	r3, r3, #2
 800114e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001152:	4b8c      	ldr	r3, [pc, #560]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 8001154:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
 800115e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = PLL_CLK_Pin|PLL_DATA_Pin;
 8001160:	23c0      	movs	r3, #192	@ 0xc0
 8001162:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001166:	2312      	movs	r3, #18
 8001168:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001172:	2300      	movs	r3, #0
 8001174:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001178:	2304      	movs	r3, #4
 800117a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117e:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001182:	4619      	mov	r1, r3
 8001184:	4880      	ldr	r0, [pc, #512]	@ (8001388 <HAL_I2C_MspInit+0x29c>)
 8001186:	f001 fd65 	bl	8002c54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800118a:	4b7e      	ldr	r3, [pc, #504]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 800118c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001190:	4a7c      	ldr	r2, [pc, #496]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 8001192:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001196:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800119a:	4b7a      	ldr	r3, [pc, #488]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 800119c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011a4:	623b      	str	r3, [r7, #32]
 80011a6:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 80011a8:	e0e4      	b.n	8001374 <HAL_I2C_MspInit+0x288>
  else if(hi2c->Instance==I2C2)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a77      	ldr	r2, [pc, #476]	@ (800138c <HAL_I2C_MspInit+0x2a0>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d146      	bne.n	8001242 <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80011b4:	f04f 0208 	mov.w	r2, #8
 80011b8:	f04f 0300 	mov.w	r3, #0
 80011bc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80011c0:	2300      	movs	r3, #0
 80011c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011ca:	4618      	mov	r0, r3
 80011cc:	f003 f860 	bl	8004290 <HAL_RCCEx_PeriphCLKConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <HAL_I2C_MspInit+0xee>
      Error_Handler();
 80011d6:	f7ff feb5 	bl	8000f44 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80011da:	4b6a      	ldr	r3, [pc, #424]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 80011dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011e0:	4a68      	ldr	r2, [pc, #416]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 80011e2:	f043 0320 	orr.w	r3, r3, #32
 80011e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011ea:	4b66      	ldr	r3, [pc, #408]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 80011ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011f0:	f003 0320 	and.w	r3, r3, #32
 80011f4:	61fb      	str	r3, [r7, #28]
 80011f6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = MDATA_Pin|MCLK_Pin;
 80011f8:	2303      	movs	r3, #3
 80011fa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011fe:	2312      	movs	r3, #18
 8001200:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001204:	2300      	movs	r3, #0
 8001206:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120a:	2300      	movs	r3, #0
 800120c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001210:	2304      	movs	r3, #4
 8001212:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001216:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800121a:	4619      	mov	r1, r3
 800121c:	485c      	ldr	r0, [pc, #368]	@ (8001390 <HAL_I2C_MspInit+0x2a4>)
 800121e:	f001 fd19 	bl	8002c54 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001222:	4b58      	ldr	r3, [pc, #352]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 8001224:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001228:	4a56      	ldr	r2, [pc, #344]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 800122a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800122e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001232:	4b54      	ldr	r3, [pc, #336]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 8001234:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001238:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800123c:	61bb      	str	r3, [r7, #24]
 800123e:	69bb      	ldr	r3, [r7, #24]
}
 8001240:	e098      	b.n	8001374 <HAL_I2C_MspInit+0x288>
  else if(hi2c->Instance==I2C3)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a53      	ldr	r2, [pc, #332]	@ (8001394 <HAL_I2C_MspInit+0x2a8>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d147      	bne.n	80012dc <HAL_I2C_MspInit+0x1f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800124c:	f04f 0208 	mov.w	r2, #8
 8001250:	f04f 0300 	mov.w	r3, #0
 8001254:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001258:	2300      	movs	r3, #0
 800125a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800125e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001262:	4618      	mov	r0, r3
 8001264:	f003 f814 	bl	8004290 <HAL_RCCEx_PeriphCLKConfig>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <HAL_I2C_MspInit+0x186>
      Error_Handler();
 800126e:	f7ff fe69 	bl	8000f44 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001272:	4b44      	ldr	r3, [pc, #272]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 8001274:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001278:	4a42      	ldr	r2, [pc, #264]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 800127a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800127e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001282:	4b40      	ldr	r3, [pc, #256]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 8001284:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001288:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800128c:	617b      	str	r3, [r7, #20]
 800128e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ESCL_Pin|ESDA_Pin;
 8001290:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001294:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001298:	2312      	movs	r3, #18
 800129a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2300      	movs	r3, #0
 80012a0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a4:	2300      	movs	r3, #0
 80012a6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80012aa:	2304      	movs	r3, #4
 80012ac:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80012b0:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80012b4:	4619      	mov	r1, r3
 80012b6:	4838      	ldr	r0, [pc, #224]	@ (8001398 <HAL_I2C_MspInit+0x2ac>)
 80012b8:	f001 fccc 	bl	8002c54 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80012bc:	4b31      	ldr	r3, [pc, #196]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 80012be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012c2:	4a30      	ldr	r2, [pc, #192]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 80012c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80012c8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80012cc:	4b2d      	ldr	r3, [pc, #180]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 80012ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	693b      	ldr	r3, [r7, #16]
}
 80012da:	e04b      	b.n	8001374 <HAL_I2C_MspInit+0x288>
  else if(hi2c->Instance==I2C4)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a2e      	ldr	r2, [pc, #184]	@ (800139c <HAL_I2C_MspInit+0x2b0>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d146      	bne.n	8001374 <HAL_I2C_MspInit+0x288>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80012e6:	f04f 0210 	mov.w	r2, #16
 80012ea:	f04f 0300 	mov.w	r3, #0
 80012ee:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 80012f2:	2300      	movs	r3, #0
 80012f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012fc:	4618      	mov	r0, r3
 80012fe:	f002 ffc7 	bl	8004290 <HAL_RCCEx_PeriphCLKConfig>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <HAL_I2C_MspInit+0x220>
      Error_Handler();
 8001308:	f7ff fe1c 	bl	8000f44 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800130c:	4b1d      	ldr	r3, [pc, #116]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 800130e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001312:	4a1c      	ldr	r2, [pc, #112]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 8001314:	f043 0320 	orr.w	r3, r3, #32
 8001318:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800131c:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 800131e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001322:	f003 0320 	and.w	r3, r3, #32
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 800132a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800132e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001332:	2312      	movs	r3, #18
 8001334:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133e:	2300      	movs	r3, #0
 8001340:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001344:	2304      	movs	r3, #4
 8001346:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800134a:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800134e:	4619      	mov	r1, r3
 8001350:	480f      	ldr	r0, [pc, #60]	@ (8001390 <HAL_I2C_MspInit+0x2a4>)
 8001352:	f001 fc7f 	bl	8002c54 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001356:	4b0b      	ldr	r3, [pc, #44]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 8001358:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800135c:	4a09      	ldr	r2, [pc, #36]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 800135e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001362:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001366:	4b07      	ldr	r3, [pc, #28]	@ (8001384 <HAL_I2C_MspInit+0x298>)
 8001368:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800136c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001370:	60bb      	str	r3, [r7, #8]
 8001372:	68bb      	ldr	r3, [r7, #8]
}
 8001374:	bf00      	nop
 8001376:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40005400 	.word	0x40005400
 8001384:	58024400 	.word	0x58024400
 8001388:	58020400 	.word	0x58020400
 800138c:	40005800 	.word	0x40005800
 8001390:	58021400 	.word	0x58021400
 8001394:	40005c00 	.word	0x40005c00
 8001398:	58021c00 	.word	0x58021c00
 800139c:	58001c00 	.word	0x58001c00

080013a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b0ba      	sub	sp, #232	@ 0xe8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
 80013b4:	60da      	str	r2, [r3, #12]
 80013b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013b8:	f107 0310 	add.w	r3, r7, #16
 80013bc:	22c0      	movs	r2, #192	@ 0xc0
 80013be:	2100      	movs	r1, #0
 80013c0:	4618      	mov	r0, r3
 80013c2:	f007 fd2f 	bl	8008e24 <memset>
  if(hspi->Instance==SPI5)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a26      	ldr	r2, [pc, #152]	@ (8001464 <HAL_SPI_MspInit+0xc4>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d145      	bne.n	800145c <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 80013d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013d4:	f04f 0300 	mov.w	r3, #0
 80013d8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80013dc:	2300      	movs	r3, #0
 80013de:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013e0:	f107 0310 	add.w	r3, r7, #16
 80013e4:	4618      	mov	r0, r3
 80013e6:	f002 ff53 	bl	8004290 <HAL_RCCEx_PeriphCLKConfig>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80013f0:	f7ff fda8 	bl	8000f44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80013f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001468 <HAL_SPI_MspInit+0xc8>)
 80013f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013fa:	4a1b      	ldr	r2, [pc, #108]	@ (8001468 <HAL_SPI_MspInit+0xc8>)
 80013fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001400:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001404:	4b18      	ldr	r3, [pc, #96]	@ (8001468 <HAL_SPI_MspInit+0xc8>)
 8001406:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800140a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001412:	4b15      	ldr	r3, [pc, #84]	@ (8001468 <HAL_SPI_MspInit+0xc8>)
 8001414:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001418:	4a13      	ldr	r2, [pc, #76]	@ (8001468 <HAL_SPI_MspInit+0xc8>)
 800141a:	f043 0320 	orr.w	r3, r3, #32
 800141e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001422:	4b11      	ldr	r3, [pc, #68]	@ (8001468 <HAL_SPI_MspInit+0xc8>)
 8001424:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001428:	f003 0320 	and.w	r3, r3, #32
 800142c:	60bb      	str	r3, [r7, #8]
 800142e:	68bb      	ldr	r3, [r7, #8]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF11     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = TCH_CLK_Pin|TCH_MISO_Pin|TCH_MOSI_Pin;
 8001430:	f44f 6318 	mov.w	r3, #2432	@ 0x980
 8001434:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001438:	2302      	movs	r3, #2
 800143a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001444:	2300      	movs	r3, #0
 8001446:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800144a:	2305      	movs	r3, #5
 800144c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001450:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001454:	4619      	mov	r1, r3
 8001456:	4805      	ldr	r0, [pc, #20]	@ (800146c <HAL_SPI_MspInit+0xcc>)
 8001458:	f001 fbfc 	bl	8002c54 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 800145c:	bf00      	nop
 800145e:	37e8      	adds	r7, #232	@ 0xe8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40015000 	.word	0x40015000
 8001468:	58024400 	.word	0x58024400
 800146c:	58021400 	.word	0x58021400

08001470 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a0b      	ldr	r2, [pc, #44]	@ (80014ac <HAL_TIM_Base_MspInit+0x3c>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d10e      	bne.n	80014a0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001482:	4b0b      	ldr	r3, [pc, #44]	@ (80014b0 <HAL_TIM_Base_MspInit+0x40>)
 8001484:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001488:	4a09      	ldr	r2, [pc, #36]	@ (80014b0 <HAL_TIM_Base_MspInit+0x40>)
 800148a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800148e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001492:	4b07      	ldr	r3, [pc, #28]	@ (80014b0 <HAL_TIM_Base_MspInit+0x40>)
 8001494:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001498:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM14_MspInit 1 */

  }

}
 80014a0:	bf00      	nop
 80014a2:	3714      	adds	r7, #20
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	40002000 	.word	0x40002000
 80014b0:	58024400 	.word	0x58024400

080014b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b088      	sub	sp, #32
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014bc:	f107 030c 	add.w	r3, r7, #12
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]
 80014ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM14)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a12      	ldr	r2, [pc, #72]	@ (800151c <HAL_TIM_MspPostInit+0x68>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d11e      	bne.n	8001514 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM14_MspPostInit 0 */

  /* USER CODE END TIM14_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d6:	4b12      	ldr	r3, [pc, #72]	@ (8001520 <HAL_TIM_MspPostInit+0x6c>)
 80014d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014dc:	4a10      	ldr	r2, [pc, #64]	@ (8001520 <HAL_TIM_MspPostInit+0x6c>)
 80014de:	f043 0301 	orr.w	r3, r3, #1
 80014e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001520 <HAL_TIM_MspPostInit+0x6c>)
 80014e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	60bb      	str	r3, [r7, #8]
 80014f2:	68bb      	ldr	r3, [r7, #8]
    /**TIM14 GPIO Configuration
    PA7     ------> TIM14_CH1
    */
    GPIO_InitStruct.Pin = BL_PWM_Pin;
 80014f4:	2380      	movs	r3, #128	@ 0x80
 80014f6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f8:	2302      	movs	r3, #2
 80014fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001500:	2300      	movs	r3, #0
 8001502:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001504:	2309      	movs	r3, #9
 8001506:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BL_PWM_GPIO_Port, &GPIO_InitStruct);
 8001508:	f107 030c 	add.w	r3, r7, #12
 800150c:	4619      	mov	r1, r3
 800150e:	4805      	ldr	r0, [pc, #20]	@ (8001524 <HAL_TIM_MspPostInit+0x70>)
 8001510:	f001 fba0 	bl	8002c54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001514:	bf00      	nop
 8001516:	3720      	adds	r7, #32
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40002000 	.word	0x40002000
 8001520:	58024400 	.word	0x58024400
 8001524:	58020000 	.word	0x58020000

08001528 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b0bc      	sub	sp, #240	@ 0xf0
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001530:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001540:	f107 0318 	add.w	r3, r7, #24
 8001544:	22c0      	movs	r2, #192	@ 0xc0
 8001546:	2100      	movs	r1, #0
 8001548:	4618      	mov	r0, r3
 800154a:	f007 fc6b 	bl	8008e24 <memset>
  if(huart->Instance==UART4)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a39      	ldr	r2, [pc, #228]	@ (8001638 <HAL_UART_MspInit+0x110>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d16a      	bne.n	800162e <HAL_UART_MspInit+0x106>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001558:	f04f 0202 	mov.w	r2, #2
 800155c:	f04f 0300 	mov.w	r3, #0
 8001560:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001564:	2300      	movs	r3, #0
 8001566:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800156a:	f107 0318 	add.w	r3, r7, #24
 800156e:	4618      	mov	r0, r3
 8001570:	f002 fe8e 	bl	8004290 <HAL_RCCEx_PeriphCLKConfig>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800157a:	f7ff fce3 	bl	8000f44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800157e:	4b2f      	ldr	r3, [pc, #188]	@ (800163c <HAL_UART_MspInit+0x114>)
 8001580:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001584:	4a2d      	ldr	r2, [pc, #180]	@ (800163c <HAL_UART_MspInit+0x114>)
 8001586:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800158a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800158e:	4b2b      	ldr	r3, [pc, #172]	@ (800163c <HAL_UART_MspInit+0x114>)
 8001590:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001594:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001598:	617b      	str	r3, [r7, #20]
 800159a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 800159c:	4b27      	ldr	r3, [pc, #156]	@ (800163c <HAL_UART_MspInit+0x114>)
 800159e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015a2:	4a26      	ldr	r2, [pc, #152]	@ (800163c <HAL_UART_MspInit+0x114>)
 80015a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015ac:	4b23      	ldr	r3, [pc, #140]	@ (800163c <HAL_UART_MspInit+0x114>)
 80015ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015b6:	613b      	str	r3, [r7, #16]
 80015b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ba:	4b20      	ldr	r3, [pc, #128]	@ (800163c <HAL_UART_MspInit+0x114>)
 80015bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015c0:	4a1e      	ldr	r2, [pc, #120]	@ (800163c <HAL_UART_MspInit+0x114>)
 80015c2:	f043 0301 	orr.w	r3, r3, #1
 80015c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015ca:	4b1c      	ldr	r3, [pc, #112]	@ (800163c <HAL_UART_MspInit+0x114>)
 80015cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d0:	f003 0301 	and.w	r3, r3, #1
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PI9     ------> UART4_RX
    PA0     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = RXD1_Pin;
 80015d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015dc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e0:	2302      	movs	r3, #2
 80015e2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ec:	2300      	movs	r3, #0
 80015ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80015f2:	2308      	movs	r3, #8
 80015f4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(RXD1_GPIO_Port, &GPIO_InitStruct);
 80015f8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80015fc:	4619      	mov	r1, r3
 80015fe:	4810      	ldr	r0, [pc, #64]	@ (8001640 <HAL_UART_MspInit+0x118>)
 8001600:	f001 fb28 	bl	8002c54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TXD1_Pin;
 8001604:	2301      	movs	r3, #1
 8001606:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160a:	2302      	movs	r3, #2
 800160c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	2300      	movs	r3, #0
 8001612:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	2300      	movs	r3, #0
 8001618:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800161c:	2308      	movs	r3, #8
 800161e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(TXD1_GPIO_Port, &GPIO_InitStruct);
 8001622:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001626:	4619      	mov	r1, r3
 8001628:	4806      	ldr	r0, [pc, #24]	@ (8001644 <HAL_UART_MspInit+0x11c>)
 800162a:	f001 fb13 	bl	8002c54 <HAL_GPIO_Init>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 800162e:	bf00      	nop
 8001630:	37f0      	adds	r7, #240	@ 0xf0
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40004c00 	.word	0x40004c00
 800163c:	58024400 	.word	0x58024400
 8001640:	58022000 	.word	0x58022000
 8001644:	58020000 	.word	0x58020000

08001648 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001648:	b580      	push	{r7, lr}
 800164a:	b0b8      	sub	sp, #224	@ 0xe0
 800164c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800164e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]
 800165a:	60da      	str	r2, [r3, #12]
 800165c:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800165e:	4b3a      	ldr	r3, [pc, #232]	@ (8001748 <HAL_FMC_MspInit+0x100>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d16c      	bne.n	8001740 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8001666:	4b38      	ldr	r3, [pc, #224]	@ (8001748 <HAL_FMC_MspInit+0x100>)
 8001668:	2201      	movs	r2, #1
 800166a:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800166c:	f107 0308 	add.w	r3, r7, #8
 8001670:	22c0      	movs	r2, #192	@ 0xc0
 8001672:	2100      	movs	r1, #0
 8001674:	4618      	mov	r0, r3
 8001676:	f007 fbd5 	bl	8008e24 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 800167a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800167e:	f04f 0300 	mov.w	r3, #0
 8001682:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 8001686:	2300      	movs	r3, #0
 8001688:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800168a:	f107 0308 	add.w	r3, r7, #8
 800168e:	4618      	mov	r0, r3
 8001690:	f002 fdfe 	bl	8004290 <HAL_RCCEx_PeriphCLKConfig>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <HAL_FMC_MspInit+0x56>
    {
      Error_Handler();
 800169a:	f7ff fc53 	bl	8000f44 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800169e:	4b2b      	ldr	r3, [pc, #172]	@ (800174c <HAL_FMC_MspInit+0x104>)
 80016a0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80016a4:	4a29      	ldr	r2, [pc, #164]	@ (800174c <HAL_FMC_MspInit+0x104>)
 80016a6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016aa:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80016ae:	4b27      	ldr	r3, [pc, #156]	@ (800174c <HAL_FMC_MspInit+0x104>)
 80016b0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80016b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016b8:	607b      	str	r3, [r7, #4]
 80016ba:	687b      	ldr	r3, [r7, #4]
  PD0   ------> FMC_D2
  PD1   ------> FMC_D3
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80016bc:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80016c0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c4:	2302      	movs	r3, #2
 80016c6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d0:	2303      	movs	r3, #3
 80016d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80016d6:	230c      	movs	r3, #12
 80016d8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016dc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80016e0:	4619      	mov	r1, r3
 80016e2:	481b      	ldr	r0, [pc, #108]	@ (8001750 <HAL_FMC_MspInit+0x108>)
 80016e4:	f001 fab6 	bl	8002c54 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80016e8:	f64c 7333 	movw	r3, #53043	@ 0xcf33
 80016ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f0:	2302      	movs	r3, #2
 80016f2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016fc:	2303      	movs	r3, #3
 80016fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001702:	230c      	movs	r3, #12
 8001704:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001708:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800170c:	4619      	mov	r1, r3
 800170e:	4811      	ldr	r0, [pc, #68]	@ (8001754 <HAL_FMC_MspInit+0x10c>)
 8001710:	f001 faa0 	bl	8002c54 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001714:	2380      	movs	r3, #128	@ 0x80
 8001716:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171a:	2302      	movs	r3, #2
 800171c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001726:	2303      	movs	r3, #3
 8001728:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF9_FMC;
 800172c:	2309      	movs	r3, #9
 800172e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001732:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001736:	4619      	mov	r1, r3
 8001738:	4807      	ldr	r0, [pc, #28]	@ (8001758 <HAL_FMC_MspInit+0x110>)
 800173a:	f001 fa8b 	bl	8002c54 <HAL_GPIO_Init>
 800173e:	e000      	b.n	8001742 <HAL_FMC_MspInit+0xfa>
    return;
 8001740:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001742:	37e0      	adds	r7, #224	@ 0xe0
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	24000394 	.word	0x24000394
 800174c:	58024400 	.word	0x58024400
 8001750:	58021000 	.word	0x58021000
 8001754:	58020c00 	.word	0x58020c00
 8001758:	58020800 	.word	0x58020800

0800175c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001764:	f7ff ff70 	bl	8001648 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001774:	bf00      	nop
 8001776:	e7fd      	b.n	8001774 <NMI_Handler+0x4>

08001778 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800177c:	bf00      	nop
 800177e:	e7fd      	b.n	800177c <HardFault_Handler+0x4>

08001780 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001784:	bf00      	nop
 8001786:	e7fd      	b.n	8001784 <MemManage_Handler+0x4>

08001788 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800178c:	bf00      	nop
 800178e:	e7fd      	b.n	800178c <BusFault_Handler+0x4>

08001790 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001794:	bf00      	nop
 8001796:	e7fd      	b.n	8001794 <UsageFault_Handler+0x4>

08001798 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017a6:	b480      	push	{r7}
 80017a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr

080017b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr

080017c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017c6:	f000 f927 	bl	8001a18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
	...

080017d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80017d4:	4b37      	ldr	r3, [pc, #220]	@ (80018b4 <SystemInit+0xe4>)
 80017d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017da:	4a36      	ldr	r2, [pc, #216]	@ (80018b4 <SystemInit+0xe4>)
 80017dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80017e4:	4b34      	ldr	r3, [pc, #208]	@ (80018b8 <SystemInit+0xe8>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 030f 	and.w	r3, r3, #15
 80017ec:	2b06      	cmp	r3, #6
 80017ee:	d807      	bhi.n	8001800 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80017f0:	4b31      	ldr	r3, [pc, #196]	@ (80018b8 <SystemInit+0xe8>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f023 030f 	bic.w	r3, r3, #15
 80017f8:	4a2f      	ldr	r2, [pc, #188]	@ (80018b8 <SystemInit+0xe8>)
 80017fa:	f043 0307 	orr.w	r3, r3, #7
 80017fe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001800:	4b2e      	ldr	r3, [pc, #184]	@ (80018bc <SystemInit+0xec>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a2d      	ldr	r2, [pc, #180]	@ (80018bc <SystemInit+0xec>)
 8001806:	f043 0301 	orr.w	r3, r3, #1
 800180a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800180c:	4b2b      	ldr	r3, [pc, #172]	@ (80018bc <SystemInit+0xec>)
 800180e:	2200      	movs	r2, #0
 8001810:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001812:	4b2a      	ldr	r3, [pc, #168]	@ (80018bc <SystemInit+0xec>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	4929      	ldr	r1, [pc, #164]	@ (80018bc <SystemInit+0xec>)
 8001818:	4b29      	ldr	r3, [pc, #164]	@ (80018c0 <SystemInit+0xf0>)
 800181a:	4013      	ands	r3, r2
 800181c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800181e:	4b26      	ldr	r3, [pc, #152]	@ (80018b8 <SystemInit+0xe8>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0308 	and.w	r3, r3, #8
 8001826:	2b00      	cmp	r3, #0
 8001828:	d007      	beq.n	800183a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800182a:	4b23      	ldr	r3, [pc, #140]	@ (80018b8 <SystemInit+0xe8>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f023 030f 	bic.w	r3, r3, #15
 8001832:	4a21      	ldr	r2, [pc, #132]	@ (80018b8 <SystemInit+0xe8>)
 8001834:	f043 0307 	orr.w	r3, r3, #7
 8001838:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800183a:	4b20      	ldr	r3, [pc, #128]	@ (80018bc <SystemInit+0xec>)
 800183c:	2200      	movs	r2, #0
 800183e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001840:	4b1e      	ldr	r3, [pc, #120]	@ (80018bc <SystemInit+0xec>)
 8001842:	2200      	movs	r2, #0
 8001844:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001846:	4b1d      	ldr	r3, [pc, #116]	@ (80018bc <SystemInit+0xec>)
 8001848:	2200      	movs	r2, #0
 800184a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800184c:	4b1b      	ldr	r3, [pc, #108]	@ (80018bc <SystemInit+0xec>)
 800184e:	4a1d      	ldr	r2, [pc, #116]	@ (80018c4 <SystemInit+0xf4>)
 8001850:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001852:	4b1a      	ldr	r3, [pc, #104]	@ (80018bc <SystemInit+0xec>)
 8001854:	4a1c      	ldr	r2, [pc, #112]	@ (80018c8 <SystemInit+0xf8>)
 8001856:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001858:	4b18      	ldr	r3, [pc, #96]	@ (80018bc <SystemInit+0xec>)
 800185a:	4a1c      	ldr	r2, [pc, #112]	@ (80018cc <SystemInit+0xfc>)
 800185c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800185e:	4b17      	ldr	r3, [pc, #92]	@ (80018bc <SystemInit+0xec>)
 8001860:	2200      	movs	r2, #0
 8001862:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001864:	4b15      	ldr	r3, [pc, #84]	@ (80018bc <SystemInit+0xec>)
 8001866:	4a19      	ldr	r2, [pc, #100]	@ (80018cc <SystemInit+0xfc>)
 8001868:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800186a:	4b14      	ldr	r3, [pc, #80]	@ (80018bc <SystemInit+0xec>)
 800186c:	2200      	movs	r2, #0
 800186e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001870:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <SystemInit+0xec>)
 8001872:	4a16      	ldr	r2, [pc, #88]	@ (80018cc <SystemInit+0xfc>)
 8001874:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001876:	4b11      	ldr	r3, [pc, #68]	@ (80018bc <SystemInit+0xec>)
 8001878:	2200      	movs	r2, #0
 800187a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800187c:	4b0f      	ldr	r3, [pc, #60]	@ (80018bc <SystemInit+0xec>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a0e      	ldr	r2, [pc, #56]	@ (80018bc <SystemInit+0xec>)
 8001882:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001886:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001888:	4b0c      	ldr	r3, [pc, #48]	@ (80018bc <SystemInit+0xec>)
 800188a:	2200      	movs	r2, #0
 800188c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800188e:	4b10      	ldr	r3, [pc, #64]	@ (80018d0 <SystemInit+0x100>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	4b10      	ldr	r3, [pc, #64]	@ (80018d4 <SystemInit+0x104>)
 8001894:	4013      	ands	r3, r2
 8001896:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800189a:	d202      	bcs.n	80018a2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800189c:	4b0e      	ldr	r3, [pc, #56]	@ (80018d8 <SystemInit+0x108>)
 800189e:	2201      	movs	r2, #1
 80018a0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80018a2:	4b0e      	ldr	r3, [pc, #56]	@ (80018dc <SystemInit+0x10c>)
 80018a4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80018a8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80018aa:	bf00      	nop
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	e000ed00 	.word	0xe000ed00
 80018b8:	52002000 	.word	0x52002000
 80018bc:	58024400 	.word	0x58024400
 80018c0:	eaf6ed7f 	.word	0xeaf6ed7f
 80018c4:	02020200 	.word	0x02020200
 80018c8:	01ff0000 	.word	0x01ff0000
 80018cc:	01010280 	.word	0x01010280
 80018d0:	5c001000 	.word	0x5c001000
 80018d4:	ffff0000 	.word	0xffff0000
 80018d8:	51008108 	.word	0x51008108
 80018dc:	52004000 	.word	0x52004000

080018e0 <Reset_Handler>:
 80018e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001918 <LoopFillZerobss+0xe>
 80018e4:	f7ff ff74 	bl	80017d0 <SystemInit>
 80018e8:	480c      	ldr	r0, [pc, #48]	@ (800191c <LoopFillZerobss+0x12>)
 80018ea:	490d      	ldr	r1, [pc, #52]	@ (8001920 <LoopFillZerobss+0x16>)
 80018ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001924 <LoopFillZerobss+0x1a>)
 80018ee:	2300      	movs	r3, #0
 80018f0:	e002      	b.n	80018f8 <LoopCopyDataInit>

080018f2 <CopyDataInit>:
 80018f2:	58d4      	ldr	r4, [r2, r3]
 80018f4:	50c4      	str	r4, [r0, r3]
 80018f6:	3304      	adds	r3, #4

080018f8 <LoopCopyDataInit>:
 80018f8:	18c4      	adds	r4, r0, r3
 80018fa:	428c      	cmp	r4, r1
 80018fc:	d3f9      	bcc.n	80018f2 <CopyDataInit>
 80018fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001928 <LoopFillZerobss+0x1e>)
 8001900:	4c0a      	ldr	r4, [pc, #40]	@ (800192c <LoopFillZerobss+0x22>)
 8001902:	2300      	movs	r3, #0
 8001904:	e001      	b.n	800190a <LoopFillZerobss>

08001906 <FillZerobss>:
 8001906:	6013      	str	r3, [r2, #0]
 8001908:	3204      	adds	r2, #4

0800190a <LoopFillZerobss>:
 800190a:	42a2      	cmp	r2, r4
 800190c:	d3fb      	bcc.n	8001906 <FillZerobss>
 800190e:	f007 fa91 	bl	8008e34 <__libc_init_array>
 8001912:	f7fe fe59 	bl	80005c8 <main>
 8001916:	4770      	bx	lr
 8001918:	24080000 	.word	0x24080000
 800191c:	24000000 	.word	0x24000000
 8001920:	24000010 	.word	0x24000010
 8001924:	08008edc 	.word	0x08008edc
 8001928:	24000010 	.word	0x24000010
 800192c:	2400039c 	.word	0x2400039c

08001930 <ADC3_IRQHandler>:
 8001930:	e7fe      	b.n	8001930 <ADC3_IRQHandler>
	...

08001934 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800193a:	2003      	movs	r0, #3
 800193c:	f001 f8e0 	bl	8002b00 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001940:	f002 fad0 	bl	8003ee4 <HAL_RCC_GetSysClockFreq>
 8001944:	4602      	mov	r2, r0
 8001946:	4b15      	ldr	r3, [pc, #84]	@ (800199c <HAL_Init+0x68>)
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	0a1b      	lsrs	r3, r3, #8
 800194c:	f003 030f 	and.w	r3, r3, #15
 8001950:	4913      	ldr	r1, [pc, #76]	@ (80019a0 <HAL_Init+0x6c>)
 8001952:	5ccb      	ldrb	r3, [r1, r3]
 8001954:	f003 031f 	and.w	r3, r3, #31
 8001958:	fa22 f303 	lsr.w	r3, r2, r3
 800195c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800195e:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <HAL_Init+0x68>)
 8001960:	699b      	ldr	r3, [r3, #24]
 8001962:	f003 030f 	and.w	r3, r3, #15
 8001966:	4a0e      	ldr	r2, [pc, #56]	@ (80019a0 <HAL_Init+0x6c>)
 8001968:	5cd3      	ldrb	r3, [r2, r3]
 800196a:	f003 031f 	and.w	r3, r3, #31
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	fa22 f303 	lsr.w	r3, r2, r3
 8001974:	4a0b      	ldr	r2, [pc, #44]	@ (80019a4 <HAL_Init+0x70>)
 8001976:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001978:	4a0b      	ldr	r2, [pc, #44]	@ (80019a8 <HAL_Init+0x74>)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800197e:	200f      	movs	r0, #15
 8001980:	f000 f814 	bl	80019ac <HAL_InitTick>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e002      	b.n	8001994 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800198e:	f7ff fadf 	bl	8000f50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001992:	2300      	movs	r3, #0
}
 8001994:	4618      	mov	r0, r3
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	58024400 	.word	0x58024400
 80019a0:	08008e94 	.word	0x08008e94
 80019a4:	24000004 	.word	0x24000004
 80019a8:	24000000 	.word	0x24000000

080019ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80019b4:	4b15      	ldr	r3, [pc, #84]	@ (8001a0c <HAL_InitTick+0x60>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d101      	bne.n	80019c0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e021      	b.n	8001a04 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80019c0:	4b13      	ldr	r3, [pc, #76]	@ (8001a10 <HAL_InitTick+0x64>)
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	4b11      	ldr	r3, [pc, #68]	@ (8001a0c <HAL_InitTick+0x60>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	4619      	mov	r1, r3
 80019ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80019d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d6:	4618      	mov	r0, r3
 80019d8:	f001 f8b7 	bl	8002b4a <HAL_SYSTICK_Config>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e00e      	b.n	8001a04 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2b0f      	cmp	r3, #15
 80019ea:	d80a      	bhi.n	8001a02 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019ec:	2200      	movs	r2, #0
 80019ee:	6879      	ldr	r1, [r7, #4]
 80019f0:	f04f 30ff 	mov.w	r0, #4294967295
 80019f4:	f001 f88f 	bl	8002b16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019f8:	4a06      	ldr	r2, [pc, #24]	@ (8001a14 <HAL_InitTick+0x68>)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019fe:	2300      	movs	r3, #0
 8001a00:	e000      	b.n	8001a04 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	2400000c 	.word	0x2400000c
 8001a10:	24000000 	.word	0x24000000
 8001a14:	24000008 	.word	0x24000008

08001a18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a1c:	4b06      	ldr	r3, [pc, #24]	@ (8001a38 <HAL_IncTick+0x20>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	461a      	mov	r2, r3
 8001a22:	4b06      	ldr	r3, [pc, #24]	@ (8001a3c <HAL_IncTick+0x24>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4413      	add	r3, r2
 8001a28:	4a04      	ldr	r2, [pc, #16]	@ (8001a3c <HAL_IncTick+0x24>)
 8001a2a:	6013      	str	r3, [r2, #0]
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	2400000c 	.word	0x2400000c
 8001a3c:	24000398 	.word	0x24000398

08001a40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  return uwTick;
 8001a44:	4b03      	ldr	r3, [pc, #12]	@ (8001a54 <HAL_GetTick+0x14>)
 8001a46:	681b      	ldr	r3, [r3, #0]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	24000398 	.word	0x24000398

08001a58 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001a5c:	4b03      	ldr	r3, [pc, #12]	@ (8001a6c <HAL_GetREVID+0x14>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	0c1b      	lsrs	r3, r3, #16
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr
 8001a6c:	5c001000 	.word	0x5c001000

08001a70 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	431a      	orrs	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	609a      	str	r2, [r3, #8]
}
 8001a8a:	bf00      	nop
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	431a      	orrs	r2, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	609a      	str	r2, [r3, #8]
}
 8001ab0:	bf00      	nop
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b087      	sub	sp, #28
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
 8001ae4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	3360      	adds	r3, #96	@ 0x60
 8001aea:	461a      	mov	r2, r3
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	4413      	add	r3, r2
 8001af2:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	430b      	orrs	r3, r1
 8001b06:	431a      	orrs	r2, r3
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001b0c:	bf00      	nop
 8001b0e:	371c      	adds	r7, #28
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	691b      	ldr	r3, [r3, #16]
 8001b28:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	f003 031f 	and.w	r3, r3, #31
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	fa01 f303 	lsl.w	r3, r1, r3
 8001b38:	431a      	orrs	r2, r3
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	611a      	str	r2, [r3, #16]
}
 8001b3e:	bf00      	nop
 8001b40:	3714      	adds	r7, #20
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr

08001b4a <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	b087      	sub	sp, #28
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	60f8      	str	r0, [r7, #12]
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	3360      	adds	r3, #96	@ 0x60
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	4413      	add	r3, r2
 8001b62:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	431a      	orrs	r2, r3
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	601a      	str	r2, [r3, #0]
  }
}
 8001b74:	bf00      	nop
 8001b76:	371c      	adds	r7, #28
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b087      	sub	sp, #28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	3330      	adds	r3, #48	@ 0x30
 8001b90:	461a      	mov	r2, r3
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	0a1b      	lsrs	r3, r3, #8
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	f003 030c 	and.w	r3, r3, #12
 8001b9c:	4413      	add	r3, r2
 8001b9e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	f003 031f 	and.w	r3, r3, #31
 8001baa:	211f      	movs	r1, #31
 8001bac:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	401a      	ands	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	0e9b      	lsrs	r3, r3, #26
 8001bb8:	f003 011f 	and.w	r1, r3, #31
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	f003 031f 	and.w	r3, r3, #31
 8001bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001bcc:	bf00      	nop
 8001bce:	371c      	adds	r7, #28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b087      	sub	sp, #28
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	3314      	adds	r3, #20
 8001be8:	461a      	mov	r2, r3
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	0e5b      	lsrs	r3, r3, #25
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	f003 0304 	and.w	r3, r3, #4
 8001bf4:	4413      	add	r3, r2
 8001bf6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	0d1b      	lsrs	r3, r3, #20
 8001c00:	f003 031f 	and.w	r3, r3, #31
 8001c04:	2107      	movs	r1, #7
 8001c06:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0a:	43db      	mvns	r3, r3
 8001c0c:	401a      	ands	r2, r3
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	0d1b      	lsrs	r3, r3, #20
 8001c12:	f003 031f 	and.w	r3, r3, #31
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1c:	431a      	orrs	r2, r3
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001c22:	bf00      	nop
 8001c24:	371c      	adds	r7, #28
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
	...

08001c30 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001c48:	43db      	mvns	r3, r3
 8001c4a:	401a      	ands	r2, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	f003 0318 	and.w	r3, r3, #24
 8001c52:	4908      	ldr	r1, [pc, #32]	@ (8001c74 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001c54:	40d9      	lsrs	r1, r3
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	400b      	ands	r3, r1
 8001c5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001c66:	bf00      	nop
 8001c68:	3714      	adds	r7, #20
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	000fffff 	.word	0x000fffff

08001c78 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	689a      	ldr	r2, [r3, #8]
 8001c84:	4b04      	ldr	r3, [pc, #16]	@ (8001c98 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001c86:	4013      	ands	r3, r2
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	6093      	str	r3, [r2, #8]
}
 8001c8c:	bf00      	nop
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr
 8001c98:	5fffffc0 	.word	0x5fffffc0

08001c9c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001cac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001cb0:	d101      	bne.n	8001cb6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e000      	b.n	8001cb8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001cb6:	2300      	movs	r3, #0
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	689a      	ldr	r2, [r3, #8]
 8001cd0:	4b05      	ldr	r3, [pc, #20]	@ (8001ce8 <LL_ADC_EnableInternalRegulator+0x24>)
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr
 8001ce8:	6fffffc0 	.word	0x6fffffc0

08001cec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cfc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001d00:	d101      	bne.n	8001d06 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001d02:	2301      	movs	r3, #1
 8001d04:	e000      	b.n	8001d08 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001d06:	2300      	movs	r3, #0
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f003 0301 	and.w	r3, r3, #1
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d101      	bne.n	8001d2c <LL_ADC_IsEnabled+0x18>
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e000      	b.n	8001d2e <LL_ADC_IsEnabled+0x1a>
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	b083      	sub	sp, #12
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 0304 	and.w	r3, r3, #4
 8001d4a:	2b04      	cmp	r3, #4
 8001d4c:	d101      	bne.n	8001d52 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e000      	b.n	8001d54 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f003 0308 	and.w	r3, r3, #8
 8001d70:	2b08      	cmp	r3, #8
 8001d72:	d101      	bne.n	8001d78 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001d74:	2301      	movs	r3, #1
 8001d76:	e000      	b.n	8001d7a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
	...

08001d88 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d88:	b590      	push	{r4, r7, lr}
 8001d8a:	b089      	sub	sp, #36	@ 0x24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d90:	2300      	movs	r3, #0
 8001d92:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d101      	bne.n	8001da2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e18f      	b.n	80020c2 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d109      	bne.n	8001dc4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f7ff f8e7 	bl	8000f84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff ff67 	bl	8001c9c <LL_ADC_IsDeepPowerDownEnabled>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d004      	beq.n	8001dde <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7ff ff4d 	bl	8001c78 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff ff82 	bl	8001cec <LL_ADC_IsInternalRegulatorEnabled>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d114      	bne.n	8001e18 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff ff66 	bl	8001cc4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001df8:	4b87      	ldr	r3, [pc, #540]	@ (8002018 <HAL_ADC_Init+0x290>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	099b      	lsrs	r3, r3, #6
 8001dfe:	4a87      	ldr	r2, [pc, #540]	@ (800201c <HAL_ADC_Init+0x294>)
 8001e00:	fba2 2303 	umull	r2, r3, r2, r3
 8001e04:	099b      	lsrs	r3, r3, #6
 8001e06:	3301      	adds	r3, #1
 8001e08:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001e0a:	e002      	b.n	8001e12 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1f9      	bne.n	8001e0c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ff65 	bl	8001cec <LL_ADC_IsInternalRegulatorEnabled>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d10d      	bne.n	8001e44 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e2c:	f043 0210 	orr.w	r2, r3, #16
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e38:	f043 0201 	orr.w	r2, r3, #1
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff ff76 	bl	8001d3a <LL_ADC_REG_IsConversionOngoing>
 8001e4e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e54:	f003 0310 	and.w	r3, r3, #16
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	f040 8129 	bne.w	80020b0 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	f040 8125 	bne.w	80020b0 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e6a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001e6e:	f043 0202 	orr.w	r2, r3, #2
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff ff4a 	bl	8001d14 <LL_ADC_IsEnabled>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d136      	bne.n	8001ef4 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a65      	ldr	r2, [pc, #404]	@ (8002020 <HAL_ADC_Init+0x298>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d004      	beq.n	8001e9a <HAL_ADC_Init+0x112>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a63      	ldr	r2, [pc, #396]	@ (8002024 <HAL_ADC_Init+0x29c>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d10e      	bne.n	8001eb8 <HAL_ADC_Init+0x130>
 8001e9a:	4861      	ldr	r0, [pc, #388]	@ (8002020 <HAL_ADC_Init+0x298>)
 8001e9c:	f7ff ff3a 	bl	8001d14 <LL_ADC_IsEnabled>
 8001ea0:	4604      	mov	r4, r0
 8001ea2:	4860      	ldr	r0, [pc, #384]	@ (8002024 <HAL_ADC_Init+0x29c>)
 8001ea4:	f7ff ff36 	bl	8001d14 <LL_ADC_IsEnabled>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	4323      	orrs	r3, r4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	bf0c      	ite	eq
 8001eb0:	2301      	moveq	r3, #1
 8001eb2:	2300      	movne	r3, #0
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	e008      	b.n	8001eca <HAL_ADC_Init+0x142>
 8001eb8:	485b      	ldr	r0, [pc, #364]	@ (8002028 <HAL_ADC_Init+0x2a0>)
 8001eba:	f7ff ff2b 	bl	8001d14 <LL_ADC_IsEnabled>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	bf0c      	ite	eq
 8001ec4:	2301      	moveq	r3, #1
 8001ec6:	2300      	movne	r3, #0
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d012      	beq.n	8001ef4 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a53      	ldr	r2, [pc, #332]	@ (8002020 <HAL_ADC_Init+0x298>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d004      	beq.n	8001ee2 <HAL_ADC_Init+0x15a>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a51      	ldr	r2, [pc, #324]	@ (8002024 <HAL_ADC_Init+0x29c>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d101      	bne.n	8001ee6 <HAL_ADC_Init+0x15e>
 8001ee2:	4a52      	ldr	r2, [pc, #328]	@ (800202c <HAL_ADC_Init+0x2a4>)
 8001ee4:	e000      	b.n	8001ee8 <HAL_ADC_Init+0x160>
 8001ee6:	4a52      	ldr	r2, [pc, #328]	@ (8002030 <HAL_ADC_Init+0x2a8>)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	4619      	mov	r1, r3
 8001eee:	4610      	mov	r0, r2
 8001ef0:	f7ff fdbe 	bl	8001a70 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001ef4:	f7ff fdb0 	bl	8001a58 <HAL_GetREVID>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d914      	bls.n	8001f2c <HAL_ADC_Init+0x1a4>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	2b10      	cmp	r3, #16
 8001f08:	d110      	bne.n	8001f2c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	7d5b      	ldrb	r3, [r3, #21]
 8001f0e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001f14:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001f1a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	7f1b      	ldrb	r3, [r3, #28]
 8001f20:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001f22:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001f24:	f043 030c 	orr.w	r3, r3, #12
 8001f28:	61bb      	str	r3, [r7, #24]
 8001f2a:	e00d      	b.n	8001f48 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	7d5b      	ldrb	r3, [r3, #21]
 8001f30:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001f36:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001f3c:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	7f1b      	ldrb	r3, [r3, #28]
 8001f42:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001f44:	4313      	orrs	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	7f1b      	ldrb	r3, [r3, #28]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d106      	bne.n	8001f5e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a1b      	ldr	r3, [r3, #32]
 8001f54:	3b01      	subs	r3, #1
 8001f56:	045b      	lsls	r3, r3, #17
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d009      	beq.n	8001f7a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f6a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f72:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	68da      	ldr	r2, [r3, #12]
 8001f80:	4b2c      	ldr	r3, [pc, #176]	@ (8002034 <HAL_ADC_Init+0x2ac>)
 8001f82:	4013      	ands	r3, r2
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	6812      	ldr	r2, [r2, #0]
 8001f88:	69b9      	ldr	r1, [r7, #24]
 8001f8a:	430b      	orrs	r3, r1
 8001f8c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7ff fed1 	bl	8001d3a <LL_ADC_REG_IsConversionOngoing>
 8001f98:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff fede 	bl	8001d60 <LL_ADC_INJ_IsConversionOngoing>
 8001fa4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d15f      	bne.n	800206c <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d15c      	bne.n	800206c <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	7d1b      	ldrb	r3, [r3, #20]
 8001fb6:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68da      	ldr	r2, [r3, #12]
 8001fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8002038 <HAL_ADC_Init+0x2b0>)
 8001fc8:	4013      	ands	r3, r2
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	6812      	ldr	r2, [r2, #0]
 8001fce:	69b9      	ldr	r1, [r7, #24]
 8001fd0:	430b      	orrs	r3, r1
 8001fd2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d130      	bne.n	8002040 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe2:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	691a      	ldr	r2, [r3, #16]
 8001fea:	4b14      	ldr	r3, [pc, #80]	@ (800203c <HAL_ADC_Init+0x2b4>)
 8001fec:	4013      	ands	r3, r2
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001ff2:	3a01      	subs	r2, #1
 8001ff4:	0411      	lsls	r1, r2, #16
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001ffa:	4311      	orrs	r1, r2
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002000:	4311      	orrs	r1, r2
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002006:	430a      	orrs	r2, r1
 8002008:	431a      	orrs	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f042 0201 	orr.w	r2, r2, #1
 8002012:	611a      	str	r2, [r3, #16]
 8002014:	e01c      	b.n	8002050 <HAL_ADC_Init+0x2c8>
 8002016:	bf00      	nop
 8002018:	24000000 	.word	0x24000000
 800201c:	053e2d63 	.word	0x053e2d63
 8002020:	40022000 	.word	0x40022000
 8002024:	40022100 	.word	0x40022100
 8002028:	58026000 	.word	0x58026000
 800202c:	40022300 	.word	0x40022300
 8002030:	58026300 	.word	0x58026300
 8002034:	fff0c003 	.word	0xfff0c003
 8002038:	ffffbffc 	.word	0xffffbffc
 800203c:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	691a      	ldr	r2, [r3, #16]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f022 0201 	bic.w	r2, r2, #1
 800204e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	430a      	orrs	r2, r1
 8002064:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f000 fb8c 	bl	8002784 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d10c      	bne.n	800208e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207a:	f023 010f 	bic.w	r1, r3, #15
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	699b      	ldr	r3, [r3, #24]
 8002082:	1e5a      	subs	r2, r3, #1
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	430a      	orrs	r2, r1
 800208a:	631a      	str	r2, [r3, #48]	@ 0x30
 800208c:	e007      	b.n	800209e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f022 020f 	bic.w	r2, r2, #15
 800209c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020a2:	f023 0303 	bic.w	r3, r3, #3
 80020a6:	f043 0201 	orr.w	r2, r3, #1
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	655a      	str	r2, [r3, #84]	@ 0x54
 80020ae:	e007      	b.n	80020c0 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b4:	f043 0210 	orr.w	r2, r3, #16
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80020c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3724      	adds	r7, #36	@ 0x24
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd90      	pop	{r4, r7, pc}
 80020ca:	bf00      	nop

080020cc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80020cc:	b590      	push	{r4, r7, lr}
 80020ce:	b0a1      	sub	sp, #132	@ 0x84
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020d6:	2300      	movs	r3, #0
 80020d8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80020dc:	2300      	movs	r3, #0
 80020de:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	4a65      	ldr	r2, [pc, #404]	@ (800227c <HAL_ADC_ConfigChannel+0x1b0>)
 80020e6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d101      	bne.n	80020f6 <HAL_ADC_ConfigChannel+0x2a>
 80020f2:	2302      	movs	r3, #2
 80020f4:	e32e      	b.n	8002754 <HAL_ADC_ConfigChannel+0x688>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2201      	movs	r2, #1
 80020fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4618      	mov	r0, r3
 8002104:	f7ff fe19 	bl	8001d3a <LL_ADC_REG_IsConversionOngoing>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	f040 8313 	bne.w	8002736 <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	2b00      	cmp	r3, #0
 8002116:	db2c      	blt.n	8002172 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002120:	2b00      	cmp	r3, #0
 8002122:	d108      	bne.n	8002136 <HAL_ADC_ConfigChannel+0x6a>
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	0e9b      	lsrs	r3, r3, #26
 800212a:	f003 031f 	and.w	r3, r3, #31
 800212e:	2201      	movs	r2, #1
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	e016      	b.n	8002164 <HAL_ADC_ConfigChannel+0x98>
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	667b      	str	r3, [r7, #100]	@ 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800213c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800213e:	fa93 f3a3 	rbit	r3, r3
 8002142:	663b      	str	r3, [r7, #96]	@ 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002144:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002146:	66bb      	str	r3, [r7, #104]	@ 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002148:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 800214e:	2320      	movs	r3, #32
 8002150:	e003      	b.n	800215a <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 8002152:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002154:	fab3 f383 	clz	r3, r3
 8002158:	b2db      	uxtb	r3, r3
 800215a:	f003 031f 	and.w	r3, r3, #31
 800215e:	2201      	movs	r2, #1
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	6812      	ldr	r2, [r2, #0]
 8002168:	69d1      	ldr	r1, [r2, #28]
 800216a:	687a      	ldr	r2, [r7, #4]
 800216c:	6812      	ldr	r2, [r2, #0]
 800216e:	430b      	orrs	r3, r1
 8002170:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6818      	ldr	r0, [r3, #0]
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	6859      	ldr	r1, [r3, #4]
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	461a      	mov	r2, r3
 8002180:	f7ff fcfe 	bl	8001b80 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff fdd6 	bl	8001d3a <LL_ADC_REG_IsConversionOngoing>
 800218e:	67b8      	str	r0, [r7, #120]	@ 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4618      	mov	r0, r3
 8002196:	f7ff fde3 	bl	8001d60 <LL_ADC_INJ_IsConversionOngoing>
 800219a:	6778      	str	r0, [r7, #116]	@ 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800219c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f040 80b8 	bne.w	8002314 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	f040 80b4 	bne.w	8002314 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6818      	ldr	r0, [r3, #0]
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	6819      	ldr	r1, [r3, #0]
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	461a      	mov	r2, r3
 80021ba:	f7ff fd0d 	bl	8001bd8 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80021be:	4b30      	ldr	r3, [pc, #192]	@ (8002280 <HAL_ADC_ConfigChannel+0x1b4>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80021c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80021ca:	d10b      	bne.n	80021e4 <HAL_ADC_ConfigChannel+0x118>
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	695a      	ldr	r2, [r3, #20]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	089b      	lsrs	r3, r3, #2
 80021d8:	f003 0307 	and.w	r3, r3, #7
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	e01d      	b.n	8002220 <HAL_ADC_ConfigChannel+0x154>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	f003 0310 	and.w	r3, r3, #16
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d10b      	bne.n	800220a <HAL_ADC_ConfigChannel+0x13e>
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	695a      	ldr	r2, [r3, #20]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	089b      	lsrs	r3, r3, #2
 80021fe:	f003 0307 	and.w	r3, r3, #7
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	e00a      	b.n	8002220 <HAL_ADC_ConfigChannel+0x154>
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	695a      	ldr	r2, [r3, #20]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	089b      	lsrs	r3, r3, #2
 8002216:	f003 0304 	and.w	r3, r3, #4
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	673b      	str	r3, [r7, #112]	@ 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	691b      	ldr	r3, [r3, #16]
 8002226:	2b04      	cmp	r3, #4
 8002228:	d02c      	beq.n	8002284 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6818      	ldr	r0, [r3, #0]
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	6919      	ldr	r1, [r3, #16]
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002238:	f7ff fc4e 	bl	8001ad8 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6818      	ldr	r0, [r3, #0]
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	6919      	ldr	r1, [r3, #16]
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	7e5b      	ldrb	r3, [r3, #25]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d102      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x186>
 800224c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002250:	e000      	b.n	8002254 <HAL_ADC_ConfigChannel+0x188>
 8002252:	2300      	movs	r3, #0
 8002254:	461a      	mov	r2, r3
 8002256:	f7ff fc78 	bl	8001b4a <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6818      	ldr	r0, [r3, #0]
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	6919      	ldr	r1, [r3, #16]
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	7e1b      	ldrb	r3, [r3, #24]
 8002266:	2b01      	cmp	r3, #1
 8002268:	d102      	bne.n	8002270 <HAL_ADC_ConfigChannel+0x1a4>
 800226a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800226e:	e000      	b.n	8002272 <HAL_ADC_ConfigChannel+0x1a6>
 8002270:	2300      	movs	r3, #0
 8002272:	461a      	mov	r2, r3
 8002274:	f7ff fc50 	bl	8001b18 <LL_ADC_SetDataRightShift>
 8002278:	e04c      	b.n	8002314 <HAL_ADC_ConfigChannel+0x248>
 800227a:	bf00      	nop
 800227c:	47ff0000 	.word	0x47ff0000
 8002280:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800228a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	069b      	lsls	r3, r3, #26
 8002294:	429a      	cmp	r2, r3
 8002296:	d107      	bne.n	80022a8 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80022a6:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80022ae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	069b      	lsls	r3, r3, #26
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d107      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80022ca:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80022d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	069b      	lsls	r3, r3, #26
 80022dc:	429a      	cmp	r2, r3
 80022de:	d107      	bne.n	80022f0 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80022ee:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	069b      	lsls	r3, r3, #26
 8002300:	429a      	cmp	r2, r3
 8002302:	d107      	bne.n	8002314 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002312:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff fcfb 	bl	8001d14 <LL_ADC_IsEnabled>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	f040 8211 	bne.w	8002748 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6818      	ldr	r0, [r3, #0]
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	6819      	ldr	r1, [r3, #0]
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	461a      	mov	r2, r3
 8002334:	f7ff fc7c 	bl	8001c30 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	4aa1      	ldr	r2, [pc, #644]	@ (80025c4 <HAL_ADC_ConfigChannel+0x4f8>)
 800233e:	4293      	cmp	r3, r2
 8002340:	f040 812e 	bne.w	80025a0 <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002350:	2b00      	cmp	r3, #0
 8002352:	d10b      	bne.n	800236c <HAL_ADC_ConfigChannel+0x2a0>
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	0e9b      	lsrs	r3, r3, #26
 800235a:	3301      	adds	r3, #1
 800235c:	f003 031f 	and.w	r3, r3, #31
 8002360:	2b09      	cmp	r3, #9
 8002362:	bf94      	ite	ls
 8002364:	2301      	movls	r3, #1
 8002366:	2300      	movhi	r3, #0
 8002368:	b2db      	uxtb	r3, r3
 800236a:	e019      	b.n	80023a0 <HAL_ADC_ConfigChannel+0x2d4>
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002372:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002374:	fa93 f3a3 	rbit	r3, r3
 8002378:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800237a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800237c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800237e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 8002384:	2320      	movs	r3, #32
 8002386:	e003      	b.n	8002390 <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 8002388:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800238a:	fab3 f383 	clz	r3, r3
 800238e:	b2db      	uxtb	r3, r3
 8002390:	3301      	adds	r3, #1
 8002392:	f003 031f 	and.w	r3, r3, #31
 8002396:	2b09      	cmp	r3, #9
 8002398:	bf94      	ite	ls
 800239a:	2301      	movls	r3, #1
 800239c:	2300      	movhi	r3, #0
 800239e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d079      	beq.n	8002498 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d107      	bne.n	80023c0 <HAL_ADC_ConfigChannel+0x2f4>
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	0e9b      	lsrs	r3, r3, #26
 80023b6:	3301      	adds	r3, #1
 80023b8:	069b      	lsls	r3, r3, #26
 80023ba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80023be:	e015      	b.n	80023ec <HAL_ADC_ConfigChannel+0x320>
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80023c8:	fa93 f3a3 	rbit	r3, r3
 80023cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80023ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023d0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80023d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 80023d8:	2320      	movs	r3, #32
 80023da:	e003      	b.n	80023e4 <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 80023dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023de:	fab3 f383 	clz	r3, r3
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	3301      	adds	r3, #1
 80023e6:	069b      	lsls	r3, r3, #26
 80023e8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d109      	bne.n	800240c <HAL_ADC_ConfigChannel+0x340>
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	0e9b      	lsrs	r3, r3, #26
 80023fe:	3301      	adds	r3, #1
 8002400:	f003 031f 	and.w	r3, r3, #31
 8002404:	2101      	movs	r1, #1
 8002406:	fa01 f303 	lsl.w	r3, r1, r3
 800240a:	e017      	b.n	800243c <HAL_ADC_ConfigChannel+0x370>
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002412:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002414:	fa93 f3a3 	rbit	r3, r3
 8002418:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800241a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800241c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800241e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002420:	2b00      	cmp	r3, #0
 8002422:	d101      	bne.n	8002428 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 8002424:	2320      	movs	r3, #32
 8002426:	e003      	b.n	8002430 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 8002428:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800242a:	fab3 f383 	clz	r3, r3
 800242e:	b2db      	uxtb	r3, r3
 8002430:	3301      	adds	r3, #1
 8002432:	f003 031f 	and.w	r3, r3, #31
 8002436:	2101      	movs	r1, #1
 8002438:	fa01 f303 	lsl.w	r3, r1, r3
 800243c:	ea42 0103 	orr.w	r1, r2, r3
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002448:	2b00      	cmp	r3, #0
 800244a:	d10a      	bne.n	8002462 <HAL_ADC_ConfigChannel+0x396>
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	0e9b      	lsrs	r3, r3, #26
 8002452:	3301      	adds	r3, #1
 8002454:	f003 021f 	and.w	r2, r3, #31
 8002458:	4613      	mov	r3, r2
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	4413      	add	r3, r2
 800245e:	051b      	lsls	r3, r3, #20
 8002460:	e018      	b.n	8002494 <HAL_ADC_ConfigChannel+0x3c8>
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002468:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800246a:	fa93 f3a3 	rbit	r3, r3
 800246e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002472:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002476:	2b00      	cmp	r3, #0
 8002478:	d101      	bne.n	800247e <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 800247a:	2320      	movs	r3, #32
 800247c:	e003      	b.n	8002486 <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 800247e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002480:	fab3 f383 	clz	r3, r3
 8002484:	b2db      	uxtb	r3, r3
 8002486:	3301      	adds	r3, #1
 8002488:	f003 021f 	and.w	r2, r3, #31
 800248c:	4613      	mov	r3, r2
 800248e:	005b      	lsls	r3, r3, #1
 8002490:	4413      	add	r3, r2
 8002492:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002494:	430b      	orrs	r3, r1
 8002496:	e07e      	b.n	8002596 <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d107      	bne.n	80024b4 <HAL_ADC_ConfigChannel+0x3e8>
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	0e9b      	lsrs	r3, r3, #26
 80024aa:	3301      	adds	r3, #1
 80024ac:	069b      	lsls	r3, r3, #26
 80024ae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80024b2:	e015      	b.n	80024e0 <HAL_ADC_ConfigChannel+0x414>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024bc:	fa93 f3a3 	rbit	r3, r3
 80024c0:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80024c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80024c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d101      	bne.n	80024d0 <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 80024cc:	2320      	movs	r3, #32
 80024ce:	e003      	b.n	80024d8 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 80024d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024d2:	fab3 f383 	clz	r3, r3
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	3301      	adds	r3, #1
 80024da:	069b      	lsls	r3, r3, #26
 80024dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d109      	bne.n	8002500 <HAL_ADC_ConfigChannel+0x434>
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	0e9b      	lsrs	r3, r3, #26
 80024f2:	3301      	adds	r3, #1
 80024f4:	f003 031f 	and.w	r3, r3, #31
 80024f8:	2101      	movs	r1, #1
 80024fa:	fa01 f303 	lsl.w	r3, r1, r3
 80024fe:	e017      	b.n	8002530 <HAL_ADC_ConfigChannel+0x464>
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	fa93 f3a3 	rbit	r3, r3
 800250c:	61bb      	str	r3, [r7, #24]
  return result;
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002512:	6a3b      	ldr	r3, [r7, #32]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d101      	bne.n	800251c <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8002518:	2320      	movs	r3, #32
 800251a:	e003      	b.n	8002524 <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 800251c:	6a3b      	ldr	r3, [r7, #32]
 800251e:	fab3 f383 	clz	r3, r3
 8002522:	b2db      	uxtb	r3, r3
 8002524:	3301      	adds	r3, #1
 8002526:	f003 031f 	and.w	r3, r3, #31
 800252a:	2101      	movs	r1, #1
 800252c:	fa01 f303 	lsl.w	r3, r1, r3
 8002530:	ea42 0103 	orr.w	r1, r2, r3
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10d      	bne.n	800255c <HAL_ADC_ConfigChannel+0x490>
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	0e9b      	lsrs	r3, r3, #26
 8002546:	3301      	adds	r3, #1
 8002548:	f003 021f 	and.w	r2, r3, #31
 800254c:	4613      	mov	r3, r2
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	4413      	add	r3, r2
 8002552:	3b1e      	subs	r3, #30
 8002554:	051b      	lsls	r3, r3, #20
 8002556:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800255a:	e01b      	b.n	8002594 <HAL_ADC_ConfigChannel+0x4c8>
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	fa93 f3a3 	rbit	r3, r3
 8002568:	60fb      	str	r3, [r7, #12]
  return result;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d101      	bne.n	8002578 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 8002574:	2320      	movs	r3, #32
 8002576:	e003      	b.n	8002580 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	fab3 f383 	clz	r3, r3
 800257e:	b2db      	uxtb	r3, r3
 8002580:	3301      	adds	r3, #1
 8002582:	f003 021f 	and.w	r2, r3, #31
 8002586:	4613      	mov	r3, r2
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	4413      	add	r3, r2
 800258c:	3b1e      	subs	r3, #30
 800258e:	051b      	lsls	r3, r3, #20
 8002590:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002594:	430b      	orrs	r3, r1
 8002596:	683a      	ldr	r2, [r7, #0]
 8002598:	6892      	ldr	r2, [r2, #8]
 800259a:	4619      	mov	r1, r3
 800259c:	f7ff fb1c 	bl	8001bd8 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	f280 80cf 	bge.w	8002748 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a06      	ldr	r2, [pc, #24]	@ (80025c8 <HAL_ADC_ConfigChannel+0x4fc>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d004      	beq.n	80025be <HAL_ADC_ConfigChannel+0x4f2>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a04      	ldr	r2, [pc, #16]	@ (80025cc <HAL_ADC_ConfigChannel+0x500>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d10a      	bne.n	80025d4 <HAL_ADC_ConfigChannel+0x508>
 80025be:	4b04      	ldr	r3, [pc, #16]	@ (80025d0 <HAL_ADC_ConfigChannel+0x504>)
 80025c0:	e009      	b.n	80025d6 <HAL_ADC_ConfigChannel+0x50a>
 80025c2:	bf00      	nop
 80025c4:	47ff0000 	.word	0x47ff0000
 80025c8:	40022000 	.word	0x40022000
 80025cc:	40022100 	.word	0x40022100
 80025d0:	40022300 	.word	0x40022300
 80025d4:	4b61      	ldr	r3, [pc, #388]	@ (800275c <HAL_ADC_ConfigChannel+0x690>)
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff fa70 	bl	8001abc <LL_ADC_GetCommonPathInternalCh>
 80025dc:	66f8      	str	r0, [r7, #108]	@ 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a5f      	ldr	r2, [pc, #380]	@ (8002760 <HAL_ADC_ConfigChannel+0x694>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d004      	beq.n	80025f2 <HAL_ADC_ConfigChannel+0x526>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a5d      	ldr	r2, [pc, #372]	@ (8002764 <HAL_ADC_ConfigChannel+0x698>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d10e      	bne.n	8002610 <HAL_ADC_ConfigChannel+0x544>
 80025f2:	485b      	ldr	r0, [pc, #364]	@ (8002760 <HAL_ADC_ConfigChannel+0x694>)
 80025f4:	f7ff fb8e 	bl	8001d14 <LL_ADC_IsEnabled>
 80025f8:	4604      	mov	r4, r0
 80025fa:	485a      	ldr	r0, [pc, #360]	@ (8002764 <HAL_ADC_ConfigChannel+0x698>)
 80025fc:	f7ff fb8a 	bl	8001d14 <LL_ADC_IsEnabled>
 8002600:	4603      	mov	r3, r0
 8002602:	4323      	orrs	r3, r4
 8002604:	2b00      	cmp	r3, #0
 8002606:	bf0c      	ite	eq
 8002608:	2301      	moveq	r3, #1
 800260a:	2300      	movne	r3, #0
 800260c:	b2db      	uxtb	r3, r3
 800260e:	e008      	b.n	8002622 <HAL_ADC_ConfigChannel+0x556>
 8002610:	4855      	ldr	r0, [pc, #340]	@ (8002768 <HAL_ADC_ConfigChannel+0x69c>)
 8002612:	f7ff fb7f 	bl	8001d14 <LL_ADC_IsEnabled>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	bf0c      	ite	eq
 800261c:	2301      	moveq	r3, #1
 800261e:	2300      	movne	r3, #0
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	d07d      	beq.n	8002722 <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a50      	ldr	r2, [pc, #320]	@ (800276c <HAL_ADC_ConfigChannel+0x6a0>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d130      	bne.n	8002692 <HAL_ADC_ConfigChannel+0x5c6>
 8002630:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002632:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d12b      	bne.n	8002692 <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a4a      	ldr	r2, [pc, #296]	@ (8002768 <HAL_ADC_ConfigChannel+0x69c>)
 8002640:	4293      	cmp	r3, r2
 8002642:	f040 8081 	bne.w	8002748 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a45      	ldr	r2, [pc, #276]	@ (8002760 <HAL_ADC_ConfigChannel+0x694>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d004      	beq.n	800265a <HAL_ADC_ConfigChannel+0x58e>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a43      	ldr	r2, [pc, #268]	@ (8002764 <HAL_ADC_ConfigChannel+0x698>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d101      	bne.n	800265e <HAL_ADC_ConfigChannel+0x592>
 800265a:	4a45      	ldr	r2, [pc, #276]	@ (8002770 <HAL_ADC_ConfigChannel+0x6a4>)
 800265c:	e000      	b.n	8002660 <HAL_ADC_ConfigChannel+0x594>
 800265e:	4a3f      	ldr	r2, [pc, #252]	@ (800275c <HAL_ADC_ConfigChannel+0x690>)
 8002660:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002662:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002666:	4619      	mov	r1, r3
 8002668:	4610      	mov	r0, r2
 800266a:	f7ff fa14 	bl	8001a96 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800266e:	4b41      	ldr	r3, [pc, #260]	@ (8002774 <HAL_ADC_ConfigChannel+0x6a8>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	099b      	lsrs	r3, r3, #6
 8002674:	4a40      	ldr	r2, [pc, #256]	@ (8002778 <HAL_ADC_ConfigChannel+0x6ac>)
 8002676:	fba2 2303 	umull	r2, r3, r2, r3
 800267a:	099b      	lsrs	r3, r3, #6
 800267c:	3301      	adds	r3, #1
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8002682:	e002      	b.n	800268a <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	3b01      	subs	r3, #1
 8002688:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d1f9      	bne.n	8002684 <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002690:	e05a      	b.n	8002748 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a39      	ldr	r2, [pc, #228]	@ (800277c <HAL_ADC_ConfigChannel+0x6b0>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d11e      	bne.n	80026da <HAL_ADC_ConfigChannel+0x60e>
 800269c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800269e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d119      	bne.n	80026da <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a2f      	ldr	r2, [pc, #188]	@ (8002768 <HAL_ADC_ConfigChannel+0x69c>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d14b      	bne.n	8002748 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a2a      	ldr	r2, [pc, #168]	@ (8002760 <HAL_ADC_ConfigChannel+0x694>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d004      	beq.n	80026c4 <HAL_ADC_ConfigChannel+0x5f8>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a29      	ldr	r2, [pc, #164]	@ (8002764 <HAL_ADC_ConfigChannel+0x698>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d101      	bne.n	80026c8 <HAL_ADC_ConfigChannel+0x5fc>
 80026c4:	4a2a      	ldr	r2, [pc, #168]	@ (8002770 <HAL_ADC_ConfigChannel+0x6a4>)
 80026c6:	e000      	b.n	80026ca <HAL_ADC_ConfigChannel+0x5fe>
 80026c8:	4a24      	ldr	r2, [pc, #144]	@ (800275c <HAL_ADC_ConfigChannel+0x690>)
 80026ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026cc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026d0:	4619      	mov	r1, r3
 80026d2:	4610      	mov	r0, r2
 80026d4:	f7ff f9df 	bl	8001a96 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026d8:	e036      	b.n	8002748 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a28      	ldr	r2, [pc, #160]	@ (8002780 <HAL_ADC_ConfigChannel+0x6b4>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d131      	bne.n	8002748 <HAL_ADC_ConfigChannel+0x67c>
 80026e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d12c      	bne.n	8002748 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a1d      	ldr	r2, [pc, #116]	@ (8002768 <HAL_ADC_ConfigChannel+0x69c>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d127      	bne.n	8002748 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a18      	ldr	r2, [pc, #96]	@ (8002760 <HAL_ADC_ConfigChannel+0x694>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d004      	beq.n	800270c <HAL_ADC_ConfigChannel+0x640>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a17      	ldr	r2, [pc, #92]	@ (8002764 <HAL_ADC_ConfigChannel+0x698>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d101      	bne.n	8002710 <HAL_ADC_ConfigChannel+0x644>
 800270c:	4a18      	ldr	r2, [pc, #96]	@ (8002770 <HAL_ADC_ConfigChannel+0x6a4>)
 800270e:	e000      	b.n	8002712 <HAL_ADC_ConfigChannel+0x646>
 8002710:	4a12      	ldr	r2, [pc, #72]	@ (800275c <HAL_ADC_ConfigChannel+0x690>)
 8002712:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002714:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002718:	4619      	mov	r1, r3
 800271a:	4610      	mov	r0, r2
 800271c:	f7ff f9bb 	bl	8001a96 <LL_ADC_SetCommonPathInternalCh>
 8002720:	e012      	b.n	8002748 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002726:	f043 0220 	orr.w	r2, r3, #32
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002734:	e008      	b.n	8002748 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800273a:	f043 0220 	orr.w	r2, r3, #32
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002750:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002754:	4618      	mov	r0, r3
 8002756:	3784      	adds	r7, #132	@ 0x84
 8002758:	46bd      	mov	sp, r7
 800275a:	bd90      	pop	{r4, r7, pc}
 800275c:	58026300 	.word	0x58026300
 8002760:	40022000 	.word	0x40022000
 8002764:	40022100 	.word	0x40022100
 8002768:	58026000 	.word	0x58026000
 800276c:	cb840000 	.word	0xcb840000
 8002770:	40022300 	.word	0x40022300
 8002774:	24000000 	.word	0x24000000
 8002778:	053e2d63 	.word	0x053e2d63
 800277c:	c7520000 	.word	0xc7520000
 8002780:	cfb80000 	.word	0xcfb80000

08002784 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a7a      	ldr	r2, [pc, #488]	@ (800297c <ADC_ConfigureBoostMode+0x1f8>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d004      	beq.n	80027a0 <ADC_ConfigureBoostMode+0x1c>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a79      	ldr	r2, [pc, #484]	@ (8002980 <ADC_ConfigureBoostMode+0x1fc>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d109      	bne.n	80027b4 <ADC_ConfigureBoostMode+0x30>
 80027a0:	4b78      	ldr	r3, [pc, #480]	@ (8002984 <ADC_ConfigureBoostMode+0x200>)
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	bf14      	ite	ne
 80027ac:	2301      	movne	r3, #1
 80027ae:	2300      	moveq	r3, #0
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	e008      	b.n	80027c6 <ADC_ConfigureBoostMode+0x42>
 80027b4:	4b74      	ldr	r3, [pc, #464]	@ (8002988 <ADC_ConfigureBoostMode+0x204>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	bf14      	ite	ne
 80027c0:	2301      	movne	r3, #1
 80027c2:	2300      	moveq	r3, #0
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d01c      	beq.n	8002804 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80027ca:	f001 fd05 	bl	80041d8 <HAL_RCC_GetHCLKFreq>
 80027ce:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80027d8:	d010      	beq.n	80027fc <ADC_ConfigureBoostMode+0x78>
 80027da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80027de:	d873      	bhi.n	80028c8 <ADC_ConfigureBoostMode+0x144>
 80027e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027e4:	d002      	beq.n	80027ec <ADC_ConfigureBoostMode+0x68>
 80027e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027ea:	d16d      	bne.n	80028c8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	0c1b      	lsrs	r3, r3, #16
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f8:	60fb      	str	r3, [r7, #12]
        break;
 80027fa:	e068      	b.n	80028ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	089b      	lsrs	r3, r3, #2
 8002800:	60fb      	str	r3, [r7, #12]
        break;
 8002802:	e064      	b.n	80028ce <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002804:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002808:	f04f 0100 	mov.w	r1, #0
 800280c:	f002 ff4a 	bl	80056a4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002810:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800281a:	d051      	beq.n	80028c0 <ADC_ConfigureBoostMode+0x13c>
 800281c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002820:	d854      	bhi.n	80028cc <ADC_ConfigureBoostMode+0x148>
 8002822:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002826:	d047      	beq.n	80028b8 <ADC_ConfigureBoostMode+0x134>
 8002828:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800282c:	d84e      	bhi.n	80028cc <ADC_ConfigureBoostMode+0x148>
 800282e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002832:	d03d      	beq.n	80028b0 <ADC_ConfigureBoostMode+0x12c>
 8002834:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002838:	d848      	bhi.n	80028cc <ADC_ConfigureBoostMode+0x148>
 800283a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800283e:	d033      	beq.n	80028a8 <ADC_ConfigureBoostMode+0x124>
 8002840:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002844:	d842      	bhi.n	80028cc <ADC_ConfigureBoostMode+0x148>
 8002846:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800284a:	d029      	beq.n	80028a0 <ADC_ConfigureBoostMode+0x11c>
 800284c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002850:	d83c      	bhi.n	80028cc <ADC_ConfigureBoostMode+0x148>
 8002852:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002856:	d01a      	beq.n	800288e <ADC_ConfigureBoostMode+0x10a>
 8002858:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800285c:	d836      	bhi.n	80028cc <ADC_ConfigureBoostMode+0x148>
 800285e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002862:	d014      	beq.n	800288e <ADC_ConfigureBoostMode+0x10a>
 8002864:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002868:	d830      	bhi.n	80028cc <ADC_ConfigureBoostMode+0x148>
 800286a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800286e:	d00e      	beq.n	800288e <ADC_ConfigureBoostMode+0x10a>
 8002870:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002874:	d82a      	bhi.n	80028cc <ADC_ConfigureBoostMode+0x148>
 8002876:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800287a:	d008      	beq.n	800288e <ADC_ConfigureBoostMode+0x10a>
 800287c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002880:	d824      	bhi.n	80028cc <ADC_ConfigureBoostMode+0x148>
 8002882:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002886:	d002      	beq.n	800288e <ADC_ConfigureBoostMode+0x10a>
 8002888:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800288c:	d11e      	bne.n	80028cc <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	0c9b      	lsrs	r3, r3, #18
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	fbb2 f3f3 	udiv	r3, r2, r3
 800289c:	60fb      	str	r3, [r7, #12]
        break;
 800289e:	e016      	b.n	80028ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	091b      	lsrs	r3, r3, #4
 80028a4:	60fb      	str	r3, [r7, #12]
        break;
 80028a6:	e012      	b.n	80028ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	095b      	lsrs	r3, r3, #5
 80028ac:	60fb      	str	r3, [r7, #12]
        break;
 80028ae:	e00e      	b.n	80028ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	099b      	lsrs	r3, r3, #6
 80028b4:	60fb      	str	r3, [r7, #12]
        break;
 80028b6:	e00a      	b.n	80028ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	09db      	lsrs	r3, r3, #7
 80028bc:	60fb      	str	r3, [r7, #12]
        break;
 80028be:	e006      	b.n	80028ce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	0a1b      	lsrs	r3, r3, #8
 80028c4:	60fb      	str	r3, [r7, #12]
        break;
 80028c6:	e002      	b.n	80028ce <ADC_ConfigureBoostMode+0x14a>
        break;
 80028c8:	bf00      	nop
 80028ca:	e000      	b.n	80028ce <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80028cc:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80028ce:	f7ff f8c3 	bl	8001a58 <HAL_GetREVID>
 80028d2:	4603      	mov	r3, r0
 80028d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80028d8:	4293      	cmp	r3, r2
 80028da:	d815      	bhi.n	8002908 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	4a2b      	ldr	r2, [pc, #172]	@ (800298c <ADC_ConfigureBoostMode+0x208>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d908      	bls.n	80028f6 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	689a      	ldr	r2, [r3, #8]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80028f2:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80028f4:	e03e      	b.n	8002974 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002904:	609a      	str	r2, [r3, #8]
}
 8002906:	e035      	b.n	8002974 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	085b      	lsrs	r3, r3, #1
 800290c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	4a1f      	ldr	r2, [pc, #124]	@ (8002990 <ADC_ConfigureBoostMode+0x20c>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d808      	bhi.n	8002928 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	689a      	ldr	r2, [r3, #8]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002924:	609a      	str	r2, [r3, #8]
}
 8002926:	e025      	b.n	8002974 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	4a1a      	ldr	r2, [pc, #104]	@ (8002994 <ADC_ConfigureBoostMode+0x210>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d80a      	bhi.n	8002946 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002942:	609a      	str	r2, [r3, #8]
}
 8002944:	e016      	b.n	8002974 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	4a13      	ldr	r2, [pc, #76]	@ (8002998 <ADC_ConfigureBoostMode+0x214>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d80a      	bhi.n	8002964 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002960:	609a      	str	r2, [r3, #8]
}
 8002962:	e007      	b.n	8002974 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689a      	ldr	r2, [r3, #8]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002972:	609a      	str	r2, [r3, #8]
}
 8002974:	bf00      	nop
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	40022000 	.word	0x40022000
 8002980:	40022100 	.word	0x40022100
 8002984:	40022300 	.word	0x40022300
 8002988:	58026300 	.word	0x58026300
 800298c:	01312d00 	.word	0x01312d00
 8002990:	005f5e10 	.word	0x005f5e10
 8002994:	00bebc20 	.word	0x00bebc20
 8002998:	017d7840 	.word	0x017d7840

0800299c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800299c:	b480      	push	{r7}
 800299e:	b085      	sub	sp, #20
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f003 0307 	and.w	r3, r3, #7
 80029aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029ac:	4b0b      	ldr	r3, [pc, #44]	@ (80029dc <__NVIC_SetPriorityGrouping+0x40>)
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029b2:	68ba      	ldr	r2, [r7, #8]
 80029b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029b8:	4013      	ands	r3, r2
 80029ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80029c4:	4b06      	ldr	r3, [pc, #24]	@ (80029e0 <__NVIC_SetPriorityGrouping+0x44>)
 80029c6:	4313      	orrs	r3, r2
 80029c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029ca:	4a04      	ldr	r2, [pc, #16]	@ (80029dc <__NVIC_SetPriorityGrouping+0x40>)
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	60d3      	str	r3, [r2, #12]
}
 80029d0:	bf00      	nop
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	e000ed00 	.word	0xe000ed00
 80029e0:	05fa0000 	.word	0x05fa0000

080029e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029e8:	4b04      	ldr	r3, [pc, #16]	@ (80029fc <__NVIC_GetPriorityGrouping+0x18>)
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	0a1b      	lsrs	r3, r3, #8
 80029ee:	f003 0307 	and.w	r3, r3, #7
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr
 80029fc:	e000ed00 	.word	0xe000ed00

08002a00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	4603      	mov	r3, r0
 8002a08:	6039      	str	r1, [r7, #0]
 8002a0a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002a0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	db0a      	blt.n	8002a2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	b2da      	uxtb	r2, r3
 8002a18:	490c      	ldr	r1, [pc, #48]	@ (8002a4c <__NVIC_SetPriority+0x4c>)
 8002a1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a1e:	0112      	lsls	r2, r2, #4
 8002a20:	b2d2      	uxtb	r2, r2
 8002a22:	440b      	add	r3, r1
 8002a24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a28:	e00a      	b.n	8002a40 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	b2da      	uxtb	r2, r3
 8002a2e:	4908      	ldr	r1, [pc, #32]	@ (8002a50 <__NVIC_SetPriority+0x50>)
 8002a30:	88fb      	ldrh	r3, [r7, #6]
 8002a32:	f003 030f 	and.w	r3, r3, #15
 8002a36:	3b04      	subs	r3, #4
 8002a38:	0112      	lsls	r2, r2, #4
 8002a3a:	b2d2      	uxtb	r2, r2
 8002a3c:	440b      	add	r3, r1
 8002a3e:	761a      	strb	r2, [r3, #24]
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr
 8002a4c:	e000e100 	.word	0xe000e100
 8002a50:	e000ed00 	.word	0xe000ed00

08002a54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b089      	sub	sp, #36	@ 0x24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	60b9      	str	r1, [r7, #8]
 8002a5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f003 0307 	and.w	r3, r3, #7
 8002a66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	f1c3 0307 	rsb	r3, r3, #7
 8002a6e:	2b04      	cmp	r3, #4
 8002a70:	bf28      	it	cs
 8002a72:	2304      	movcs	r3, #4
 8002a74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	3304      	adds	r3, #4
 8002a7a:	2b06      	cmp	r3, #6
 8002a7c:	d902      	bls.n	8002a84 <NVIC_EncodePriority+0x30>
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	3b03      	subs	r3, #3
 8002a82:	e000      	b.n	8002a86 <NVIC_EncodePriority+0x32>
 8002a84:	2300      	movs	r3, #0
 8002a86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a88:	f04f 32ff 	mov.w	r2, #4294967295
 8002a8c:	69bb      	ldr	r3, [r7, #24]
 8002a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a92:	43da      	mvns	r2, r3
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	401a      	ands	r2, r3
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a9c:	f04f 31ff 	mov.w	r1, #4294967295
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa6:	43d9      	mvns	r1, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aac:	4313      	orrs	r3, r2
         );
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3724      	adds	r7, #36	@ 0x24
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
	...

08002abc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002acc:	d301      	bcc.n	8002ad2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e00f      	b.n	8002af2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8002afc <SysTick_Config+0x40>)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ada:	210f      	movs	r1, #15
 8002adc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae0:	f7ff ff8e 	bl	8002a00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ae4:	4b05      	ldr	r3, [pc, #20]	@ (8002afc <SysTick_Config+0x40>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002aea:	4b04      	ldr	r3, [pc, #16]	@ (8002afc <SysTick_Config+0x40>)
 8002aec:	2207      	movs	r2, #7
 8002aee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	e000e010 	.word	0xe000e010

08002b00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f7ff ff47 	bl	800299c <__NVIC_SetPriorityGrouping>
}
 8002b0e:	bf00      	nop
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b086      	sub	sp, #24
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	60b9      	str	r1, [r7, #8]
 8002b20:	607a      	str	r2, [r7, #4]
 8002b22:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b24:	f7ff ff5e 	bl	80029e4 <__NVIC_GetPriorityGrouping>
 8002b28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b2a:	687a      	ldr	r2, [r7, #4]
 8002b2c:	68b9      	ldr	r1, [r7, #8]
 8002b2e:	6978      	ldr	r0, [r7, #20]
 8002b30:	f7ff ff90 	bl	8002a54 <NVIC_EncodePriority>
 8002b34:	4602      	mov	r2, r0
 8002b36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b3a:	4611      	mov	r1, r2
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff ff5f 	bl	8002a00 <__NVIC_SetPriority>
}
 8002b42:	bf00      	nop
 8002b44:	3718      	adds	r7, #24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}

08002b4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b4a:	b580      	push	{r7, lr}
 8002b4c:	b082      	sub	sp, #8
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f7ff ffb2 	bl	8002abc <SysTick_Config>
 8002b58:	4603      	mov	r3, r0
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3708      	adds	r7, #8
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
	...

08002b64 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8002b68:	f3bf 8f5f 	dmb	sy
}
 8002b6c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002b6e:	4b07      	ldr	r3, [pc, #28]	@ (8002b8c <HAL_MPU_Disable+0x28>)
 8002b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b72:	4a06      	ldr	r2, [pc, #24]	@ (8002b8c <HAL_MPU_Disable+0x28>)
 8002b74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b78:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002b7a:	4b05      	ldr	r3, [pc, #20]	@ (8002b90 <HAL_MPU_Disable+0x2c>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	605a      	str	r2, [r3, #4]
}
 8002b80:	bf00      	nop
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	e000ed00 	.word	0xe000ed00
 8002b90:	e000ed90 	.word	0xe000ed90

08002b94 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002b9c:	4a0b      	ldr	r2, [pc, #44]	@ (8002bcc <HAL_MPU_Enable+0x38>)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f043 0301 	orr.w	r3, r3, #1
 8002ba4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8002bd0 <HAL_MPU_Enable+0x3c>)
 8002ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002baa:	4a09      	ldr	r2, [pc, #36]	@ (8002bd0 <HAL_MPU_Enable+0x3c>)
 8002bac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bb0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002bb2:	f3bf 8f4f 	dsb	sy
}
 8002bb6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002bb8:	f3bf 8f6f 	isb	sy
}
 8002bbc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002bbe:	bf00      	nop
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	e000ed90 	.word	0xe000ed90
 8002bd0:	e000ed00 	.word	0xe000ed00

08002bd4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	785a      	ldrb	r2, [r3, #1]
 8002be0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c50 <HAL_MPU_ConfigRegion+0x7c>)
 8002be2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002be4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c50 <HAL_MPU_ConfigRegion+0x7c>)
 8002be6:	691b      	ldr	r3, [r3, #16]
 8002be8:	4a19      	ldr	r2, [pc, #100]	@ (8002c50 <HAL_MPU_ConfigRegion+0x7c>)
 8002bea:	f023 0301 	bic.w	r3, r3, #1
 8002bee:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002bf0:	4a17      	ldr	r2, [pc, #92]	@ (8002c50 <HAL_MPU_ConfigRegion+0x7c>)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	7b1b      	ldrb	r3, [r3, #12]
 8002bfc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	7adb      	ldrb	r3, [r3, #11]
 8002c02:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c04:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	7a9b      	ldrb	r3, [r3, #10]
 8002c0a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002c0c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	7b5b      	ldrb	r3, [r3, #13]
 8002c12:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002c14:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	7b9b      	ldrb	r3, [r3, #14]
 8002c1a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002c1c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	7bdb      	ldrb	r3, [r3, #15]
 8002c22:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002c24:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	7a5b      	ldrb	r3, [r3, #9]
 8002c2a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002c2c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	7a1b      	ldrb	r3, [r3, #8]
 8002c32:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002c34:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	7812      	ldrb	r2, [r2, #0]
 8002c3a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c3c:	4a04      	ldr	r2, [pc, #16]	@ (8002c50 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002c3e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c40:	6113      	str	r3, [r2, #16]
}
 8002c42:	bf00      	nop
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	e000ed90 	.word	0xe000ed90

08002c54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b089      	sub	sp, #36	@ 0x24
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002c62:	4b89      	ldr	r3, [pc, #548]	@ (8002e88 <HAL_GPIO_Init+0x234>)
 8002c64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002c66:	e194      	b.n	8002f92 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	fa01 f303 	lsl.w	r3, r1, r3
 8002c74:	4013      	ands	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f000 8186 	beq.w	8002f8c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f003 0303 	and.w	r3, r3, #3
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d005      	beq.n	8002c98 <HAL_GPIO_Init+0x44>
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f003 0303 	and.w	r3, r3, #3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d130      	bne.n	8002cfa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	2203      	movs	r2, #3
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	43db      	mvns	r3, r3
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	4013      	ands	r3, r2
 8002cae:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	68da      	ldr	r2, [r3, #12]
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	69ba      	ldr	r2, [r7, #24]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	69ba      	ldr	r2, [r7, #24]
 8002cc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002cce:	2201      	movs	r2, #1
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	091b      	lsrs	r3, r3, #4
 8002ce4:	f003 0201 	and.w	r2, r3, #1
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	fa02 f303 	lsl.w	r3, r2, r3
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f003 0303 	and.w	r3, r3, #3
 8002d02:	2b03      	cmp	r3, #3
 8002d04:	d017      	beq.n	8002d36 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	2203      	movs	r2, #3
 8002d12:	fa02 f303 	lsl.w	r3, r2, r3
 8002d16:	43db      	mvns	r3, r3
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	689a      	ldr	r2, [r3, #8]
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f003 0303 	and.w	r3, r3, #3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d123      	bne.n	8002d8a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	08da      	lsrs	r2, r3, #3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	3208      	adds	r2, #8
 8002d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	f003 0307 	and.w	r3, r3, #7
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	220f      	movs	r2, #15
 8002d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	4013      	ands	r3, r2
 8002d64:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	691a      	ldr	r2, [r3, #16]
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	f003 0307 	and.w	r3, r3, #7
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	08da      	lsrs	r2, r3, #3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	3208      	adds	r2, #8
 8002d84:	69b9      	ldr	r1, [r7, #24]
 8002d86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	2203      	movs	r2, #3
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	43db      	mvns	r3, r3
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f003 0203 	and.w	r2, r3, #3
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	005b      	lsls	r3, r3, #1
 8002dae:	fa02 f303 	lsl.w	r3, r2, r3
 8002db2:	69ba      	ldr	r2, [r7, #24]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	69ba      	ldr	r2, [r7, #24]
 8002dbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	f000 80e0 	beq.w	8002f8c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dcc:	4b2f      	ldr	r3, [pc, #188]	@ (8002e8c <HAL_GPIO_Init+0x238>)
 8002dce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002dd2:	4a2e      	ldr	r2, [pc, #184]	@ (8002e8c <HAL_GPIO_Init+0x238>)
 8002dd4:	f043 0302 	orr.w	r3, r3, #2
 8002dd8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002ddc:	4b2b      	ldr	r3, [pc, #172]	@ (8002e8c <HAL_GPIO_Init+0x238>)
 8002dde:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dea:	4a29      	ldr	r2, [pc, #164]	@ (8002e90 <HAL_GPIO_Init+0x23c>)
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	089b      	lsrs	r3, r3, #2
 8002df0:	3302      	adds	r3, #2
 8002df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	f003 0303 	and.w	r3, r3, #3
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	220f      	movs	r2, #15
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	43db      	mvns	r3, r3
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a20      	ldr	r2, [pc, #128]	@ (8002e94 <HAL_GPIO_Init+0x240>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d052      	beq.n	8002ebc <HAL_GPIO_Init+0x268>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a1f      	ldr	r2, [pc, #124]	@ (8002e98 <HAL_GPIO_Init+0x244>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d031      	beq.n	8002e82 <HAL_GPIO_Init+0x22e>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a1e      	ldr	r2, [pc, #120]	@ (8002e9c <HAL_GPIO_Init+0x248>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d02b      	beq.n	8002e7e <HAL_GPIO_Init+0x22a>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea0 <HAL_GPIO_Init+0x24c>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d025      	beq.n	8002e7a <HAL_GPIO_Init+0x226>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a1c      	ldr	r2, [pc, #112]	@ (8002ea4 <HAL_GPIO_Init+0x250>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d01f      	beq.n	8002e76 <HAL_GPIO_Init+0x222>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a1b      	ldr	r2, [pc, #108]	@ (8002ea8 <HAL_GPIO_Init+0x254>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d019      	beq.n	8002e72 <HAL_GPIO_Init+0x21e>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a1a      	ldr	r2, [pc, #104]	@ (8002eac <HAL_GPIO_Init+0x258>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d013      	beq.n	8002e6e <HAL_GPIO_Init+0x21a>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a19      	ldr	r2, [pc, #100]	@ (8002eb0 <HAL_GPIO_Init+0x25c>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d00d      	beq.n	8002e6a <HAL_GPIO_Init+0x216>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a18      	ldr	r2, [pc, #96]	@ (8002eb4 <HAL_GPIO_Init+0x260>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d007      	beq.n	8002e66 <HAL_GPIO_Init+0x212>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a17      	ldr	r2, [pc, #92]	@ (8002eb8 <HAL_GPIO_Init+0x264>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d101      	bne.n	8002e62 <HAL_GPIO_Init+0x20e>
 8002e5e:	2309      	movs	r3, #9
 8002e60:	e02d      	b.n	8002ebe <HAL_GPIO_Init+0x26a>
 8002e62:	230a      	movs	r3, #10
 8002e64:	e02b      	b.n	8002ebe <HAL_GPIO_Init+0x26a>
 8002e66:	2308      	movs	r3, #8
 8002e68:	e029      	b.n	8002ebe <HAL_GPIO_Init+0x26a>
 8002e6a:	2307      	movs	r3, #7
 8002e6c:	e027      	b.n	8002ebe <HAL_GPIO_Init+0x26a>
 8002e6e:	2306      	movs	r3, #6
 8002e70:	e025      	b.n	8002ebe <HAL_GPIO_Init+0x26a>
 8002e72:	2305      	movs	r3, #5
 8002e74:	e023      	b.n	8002ebe <HAL_GPIO_Init+0x26a>
 8002e76:	2304      	movs	r3, #4
 8002e78:	e021      	b.n	8002ebe <HAL_GPIO_Init+0x26a>
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e01f      	b.n	8002ebe <HAL_GPIO_Init+0x26a>
 8002e7e:	2302      	movs	r3, #2
 8002e80:	e01d      	b.n	8002ebe <HAL_GPIO_Init+0x26a>
 8002e82:	2301      	movs	r3, #1
 8002e84:	e01b      	b.n	8002ebe <HAL_GPIO_Init+0x26a>
 8002e86:	bf00      	nop
 8002e88:	58000080 	.word	0x58000080
 8002e8c:	58024400 	.word	0x58024400
 8002e90:	58000400 	.word	0x58000400
 8002e94:	58020000 	.word	0x58020000
 8002e98:	58020400 	.word	0x58020400
 8002e9c:	58020800 	.word	0x58020800
 8002ea0:	58020c00 	.word	0x58020c00
 8002ea4:	58021000 	.word	0x58021000
 8002ea8:	58021400 	.word	0x58021400
 8002eac:	58021800 	.word	0x58021800
 8002eb0:	58021c00 	.word	0x58021c00
 8002eb4:	58022000 	.word	0x58022000
 8002eb8:	58022400 	.word	0x58022400
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	69fa      	ldr	r2, [r7, #28]
 8002ec0:	f002 0203 	and.w	r2, r2, #3
 8002ec4:	0092      	lsls	r2, r2, #2
 8002ec6:	4093      	lsls	r3, r2
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ece:	4938      	ldr	r1, [pc, #224]	@ (8002fb0 <HAL_GPIO_Init+0x35c>)
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	089b      	lsrs	r3, r3, #2
 8002ed4:	3302      	adds	r3, #2
 8002ed6:	69ba      	ldr	r2, [r7, #24]
 8002ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002edc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	43db      	mvns	r3, r3
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	4013      	ands	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d003      	beq.n	8002f02 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002f02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002f0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	43db      	mvns	r3, r3
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d003      	beq.n	8002f30 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002f30:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	43db      	mvns	r3, r3
 8002f42:	69ba      	ldr	r2, [r7, #24]
 8002f44:	4013      	ands	r3, r2
 8002f46:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d003      	beq.n	8002f5c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	43db      	mvns	r3, r3
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	4013      	ands	r3, r2
 8002f70:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d003      	beq.n	8002f86 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002f7e:	69ba      	ldr	r2, [r7, #24]
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	3301      	adds	r3, #1
 8002f90:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	fa22 f303 	lsr.w	r3, r2, r3
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f47f ae63 	bne.w	8002c68 <HAL_GPIO_Init+0x14>
  }
}
 8002fa2:	bf00      	nop
 8002fa4:	bf00      	nop
 8002fa6:	3724      	adds	r7, #36	@ 0x24
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr
 8002fb0:	58000400 	.word	0x58000400

08002fb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	807b      	strh	r3, [r7, #2]
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fc4:	787b      	ldrb	r3, [r7, #1]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fca:	887a      	ldrh	r2, [r7, #2]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002fd0:	e003      	b.n	8002fda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002fd2:	887b      	ldrh	r3, [r7, #2]
 8002fd4:	041a      	lsls	r2, r3, #16
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	619a      	str	r2, [r3, #24]
}
 8002fda:	bf00      	nop
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
	...

08002fe8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e08b      	b.n	8003112 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d106      	bne.n	8003014 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f7fe f86c 	bl	80010ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2224      	movs	r2, #36	@ 0x24
 8003018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f022 0201 	bic.w	r2, r2, #1
 800302a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003038:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003048:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	2b01      	cmp	r3, #1
 8003050:	d107      	bne.n	8003062 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689a      	ldr	r2, [r3, #8]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800305e:	609a      	str	r2, [r3, #8]
 8003060:	e006      	b.n	8003070 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689a      	ldr	r2, [r3, #8]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800306e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	2b02      	cmp	r3, #2
 8003076:	d108      	bne.n	800308a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685a      	ldr	r2, [r3, #4]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003086:	605a      	str	r2, [r3, #4]
 8003088:	e007      	b.n	800309a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685a      	ldr	r2, [r3, #4]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003098:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	6859      	ldr	r1, [r3, #4]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	4b1d      	ldr	r3, [pc, #116]	@ (800311c <HAL_I2C_Init+0x134>)
 80030a6:	430b      	orrs	r3, r1
 80030a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68da      	ldr	r2, [r3, #12]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	691a      	ldr	r2, [r3, #16]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	69d9      	ldr	r1, [r3, #28]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a1a      	ldr	r2, [r3, #32]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	430a      	orrs	r2, r1
 80030e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f042 0201 	orr.w	r2, r2, #1
 80030f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2220      	movs	r2, #32
 80030fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	02008000 	.word	0x02008000

08003120 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b20      	cmp	r3, #32
 8003134:	d138      	bne.n	80031a8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800313c:	2b01      	cmp	r3, #1
 800313e:	d101      	bne.n	8003144 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003140:	2302      	movs	r3, #2
 8003142:	e032      	b.n	80031aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2224      	movs	r2, #36	@ 0x24
 8003150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f022 0201 	bic.w	r2, r2, #1
 8003162:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003172:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	6819      	ldr	r1, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	430a      	orrs	r2, r1
 8003182:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 0201 	orr.w	r2, r2, #1
 8003192:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2220      	movs	r2, #32
 8003198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80031a4:	2300      	movs	r3, #0
 80031a6:	e000      	b.n	80031aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80031a8:	2302      	movs	r3, #2
  }
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr

080031b6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80031b6:	b480      	push	{r7}
 80031b8:	b085      	sub	sp, #20
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
 80031be:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b20      	cmp	r3, #32
 80031ca:	d139      	bne.n	8003240 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d101      	bne.n	80031da <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80031d6:	2302      	movs	r3, #2
 80031d8:	e033      	b.n	8003242 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2201      	movs	r2, #1
 80031de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2224      	movs	r2, #36	@ 0x24
 80031e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0201 	bic.w	r2, r2, #1
 80031f8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003208:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	021b      	lsls	r3, r3, #8
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	4313      	orrs	r3, r2
 8003212:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f042 0201 	orr.w	r2, r2, #1
 800322a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2220      	movs	r2, #32
 8003230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800323c:	2300      	movs	r3, #0
 800323e:	e000      	b.n	8003242 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003240:	2302      	movs	r3, #2
  }
}
 8003242:	4618      	mov	r0, r3
 8003244:	3714      	adds	r7, #20
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
	...

08003250 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003258:	4b19      	ldr	r3, [pc, #100]	@ (80032c0 <HAL_PWREx_ConfigSupply+0x70>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	f003 0304 	and.w	r3, r3, #4
 8003260:	2b04      	cmp	r3, #4
 8003262:	d00a      	beq.n	800327a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003264:	4b16      	ldr	r3, [pc, #88]	@ (80032c0 <HAL_PWREx_ConfigSupply+0x70>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	f003 0307 	and.w	r3, r3, #7
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	429a      	cmp	r2, r3
 8003270:	d001      	beq.n	8003276 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e01f      	b.n	80032b6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003276:	2300      	movs	r3, #0
 8003278:	e01d      	b.n	80032b6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800327a:	4b11      	ldr	r3, [pc, #68]	@ (80032c0 <HAL_PWREx_ConfigSupply+0x70>)
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	f023 0207 	bic.w	r2, r3, #7
 8003282:	490f      	ldr	r1, [pc, #60]	@ (80032c0 <HAL_PWREx_ConfigSupply+0x70>)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4313      	orrs	r3, r2
 8003288:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800328a:	f7fe fbd9 	bl	8001a40 <HAL_GetTick>
 800328e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003290:	e009      	b.n	80032a6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003292:	f7fe fbd5 	bl	8001a40 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80032a0:	d901      	bls.n	80032a6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e007      	b.n	80032b6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80032a6:	4b06      	ldr	r3, [pc, #24]	@ (80032c0 <HAL_PWREx_ConfigSupply+0x70>)
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032b2:	d1ee      	bne.n	8003292 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3710      	adds	r7, #16
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	58024800 	.word	0x58024800

080032c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b08c      	sub	sp, #48	@ 0x30
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d102      	bne.n	80032d8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	f000 bc48 	b.w	8003b68 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0301 	and.w	r3, r3, #1
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	f000 8088 	beq.w	80033f6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032e6:	4b99      	ldr	r3, [pc, #612]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80032f0:	4b96      	ldr	r3, [pc, #600]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 80032f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80032f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032f8:	2b10      	cmp	r3, #16
 80032fa:	d007      	beq.n	800330c <HAL_RCC_OscConfig+0x48>
 80032fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032fe:	2b18      	cmp	r3, #24
 8003300:	d111      	bne.n	8003326 <HAL_RCC_OscConfig+0x62>
 8003302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003304:	f003 0303 	and.w	r3, r3, #3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d10c      	bne.n	8003326 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800330c:	4b8f      	ldr	r3, [pc, #572]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d06d      	beq.n	80033f4 <HAL_RCC_OscConfig+0x130>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d169      	bne.n	80033f4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	f000 bc21 	b.w	8003b68 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800332e:	d106      	bne.n	800333e <HAL_RCC_OscConfig+0x7a>
 8003330:	4b86      	ldr	r3, [pc, #536]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a85      	ldr	r2, [pc, #532]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003336:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800333a:	6013      	str	r3, [r2, #0]
 800333c:	e02e      	b.n	800339c <HAL_RCC_OscConfig+0xd8>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d10c      	bne.n	8003360 <HAL_RCC_OscConfig+0x9c>
 8003346:	4b81      	ldr	r3, [pc, #516]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a80      	ldr	r2, [pc, #512]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 800334c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003350:	6013      	str	r3, [r2, #0]
 8003352:	4b7e      	ldr	r3, [pc, #504]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a7d      	ldr	r2, [pc, #500]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003358:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800335c:	6013      	str	r3, [r2, #0]
 800335e:	e01d      	b.n	800339c <HAL_RCC_OscConfig+0xd8>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003368:	d10c      	bne.n	8003384 <HAL_RCC_OscConfig+0xc0>
 800336a:	4b78      	ldr	r3, [pc, #480]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a77      	ldr	r2, [pc, #476]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003370:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003374:	6013      	str	r3, [r2, #0]
 8003376:	4b75      	ldr	r3, [pc, #468]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a74      	ldr	r2, [pc, #464]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 800337c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003380:	6013      	str	r3, [r2, #0]
 8003382:	e00b      	b.n	800339c <HAL_RCC_OscConfig+0xd8>
 8003384:	4b71      	ldr	r3, [pc, #452]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a70      	ldr	r2, [pc, #448]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 800338a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800338e:	6013      	str	r3, [r2, #0]
 8003390:	4b6e      	ldr	r3, [pc, #440]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a6d      	ldr	r2, [pc, #436]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800339a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d013      	beq.n	80033cc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a4:	f7fe fb4c 	bl	8001a40 <HAL_GetTick>
 80033a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033aa:	e008      	b.n	80033be <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033ac:	f7fe fb48 	bl	8001a40 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	2b64      	cmp	r3, #100	@ 0x64
 80033b8:	d901      	bls.n	80033be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e3d4      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033be:	4b63      	ldr	r3, [pc, #396]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d0f0      	beq.n	80033ac <HAL_RCC_OscConfig+0xe8>
 80033ca:	e014      	b.n	80033f6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033cc:	f7fe fb38 	bl	8001a40 <HAL_GetTick>
 80033d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033d2:	e008      	b.n	80033e6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033d4:	f7fe fb34 	bl	8001a40 <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	2b64      	cmp	r3, #100	@ 0x64
 80033e0:	d901      	bls.n	80033e6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e3c0      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033e6:	4b59      	ldr	r3, [pc, #356]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d1f0      	bne.n	80033d4 <HAL_RCC_OscConfig+0x110>
 80033f2:	e000      	b.n	80033f6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	f000 80ca 	beq.w	8003598 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003404:	4b51      	ldr	r3, [pc, #324]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003406:	691b      	ldr	r3, [r3, #16]
 8003408:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800340c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800340e:	4b4f      	ldr	r3, [pc, #316]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003412:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003414:	6a3b      	ldr	r3, [r7, #32]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d007      	beq.n	800342a <HAL_RCC_OscConfig+0x166>
 800341a:	6a3b      	ldr	r3, [r7, #32]
 800341c:	2b18      	cmp	r3, #24
 800341e:	d156      	bne.n	80034ce <HAL_RCC_OscConfig+0x20a>
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	f003 0303 	and.w	r3, r3, #3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d151      	bne.n	80034ce <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800342a:	4b48      	ldr	r3, [pc, #288]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0304 	and.w	r3, r3, #4
 8003432:	2b00      	cmp	r3, #0
 8003434:	d005      	beq.n	8003442 <HAL_RCC_OscConfig+0x17e>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e392      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003442:	4b42      	ldr	r3, [pc, #264]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f023 0219 	bic.w	r2, r3, #25
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	493f      	ldr	r1, [pc, #252]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003450:	4313      	orrs	r3, r2
 8003452:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003454:	f7fe faf4 	bl	8001a40 <HAL_GetTick>
 8003458:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800345c:	f7fe faf0 	bl	8001a40 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e37c      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800346e:	4b37      	ldr	r3, [pc, #220]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0304 	and.w	r3, r3, #4
 8003476:	2b00      	cmp	r3, #0
 8003478:	d0f0      	beq.n	800345c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800347a:	f7fe faed 	bl	8001a58 <HAL_GetREVID>
 800347e:	4603      	mov	r3, r0
 8003480:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003484:	4293      	cmp	r3, r2
 8003486:	d817      	bhi.n	80034b8 <HAL_RCC_OscConfig+0x1f4>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	691b      	ldr	r3, [r3, #16]
 800348c:	2b40      	cmp	r3, #64	@ 0x40
 800348e:	d108      	bne.n	80034a2 <HAL_RCC_OscConfig+0x1de>
 8003490:	4b2e      	ldr	r3, [pc, #184]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003498:	4a2c      	ldr	r2, [pc, #176]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 800349a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800349e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034a0:	e07a      	b.n	8003598 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034a2:	4b2a      	ldr	r3, [pc, #168]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	031b      	lsls	r3, r3, #12
 80034b0:	4926      	ldr	r1, [pc, #152]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034b6:	e06f      	b.n	8003598 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034b8:	4b24      	ldr	r3, [pc, #144]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	061b      	lsls	r3, r3, #24
 80034c6:	4921      	ldr	r1, [pc, #132]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034cc:	e064      	b.n	8003598 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d047      	beq.n	8003566 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80034d6:	4b1d      	ldr	r3, [pc, #116]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f023 0219 	bic.w	r2, r3, #25
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	491a      	ldr	r1, [pc, #104]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e8:	f7fe faaa 	bl	8001a40 <HAL_GetTick>
 80034ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034ee:	e008      	b.n	8003502 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034f0:	f7fe faa6 	bl	8001a40 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d901      	bls.n	8003502 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e332      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003502:	4b12      	ldr	r3, [pc, #72]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0304 	and.w	r3, r3, #4
 800350a:	2b00      	cmp	r3, #0
 800350c:	d0f0      	beq.n	80034f0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800350e:	f7fe faa3 	bl	8001a58 <HAL_GetREVID>
 8003512:	4603      	mov	r3, r0
 8003514:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003518:	4293      	cmp	r3, r2
 800351a:	d819      	bhi.n	8003550 <HAL_RCC_OscConfig+0x28c>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	691b      	ldr	r3, [r3, #16]
 8003520:	2b40      	cmp	r3, #64	@ 0x40
 8003522:	d108      	bne.n	8003536 <HAL_RCC_OscConfig+0x272>
 8003524:	4b09      	ldr	r3, [pc, #36]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800352c:	4a07      	ldr	r2, [pc, #28]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 800352e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003532:	6053      	str	r3, [r2, #4]
 8003534:	e030      	b.n	8003598 <HAL_RCC_OscConfig+0x2d4>
 8003536:	4b05      	ldr	r3, [pc, #20]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	031b      	lsls	r3, r3, #12
 8003544:	4901      	ldr	r1, [pc, #4]	@ (800354c <HAL_RCC_OscConfig+0x288>)
 8003546:	4313      	orrs	r3, r2
 8003548:	604b      	str	r3, [r1, #4]
 800354a:	e025      	b.n	8003598 <HAL_RCC_OscConfig+0x2d4>
 800354c:	58024400 	.word	0x58024400
 8003550:	4b9a      	ldr	r3, [pc, #616]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	061b      	lsls	r3, r3, #24
 800355e:	4997      	ldr	r1, [pc, #604]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003560:	4313      	orrs	r3, r2
 8003562:	604b      	str	r3, [r1, #4]
 8003564:	e018      	b.n	8003598 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003566:	4b95      	ldr	r3, [pc, #596]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a94      	ldr	r2, [pc, #592]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 800356c:	f023 0301 	bic.w	r3, r3, #1
 8003570:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003572:	f7fe fa65 	bl	8001a40 <HAL_GetTick>
 8003576:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003578:	e008      	b.n	800358c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800357a:	f7fe fa61 	bl	8001a40 <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b02      	cmp	r3, #2
 8003586:	d901      	bls.n	800358c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e2ed      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800358c:	4b8b      	ldr	r3, [pc, #556]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0304 	and.w	r3, r3, #4
 8003594:	2b00      	cmp	r3, #0
 8003596:	d1f0      	bne.n	800357a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0310 	and.w	r3, r3, #16
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	f000 80a9 	beq.w	80036f8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035a6:	4b85      	ldr	r3, [pc, #532]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80035ae:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80035b0:	4b82      	ldr	r3, [pc, #520]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 80035b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	2b08      	cmp	r3, #8
 80035ba:	d007      	beq.n	80035cc <HAL_RCC_OscConfig+0x308>
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	2b18      	cmp	r3, #24
 80035c0:	d13a      	bne.n	8003638 <HAL_RCC_OscConfig+0x374>
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	f003 0303 	and.w	r3, r3, #3
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d135      	bne.n	8003638 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80035cc:	4b7b      	ldr	r3, [pc, #492]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d005      	beq.n	80035e4 <HAL_RCC_OscConfig+0x320>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	69db      	ldr	r3, [r3, #28]
 80035dc:	2b80      	cmp	r3, #128	@ 0x80
 80035de:	d001      	beq.n	80035e4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e2c1      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80035e4:	f7fe fa38 	bl	8001a58 <HAL_GetREVID>
 80035e8:	4603      	mov	r3, r0
 80035ea:	f241 0203 	movw	r2, #4099	@ 0x1003
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d817      	bhi.n	8003622 <HAL_RCC_OscConfig+0x35e>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a1b      	ldr	r3, [r3, #32]
 80035f6:	2b20      	cmp	r3, #32
 80035f8:	d108      	bne.n	800360c <HAL_RCC_OscConfig+0x348>
 80035fa:	4b70      	ldr	r3, [pc, #448]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003602:	4a6e      	ldr	r2, [pc, #440]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003604:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003608:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800360a:	e075      	b.n	80036f8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800360c:	4b6b      	ldr	r3, [pc, #428]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a1b      	ldr	r3, [r3, #32]
 8003618:	069b      	lsls	r3, r3, #26
 800361a:	4968      	ldr	r1, [pc, #416]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 800361c:	4313      	orrs	r3, r2
 800361e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003620:	e06a      	b.n	80036f8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003622:	4b66      	ldr	r3, [pc, #408]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	061b      	lsls	r3, r3, #24
 8003630:	4962      	ldr	r1, [pc, #392]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003632:	4313      	orrs	r3, r2
 8003634:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003636:	e05f      	b.n	80036f8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	69db      	ldr	r3, [r3, #28]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d042      	beq.n	80036c6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003640:	4b5e      	ldr	r3, [pc, #376]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a5d      	ldr	r2, [pc, #372]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003646:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800364a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364c:	f7fe f9f8 	bl	8001a40 <HAL_GetTick>
 8003650:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003652:	e008      	b.n	8003666 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003654:	f7fe f9f4 	bl	8001a40 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e280      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003666:	4b55      	ldr	r3, [pc, #340]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0f0      	beq.n	8003654 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003672:	f7fe f9f1 	bl	8001a58 <HAL_GetREVID>
 8003676:	4603      	mov	r3, r0
 8003678:	f241 0203 	movw	r2, #4099	@ 0x1003
 800367c:	4293      	cmp	r3, r2
 800367e:	d817      	bhi.n	80036b0 <HAL_RCC_OscConfig+0x3ec>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a1b      	ldr	r3, [r3, #32]
 8003684:	2b20      	cmp	r3, #32
 8003686:	d108      	bne.n	800369a <HAL_RCC_OscConfig+0x3d6>
 8003688:	4b4c      	ldr	r3, [pc, #304]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003690:	4a4a      	ldr	r2, [pc, #296]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003692:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003696:	6053      	str	r3, [r2, #4]
 8003698:	e02e      	b.n	80036f8 <HAL_RCC_OscConfig+0x434>
 800369a:	4b48      	ldr	r3, [pc, #288]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a1b      	ldr	r3, [r3, #32]
 80036a6:	069b      	lsls	r3, r3, #26
 80036a8:	4944      	ldr	r1, [pc, #272]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	604b      	str	r3, [r1, #4]
 80036ae:	e023      	b.n	80036f8 <HAL_RCC_OscConfig+0x434>
 80036b0:	4b42      	ldr	r3, [pc, #264]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	061b      	lsls	r3, r3, #24
 80036be:	493f      	ldr	r1, [pc, #252]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	60cb      	str	r3, [r1, #12]
 80036c4:	e018      	b.n	80036f8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80036c6:	4b3d      	ldr	r3, [pc, #244]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a3c      	ldr	r2, [pc, #240]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 80036cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d2:	f7fe f9b5 	bl	8001a40 <HAL_GetTick>
 80036d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80036d8:	e008      	b.n	80036ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80036da:	f7fe f9b1 	bl	8001a40 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d901      	bls.n	80036ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e23d      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80036ec:	4b33      	ldr	r3, [pc, #204]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d1f0      	bne.n	80036da <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0308 	and.w	r3, r3, #8
 8003700:	2b00      	cmp	r3, #0
 8003702:	d036      	beq.n	8003772 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	695b      	ldr	r3, [r3, #20]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d019      	beq.n	8003740 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800370c:	4b2b      	ldr	r3, [pc, #172]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 800370e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003710:	4a2a      	ldr	r2, [pc, #168]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003712:	f043 0301 	orr.w	r3, r3, #1
 8003716:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003718:	f7fe f992 	bl	8001a40 <HAL_GetTick>
 800371c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800371e:	e008      	b.n	8003732 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003720:	f7fe f98e 	bl	8001a40 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b02      	cmp	r3, #2
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e21a      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003732:	4b22      	ldr	r3, [pc, #136]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003734:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d0f0      	beq.n	8003720 <HAL_RCC_OscConfig+0x45c>
 800373e:	e018      	b.n	8003772 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003740:	4b1e      	ldr	r3, [pc, #120]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003742:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003744:	4a1d      	ldr	r2, [pc, #116]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003746:	f023 0301 	bic.w	r3, r3, #1
 800374a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800374c:	f7fe f978 	bl	8001a40 <HAL_GetTick>
 8003750:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003752:	e008      	b.n	8003766 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003754:	f7fe f974 	bl	8001a40 <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b02      	cmp	r3, #2
 8003760:	d901      	bls.n	8003766 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e200      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003766:	4b15      	ldr	r3, [pc, #84]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003768:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1f0      	bne.n	8003754 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0320 	and.w	r3, r3, #32
 800377a:	2b00      	cmp	r3, #0
 800377c:	d039      	beq.n	80037f2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d01c      	beq.n	80037c0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003786:	4b0d      	ldr	r3, [pc, #52]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a0c      	ldr	r2, [pc, #48]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 800378c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003790:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003792:	f7fe f955 	bl	8001a40 <HAL_GetTick>
 8003796:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003798:	e008      	b.n	80037ac <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800379a:	f7fe f951 	bl	8001a40 <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d901      	bls.n	80037ac <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e1dd      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80037ac:	4b03      	ldr	r3, [pc, #12]	@ (80037bc <HAL_RCC_OscConfig+0x4f8>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0f0      	beq.n	800379a <HAL_RCC_OscConfig+0x4d6>
 80037b8:	e01b      	b.n	80037f2 <HAL_RCC_OscConfig+0x52e>
 80037ba:	bf00      	nop
 80037bc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80037c0:	4b9b      	ldr	r3, [pc, #620]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a9a      	ldr	r2, [pc, #616]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80037c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037ca:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80037cc:	f7fe f938 	bl	8001a40 <HAL_GetTick>
 80037d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80037d2:	e008      	b.n	80037e6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037d4:	f7fe f934 	bl	8001a40 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e1c0      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80037e6:	4b92      	ldr	r3, [pc, #584]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1f0      	bne.n	80037d4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0304 	and.w	r3, r3, #4
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	f000 8081 	beq.w	8003902 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003800:	4b8c      	ldr	r3, [pc, #560]	@ (8003a34 <HAL_RCC_OscConfig+0x770>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a8b      	ldr	r2, [pc, #556]	@ (8003a34 <HAL_RCC_OscConfig+0x770>)
 8003806:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800380a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800380c:	f7fe f918 	bl	8001a40 <HAL_GetTick>
 8003810:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003812:	e008      	b.n	8003826 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003814:	f7fe f914 	bl	8001a40 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	2b64      	cmp	r3, #100	@ 0x64
 8003820:	d901      	bls.n	8003826 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e1a0      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003826:	4b83      	ldr	r3, [pc, #524]	@ (8003a34 <HAL_RCC_OscConfig+0x770>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800382e:	2b00      	cmp	r3, #0
 8003830:	d0f0      	beq.n	8003814 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d106      	bne.n	8003848 <HAL_RCC_OscConfig+0x584>
 800383a:	4b7d      	ldr	r3, [pc, #500]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 800383c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800383e:	4a7c      	ldr	r2, [pc, #496]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003840:	f043 0301 	orr.w	r3, r3, #1
 8003844:	6713      	str	r3, [r2, #112]	@ 0x70
 8003846:	e02d      	b.n	80038a4 <HAL_RCC_OscConfig+0x5e0>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d10c      	bne.n	800386a <HAL_RCC_OscConfig+0x5a6>
 8003850:	4b77      	ldr	r3, [pc, #476]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003854:	4a76      	ldr	r2, [pc, #472]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003856:	f023 0301 	bic.w	r3, r3, #1
 800385a:	6713      	str	r3, [r2, #112]	@ 0x70
 800385c:	4b74      	ldr	r3, [pc, #464]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 800385e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003860:	4a73      	ldr	r2, [pc, #460]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003862:	f023 0304 	bic.w	r3, r3, #4
 8003866:	6713      	str	r3, [r2, #112]	@ 0x70
 8003868:	e01c      	b.n	80038a4 <HAL_RCC_OscConfig+0x5e0>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	2b05      	cmp	r3, #5
 8003870:	d10c      	bne.n	800388c <HAL_RCC_OscConfig+0x5c8>
 8003872:	4b6f      	ldr	r3, [pc, #444]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003876:	4a6e      	ldr	r2, [pc, #440]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003878:	f043 0304 	orr.w	r3, r3, #4
 800387c:	6713      	str	r3, [r2, #112]	@ 0x70
 800387e:	4b6c      	ldr	r3, [pc, #432]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003882:	4a6b      	ldr	r2, [pc, #428]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003884:	f043 0301 	orr.w	r3, r3, #1
 8003888:	6713      	str	r3, [r2, #112]	@ 0x70
 800388a:	e00b      	b.n	80038a4 <HAL_RCC_OscConfig+0x5e0>
 800388c:	4b68      	ldr	r3, [pc, #416]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 800388e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003890:	4a67      	ldr	r2, [pc, #412]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003892:	f023 0301 	bic.w	r3, r3, #1
 8003896:	6713      	str	r3, [r2, #112]	@ 0x70
 8003898:	4b65      	ldr	r3, [pc, #404]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 800389a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800389c:	4a64      	ldr	r2, [pc, #400]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 800389e:	f023 0304 	bic.w	r3, r3, #4
 80038a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d015      	beq.n	80038d8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ac:	f7fe f8c8 	bl	8001a40 <HAL_GetTick>
 80038b0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038b2:	e00a      	b.n	80038ca <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038b4:	f7fe f8c4 	bl	8001a40 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e14e      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038ca:	4b59      	ldr	r3, [pc, #356]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80038cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d0ee      	beq.n	80038b4 <HAL_RCC_OscConfig+0x5f0>
 80038d6:	e014      	b.n	8003902 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038d8:	f7fe f8b2 	bl	8001a40 <HAL_GetTick>
 80038dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80038de:	e00a      	b.n	80038f6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038e0:	f7fe f8ae 	bl	8001a40 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e138      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80038f6:	4b4e      	ldr	r3, [pc, #312]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80038f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1ee      	bne.n	80038e0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003906:	2b00      	cmp	r3, #0
 8003908:	f000 812d 	beq.w	8003b66 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800390c:	4b48      	ldr	r3, [pc, #288]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 800390e:	691b      	ldr	r3, [r3, #16]
 8003910:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003914:	2b18      	cmp	r3, #24
 8003916:	f000 80bd 	beq.w	8003a94 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391e:	2b02      	cmp	r3, #2
 8003920:	f040 809e 	bne.w	8003a60 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003924:	4b42      	ldr	r3, [pc, #264]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a41      	ldr	r2, [pc, #260]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 800392a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800392e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003930:	f7fe f886 	bl	8001a40 <HAL_GetTick>
 8003934:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003938:	f7fe f882 	bl	8001a40 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e10e      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800394a:	4b39      	ldr	r3, [pc, #228]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1f0      	bne.n	8003938 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003956:	4b36      	ldr	r3, [pc, #216]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003958:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800395a:	4b37      	ldr	r3, [pc, #220]	@ (8003a38 <HAL_RCC_OscConfig+0x774>)
 800395c:	4013      	ands	r3, r2
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003966:	0112      	lsls	r2, r2, #4
 8003968:	430a      	orrs	r2, r1
 800396a:	4931      	ldr	r1, [pc, #196]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 800396c:	4313      	orrs	r3, r2
 800396e:	628b      	str	r3, [r1, #40]	@ 0x28
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003974:	3b01      	subs	r3, #1
 8003976:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800397e:	3b01      	subs	r3, #1
 8003980:	025b      	lsls	r3, r3, #9
 8003982:	b29b      	uxth	r3, r3
 8003984:	431a      	orrs	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800398a:	3b01      	subs	r3, #1
 800398c:	041b      	lsls	r3, r3, #16
 800398e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003992:	431a      	orrs	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003998:	3b01      	subs	r3, #1
 800399a:	061b      	lsls	r3, r3, #24
 800399c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80039a0:	4923      	ldr	r1, [pc, #140]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80039a6:	4b22      	ldr	r3, [pc, #136]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80039a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039aa:	4a21      	ldr	r2, [pc, #132]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80039ac:	f023 0301 	bic.w	r3, r3, #1
 80039b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80039b2:	4b1f      	ldr	r3, [pc, #124]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80039b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039b6:	4b21      	ldr	r3, [pc, #132]	@ (8003a3c <HAL_RCC_OscConfig+0x778>)
 80039b8:	4013      	ands	r3, r2
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80039be:	00d2      	lsls	r2, r2, #3
 80039c0:	491b      	ldr	r1, [pc, #108]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80039c2:	4313      	orrs	r3, r2
 80039c4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80039c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80039c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ca:	f023 020c 	bic.w	r2, r3, #12
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d2:	4917      	ldr	r1, [pc, #92]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80039d8:	4b15      	ldr	r3, [pc, #84]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80039da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039dc:	f023 0202 	bic.w	r2, r3, #2
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e4:	4912      	ldr	r1, [pc, #72]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80039ea:	4b11      	ldr	r3, [pc, #68]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80039ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ee:	4a10      	ldr	r2, [pc, #64]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80039f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80039f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039fa:	4a0d      	ldr	r2, [pc, #52]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 80039fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a00:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003a02:	4b0b      	ldr	r3, [pc, #44]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a06:	4a0a      	ldr	r2, [pc, #40]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003a08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003a0e:	4b08      	ldr	r3, [pc, #32]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a12:	4a07      	ldr	r2, [pc, #28]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003a14:	f043 0301 	orr.w	r3, r3, #1
 8003a18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a1a:	4b05      	ldr	r3, [pc, #20]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a04      	ldr	r2, [pc, #16]	@ (8003a30 <HAL_RCC_OscConfig+0x76c>)
 8003a20:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a26:	f7fe f80b 	bl	8001a40 <HAL_GetTick>
 8003a2a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a2c:	e011      	b.n	8003a52 <HAL_RCC_OscConfig+0x78e>
 8003a2e:	bf00      	nop
 8003a30:	58024400 	.word	0x58024400
 8003a34:	58024800 	.word	0x58024800
 8003a38:	fffffc0c 	.word	0xfffffc0c
 8003a3c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a40:	f7fd fffe 	bl	8001a40 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e08a      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a52:	4b47      	ldr	r3, [pc, #284]	@ (8003b70 <HAL_RCC_OscConfig+0x8ac>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d0f0      	beq.n	8003a40 <HAL_RCC_OscConfig+0x77c>
 8003a5e:	e082      	b.n	8003b66 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a60:	4b43      	ldr	r3, [pc, #268]	@ (8003b70 <HAL_RCC_OscConfig+0x8ac>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a42      	ldr	r2, [pc, #264]	@ (8003b70 <HAL_RCC_OscConfig+0x8ac>)
 8003a66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a6c:	f7fd ffe8 	bl	8001a40 <HAL_GetTick>
 8003a70:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a74:	f7fd ffe4 	bl	8001a40 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e070      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003a86:	4b3a      	ldr	r3, [pc, #232]	@ (8003b70 <HAL_RCC_OscConfig+0x8ac>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1f0      	bne.n	8003a74 <HAL_RCC_OscConfig+0x7b0>
 8003a92:	e068      	b.n	8003b66 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003a94:	4b36      	ldr	r3, [pc, #216]	@ (8003b70 <HAL_RCC_OscConfig+0x8ac>)
 8003a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a98:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003a9a:	4b35      	ldr	r3, [pc, #212]	@ (8003b70 <HAL_RCC_OscConfig+0x8ac>)
 8003a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d031      	beq.n	8003b0c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	f003 0203 	and.w	r2, r3, #3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d12a      	bne.n	8003b0c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	091b      	lsrs	r3, r3, #4
 8003aba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d122      	bne.n	8003b0c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d11a      	bne.n	8003b0c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	0a5b      	lsrs	r3, r3, #9
 8003ada:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ae2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d111      	bne.n	8003b0c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	0c1b      	lsrs	r3, r3, #16
 8003aec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d108      	bne.n	8003b0c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	0e1b      	lsrs	r3, r3, #24
 8003afe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b06:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d001      	beq.n	8003b10 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e02b      	b.n	8003b68 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003b10:	4b17      	ldr	r3, [pc, #92]	@ (8003b70 <HAL_RCC_OscConfig+0x8ac>)
 8003b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b14:	08db      	lsrs	r3, r3, #3
 8003b16:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b1a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d01f      	beq.n	8003b66 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003b26:	4b12      	ldr	r3, [pc, #72]	@ (8003b70 <HAL_RCC_OscConfig+0x8ac>)
 8003b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b2a:	4a11      	ldr	r2, [pc, #68]	@ (8003b70 <HAL_RCC_OscConfig+0x8ac>)
 8003b2c:	f023 0301 	bic.w	r3, r3, #1
 8003b30:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b32:	f7fd ff85 	bl	8001a40 <HAL_GetTick>
 8003b36:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003b38:	bf00      	nop
 8003b3a:	f7fd ff81 	bl	8001a40 <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d0f9      	beq.n	8003b3a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003b46:	4b0a      	ldr	r3, [pc, #40]	@ (8003b70 <HAL_RCC_OscConfig+0x8ac>)
 8003b48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003b74 <HAL_RCC_OscConfig+0x8b0>)
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b52:	00d2      	lsls	r2, r2, #3
 8003b54:	4906      	ldr	r1, [pc, #24]	@ (8003b70 <HAL_RCC_OscConfig+0x8ac>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003b5a:	4b05      	ldr	r3, [pc, #20]	@ (8003b70 <HAL_RCC_OscConfig+0x8ac>)
 8003b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5e:	4a04      	ldr	r2, [pc, #16]	@ (8003b70 <HAL_RCC_OscConfig+0x8ac>)
 8003b60:	f043 0301 	orr.w	r3, r3, #1
 8003b64:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3730      	adds	r7, #48	@ 0x30
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	58024400 	.word	0x58024400
 8003b74:	ffff0007 	.word	0xffff0007

08003b78 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b086      	sub	sp, #24
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d101      	bne.n	8003b8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e19c      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b8c:	4b8a      	ldr	r3, [pc, #552]	@ (8003db8 <HAL_RCC_ClockConfig+0x240>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 030f 	and.w	r3, r3, #15
 8003b94:	683a      	ldr	r2, [r7, #0]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d910      	bls.n	8003bbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b9a:	4b87      	ldr	r3, [pc, #540]	@ (8003db8 <HAL_RCC_ClockConfig+0x240>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f023 020f 	bic.w	r2, r3, #15
 8003ba2:	4985      	ldr	r1, [pc, #532]	@ (8003db8 <HAL_RCC_ClockConfig+0x240>)
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003baa:	4b83      	ldr	r3, [pc, #524]	@ (8003db8 <HAL_RCC_ClockConfig+0x240>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 030f 	and.w	r3, r3, #15
 8003bb2:	683a      	ldr	r2, [r7, #0]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d001      	beq.n	8003bbc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e184      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0304 	and.w	r3, r3, #4
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d010      	beq.n	8003bea <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	691a      	ldr	r2, [r3, #16]
 8003bcc:	4b7b      	ldr	r3, [pc, #492]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003bce:	699b      	ldr	r3, [r3, #24]
 8003bd0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d908      	bls.n	8003bea <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003bd8:	4b78      	ldr	r3, [pc, #480]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	691b      	ldr	r3, [r3, #16]
 8003be4:	4975      	ldr	r1, [pc, #468]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d010      	beq.n	8003c18 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	695a      	ldr	r2, [r3, #20]
 8003bfa:	4b70      	ldr	r3, [pc, #448]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003bfc:	69db      	ldr	r3, [r3, #28]
 8003bfe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d908      	bls.n	8003c18 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003c06:	4b6d      	ldr	r3, [pc, #436]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003c08:	69db      	ldr	r3, [r3, #28]
 8003c0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	496a      	ldr	r1, [pc, #424]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0310 	and.w	r3, r3, #16
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d010      	beq.n	8003c46 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	699a      	ldr	r2, [r3, #24]
 8003c28:	4b64      	ldr	r3, [pc, #400]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003c2a:	69db      	ldr	r3, [r3, #28]
 8003c2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d908      	bls.n	8003c46 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003c34:	4b61      	ldr	r3, [pc, #388]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003c36:	69db      	ldr	r3, [r3, #28]
 8003c38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	495e      	ldr	r1, [pc, #376]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0320 	and.w	r3, r3, #32
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d010      	beq.n	8003c74 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	69da      	ldr	r2, [r3, #28]
 8003c56:	4b59      	ldr	r3, [pc, #356]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d908      	bls.n	8003c74 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003c62:	4b56      	ldr	r3, [pc, #344]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	69db      	ldr	r3, [r3, #28]
 8003c6e:	4953      	ldr	r1, [pc, #332]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d010      	beq.n	8003ca2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	68da      	ldr	r2, [r3, #12]
 8003c84:	4b4d      	ldr	r3, [pc, #308]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	f003 030f 	and.w	r3, r3, #15
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d908      	bls.n	8003ca2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c90:	4b4a      	ldr	r3, [pc, #296]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	f023 020f 	bic.w	r2, r3, #15
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	4947      	ldr	r1, [pc, #284]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d055      	beq.n	8003d5a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003cae:	4b43      	ldr	r3, [pc, #268]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003cb0:	699b      	ldr	r3, [r3, #24]
 8003cb2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	4940      	ldr	r1, [pc, #256]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d107      	bne.n	8003cd8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003cc8:	4b3c      	ldr	r3, [pc, #240]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d121      	bne.n	8003d18 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e0f6      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	2b03      	cmp	r3, #3
 8003cde:	d107      	bne.n	8003cf0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ce0:	4b36      	ldr	r3, [pc, #216]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d115      	bne.n	8003d18 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e0ea      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d107      	bne.n	8003d08 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003cf8:	4b30      	ldr	r3, [pc, #192]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d109      	bne.n	8003d18 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e0de      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d08:	4b2c      	ldr	r3, [pc, #176]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0304 	and.w	r3, r3, #4
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d101      	bne.n	8003d18 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e0d6      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d18:	4b28      	ldr	r3, [pc, #160]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003d1a:	691b      	ldr	r3, [r3, #16]
 8003d1c:	f023 0207 	bic.w	r2, r3, #7
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	4925      	ldr	r1, [pc, #148]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d2a:	f7fd fe89 	bl	8001a40 <HAL_GetTick>
 8003d2e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d30:	e00a      	b.n	8003d48 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d32:	f7fd fe85 	bl	8001a40 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d901      	bls.n	8003d48 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e0be      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d48:	4b1c      	ldr	r3, [pc, #112]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003d4a:	691b      	ldr	r3, [r3, #16]
 8003d4c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	00db      	lsls	r3, r3, #3
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d1eb      	bne.n	8003d32 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d010      	beq.n	8003d88 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	68da      	ldr	r2, [r3, #12]
 8003d6a:	4b14      	ldr	r3, [pc, #80]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	f003 030f 	and.w	r3, r3, #15
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d208      	bcs.n	8003d88 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d76:	4b11      	ldr	r3, [pc, #68]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003d78:	699b      	ldr	r3, [r3, #24]
 8003d7a:	f023 020f 	bic.w	r2, r3, #15
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	490e      	ldr	r1, [pc, #56]	@ (8003dbc <HAL_RCC_ClockConfig+0x244>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d88:	4b0b      	ldr	r3, [pc, #44]	@ (8003db8 <HAL_RCC_ClockConfig+0x240>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 030f 	and.w	r3, r3, #15
 8003d90:	683a      	ldr	r2, [r7, #0]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d214      	bcs.n	8003dc0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d96:	4b08      	ldr	r3, [pc, #32]	@ (8003db8 <HAL_RCC_ClockConfig+0x240>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f023 020f 	bic.w	r2, r3, #15
 8003d9e:	4906      	ldr	r1, [pc, #24]	@ (8003db8 <HAL_RCC_ClockConfig+0x240>)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003da6:	4b04      	ldr	r3, [pc, #16]	@ (8003db8 <HAL_RCC_ClockConfig+0x240>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 030f 	and.w	r3, r3, #15
 8003dae:	683a      	ldr	r2, [r7, #0]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d005      	beq.n	8003dc0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e086      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x34e>
 8003db8:	52002000 	.word	0x52002000
 8003dbc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0304 	and.w	r3, r3, #4
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d010      	beq.n	8003dee <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	691a      	ldr	r2, [r3, #16]
 8003dd0:	4b3f      	ldr	r3, [pc, #252]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d208      	bcs.n	8003dee <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003ddc:	4b3c      	ldr	r3, [pc, #240]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	691b      	ldr	r3, [r3, #16]
 8003de8:	4939      	ldr	r1, [pc, #228]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0308 	and.w	r3, r3, #8
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d010      	beq.n	8003e1c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	695a      	ldr	r2, [r3, #20]
 8003dfe:	4b34      	ldr	r3, [pc, #208]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003e00:	69db      	ldr	r3, [r3, #28]
 8003e02:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d208      	bcs.n	8003e1c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003e0a:	4b31      	ldr	r3, [pc, #196]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	492e      	ldr	r1, [pc, #184]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0310 	and.w	r3, r3, #16
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d010      	beq.n	8003e4a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	699a      	ldr	r2, [r3, #24]
 8003e2c:	4b28      	ldr	r3, [pc, #160]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003e2e:	69db      	ldr	r3, [r3, #28]
 8003e30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d208      	bcs.n	8003e4a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003e38:	4b25      	ldr	r3, [pc, #148]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003e3a:	69db      	ldr	r3, [r3, #28]
 8003e3c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	699b      	ldr	r3, [r3, #24]
 8003e44:	4922      	ldr	r1, [pc, #136]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003e46:	4313      	orrs	r3, r2
 8003e48:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0320 	and.w	r3, r3, #32
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d010      	beq.n	8003e78 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	69da      	ldr	r2, [r3, #28]
 8003e5a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003e5c:	6a1b      	ldr	r3, [r3, #32]
 8003e5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d208      	bcs.n	8003e78 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003e66:	4b1a      	ldr	r3, [pc, #104]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	69db      	ldr	r3, [r3, #28]
 8003e72:	4917      	ldr	r1, [pc, #92]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003e78:	f000 f834 	bl	8003ee4 <HAL_RCC_GetSysClockFreq>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	4b14      	ldr	r3, [pc, #80]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003e80:	699b      	ldr	r3, [r3, #24]
 8003e82:	0a1b      	lsrs	r3, r3, #8
 8003e84:	f003 030f 	and.w	r3, r3, #15
 8003e88:	4912      	ldr	r1, [pc, #72]	@ (8003ed4 <HAL_RCC_ClockConfig+0x35c>)
 8003e8a:	5ccb      	ldrb	r3, [r1, r3]
 8003e8c:	f003 031f 	and.w	r3, r3, #31
 8003e90:	fa22 f303 	lsr.w	r3, r2, r3
 8003e94:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003e96:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed0 <HAL_RCC_ClockConfig+0x358>)
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	f003 030f 	and.w	r3, r3, #15
 8003e9e:	4a0d      	ldr	r2, [pc, #52]	@ (8003ed4 <HAL_RCC_ClockConfig+0x35c>)
 8003ea0:	5cd3      	ldrb	r3, [r2, r3]
 8003ea2:	f003 031f 	and.w	r3, r3, #31
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8003eac:	4a0a      	ldr	r2, [pc, #40]	@ (8003ed8 <HAL_RCC_ClockConfig+0x360>)
 8003eae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8003edc <HAL_RCC_ClockConfig+0x364>)
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee0 <HAL_RCC_ClockConfig+0x368>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f7fd fd76 	bl	80019ac <HAL_InitTick>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3718      	adds	r7, #24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	58024400 	.word	0x58024400
 8003ed4:	08008e94 	.word	0x08008e94
 8003ed8:	24000004 	.word	0x24000004
 8003edc:	24000000 	.word	0x24000000
 8003ee0:	24000008 	.word	0x24000008

08003ee4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b089      	sub	sp, #36	@ 0x24
 8003ee8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003eea:	4bb3      	ldr	r3, [pc, #716]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ef2:	2b18      	cmp	r3, #24
 8003ef4:	f200 8155 	bhi.w	80041a2 <HAL_RCC_GetSysClockFreq+0x2be>
 8003ef8:	a201      	add	r2, pc, #4	@ (adr r2, 8003f00 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003efe:	bf00      	nop
 8003f00:	08003f65 	.word	0x08003f65
 8003f04:	080041a3 	.word	0x080041a3
 8003f08:	080041a3 	.word	0x080041a3
 8003f0c:	080041a3 	.word	0x080041a3
 8003f10:	080041a3 	.word	0x080041a3
 8003f14:	080041a3 	.word	0x080041a3
 8003f18:	080041a3 	.word	0x080041a3
 8003f1c:	080041a3 	.word	0x080041a3
 8003f20:	08003f8b 	.word	0x08003f8b
 8003f24:	080041a3 	.word	0x080041a3
 8003f28:	080041a3 	.word	0x080041a3
 8003f2c:	080041a3 	.word	0x080041a3
 8003f30:	080041a3 	.word	0x080041a3
 8003f34:	080041a3 	.word	0x080041a3
 8003f38:	080041a3 	.word	0x080041a3
 8003f3c:	080041a3 	.word	0x080041a3
 8003f40:	08003f91 	.word	0x08003f91
 8003f44:	080041a3 	.word	0x080041a3
 8003f48:	080041a3 	.word	0x080041a3
 8003f4c:	080041a3 	.word	0x080041a3
 8003f50:	080041a3 	.word	0x080041a3
 8003f54:	080041a3 	.word	0x080041a3
 8003f58:	080041a3 	.word	0x080041a3
 8003f5c:	080041a3 	.word	0x080041a3
 8003f60:	08003f97 	.word	0x08003f97
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f64:	4b94      	ldr	r3, [pc, #592]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0320 	and.w	r3, r3, #32
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d009      	beq.n	8003f84 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f70:	4b91      	ldr	r3, [pc, #580]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	08db      	lsrs	r3, r3, #3
 8003f76:	f003 0303 	and.w	r3, r3, #3
 8003f7a:	4a90      	ldr	r2, [pc, #576]	@ (80041bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8003f80:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003f82:	e111      	b.n	80041a8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003f84:	4b8d      	ldr	r3, [pc, #564]	@ (80041bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f86:	61bb      	str	r3, [r7, #24]
      break;
 8003f88:	e10e      	b.n	80041a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003f8a:	4b8d      	ldr	r3, [pc, #564]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003f8c:	61bb      	str	r3, [r7, #24]
      break;
 8003f8e:	e10b      	b.n	80041a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003f90:	4b8c      	ldr	r3, [pc, #560]	@ (80041c4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003f92:	61bb      	str	r3, [r7, #24]
      break;
 8003f94:	e108      	b.n	80041a8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003f96:	4b88      	ldr	r3, [pc, #544]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9a:	f003 0303 	and.w	r3, r3, #3
 8003f9e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003fa0:	4b85      	ldr	r3, [pc, #532]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa4:	091b      	lsrs	r3, r3, #4
 8003fa6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003faa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003fac:	4b82      	ldr	r3, [pc, #520]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb0:	f003 0301 	and.w	r3, r3, #1
 8003fb4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003fb6:	4b80      	ldr	r3, [pc, #512]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fba:	08db      	lsrs	r3, r3, #3
 8003fbc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003fc0:	68fa      	ldr	r2, [r7, #12]
 8003fc2:	fb02 f303 	mul.w	r3, r2, r3
 8003fc6:	ee07 3a90 	vmov	s15, r3
 8003fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fce:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	f000 80e1 	beq.w	800419c <HAL_RCC_GetSysClockFreq+0x2b8>
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	f000 8083 	beq.w	80040e8 <HAL_RCC_GetSysClockFreq+0x204>
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	f200 80a1 	bhi.w	800412c <HAL_RCC_GetSysClockFreq+0x248>
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d003      	beq.n	8003ff8 <HAL_RCC_GetSysClockFreq+0x114>
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d056      	beq.n	80040a4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003ff6:	e099      	b.n	800412c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ff8:	4b6f      	ldr	r3, [pc, #444]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0320 	and.w	r3, r3, #32
 8004000:	2b00      	cmp	r3, #0
 8004002:	d02d      	beq.n	8004060 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004004:	4b6c      	ldr	r3, [pc, #432]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	08db      	lsrs	r3, r3, #3
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	4a6b      	ldr	r2, [pc, #428]	@ (80041bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004010:	fa22 f303 	lsr.w	r3, r2, r3
 8004014:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	ee07 3a90 	vmov	s15, r3
 800401c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	ee07 3a90 	vmov	s15, r3
 8004026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800402a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800402e:	4b62      	ldr	r3, [pc, #392]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004032:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004036:	ee07 3a90 	vmov	s15, r3
 800403a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800403e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004042:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80041c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004046:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800404a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800404e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800405a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800405e:	e087      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	ee07 3a90 	vmov	s15, r3
 8004066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800406a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80041cc <HAL_RCC_GetSysClockFreq+0x2e8>
 800406e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004072:	4b51      	ldr	r3, [pc, #324]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004076:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800407a:	ee07 3a90 	vmov	s15, r3
 800407e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004082:	ed97 6a02 	vldr	s12, [r7, #8]
 8004086:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80041c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800408a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800408e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004092:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800409a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800409e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80040a2:	e065      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	ee07 3a90 	vmov	s15, r3
 80040aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040ae:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80041d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80040b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040b6:	4b40      	ldr	r3, [pc, #256]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040be:	ee07 3a90 	vmov	s15, r3
 80040c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80040ca:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80041c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80040ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80040e6:	e043      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	ee07 3a90 	vmov	s15, r3
 80040ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040f2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80041d4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80040f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040fa:	4b2f      	ldr	r3, [pc, #188]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004102:	ee07 3a90 	vmov	s15, r3
 8004106:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800410a:	ed97 6a02 	vldr	s12, [r7, #8]
 800410e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80041c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004112:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004116:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800411a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800411e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004126:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800412a:	e021      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	ee07 3a90 	vmov	s15, r3
 8004132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004136:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80041d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800413a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800413e:	4b1e      	ldr	r3, [pc, #120]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004142:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004146:	ee07 3a90 	vmov	s15, r3
 800414a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800414e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004152:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80041c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004156:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800415a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800415e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004162:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800416a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800416e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004170:	4b11      	ldr	r3, [pc, #68]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004174:	0a5b      	lsrs	r3, r3, #9
 8004176:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800417a:	3301      	adds	r3, #1
 800417c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	ee07 3a90 	vmov	s15, r3
 8004184:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004188:	edd7 6a07 	vldr	s13, [r7, #28]
 800418c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004190:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004194:	ee17 3a90 	vmov	r3, s15
 8004198:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800419a:	e005      	b.n	80041a8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	61bb      	str	r3, [r7, #24]
      break;
 80041a0:	e002      	b.n	80041a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80041a2:	4b07      	ldr	r3, [pc, #28]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80041a4:	61bb      	str	r3, [r7, #24]
      break;
 80041a6:	bf00      	nop
  }

  return sysclockfreq;
 80041a8:	69bb      	ldr	r3, [r7, #24]
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3724      	adds	r7, #36	@ 0x24
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	58024400 	.word	0x58024400
 80041bc:	03d09000 	.word	0x03d09000
 80041c0:	003d0900 	.word	0x003d0900
 80041c4:	018cba80 	.word	0x018cba80
 80041c8:	46000000 	.word	0x46000000
 80041cc:	4c742400 	.word	0x4c742400
 80041d0:	4a742400 	.word	0x4a742400
 80041d4:	4bc65d40 	.word	0x4bc65d40

080041d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80041de:	f7ff fe81 	bl	8003ee4 <HAL_RCC_GetSysClockFreq>
 80041e2:	4602      	mov	r2, r0
 80041e4:	4b10      	ldr	r3, [pc, #64]	@ (8004228 <HAL_RCC_GetHCLKFreq+0x50>)
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	0a1b      	lsrs	r3, r3, #8
 80041ea:	f003 030f 	and.w	r3, r3, #15
 80041ee:	490f      	ldr	r1, [pc, #60]	@ (800422c <HAL_RCC_GetHCLKFreq+0x54>)
 80041f0:	5ccb      	ldrb	r3, [r1, r3]
 80041f2:	f003 031f 	and.w	r3, r3, #31
 80041f6:	fa22 f303 	lsr.w	r3, r2, r3
 80041fa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80041fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004228 <HAL_RCC_GetHCLKFreq+0x50>)
 80041fe:	699b      	ldr	r3, [r3, #24]
 8004200:	f003 030f 	and.w	r3, r3, #15
 8004204:	4a09      	ldr	r2, [pc, #36]	@ (800422c <HAL_RCC_GetHCLKFreq+0x54>)
 8004206:	5cd3      	ldrb	r3, [r2, r3]
 8004208:	f003 031f 	and.w	r3, r3, #31
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	fa22 f303 	lsr.w	r3, r2, r3
 8004212:	4a07      	ldr	r2, [pc, #28]	@ (8004230 <HAL_RCC_GetHCLKFreq+0x58>)
 8004214:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004216:	4a07      	ldr	r2, [pc, #28]	@ (8004234 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800421c:	4b04      	ldr	r3, [pc, #16]	@ (8004230 <HAL_RCC_GetHCLKFreq+0x58>)
 800421e:	681b      	ldr	r3, [r3, #0]
}
 8004220:	4618      	mov	r0, r3
 8004222:	3708      	adds	r7, #8
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	58024400 	.word	0x58024400
 800422c:	08008e94 	.word	0x08008e94
 8004230:	24000004 	.word	0x24000004
 8004234:	24000000 	.word	0x24000000

08004238 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800423c:	f7ff ffcc 	bl	80041d8 <HAL_RCC_GetHCLKFreq>
 8004240:	4602      	mov	r2, r0
 8004242:	4b06      	ldr	r3, [pc, #24]	@ (800425c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004244:	69db      	ldr	r3, [r3, #28]
 8004246:	091b      	lsrs	r3, r3, #4
 8004248:	f003 0307 	and.w	r3, r3, #7
 800424c:	4904      	ldr	r1, [pc, #16]	@ (8004260 <HAL_RCC_GetPCLK1Freq+0x28>)
 800424e:	5ccb      	ldrb	r3, [r1, r3]
 8004250:	f003 031f 	and.w	r3, r3, #31
 8004254:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004258:	4618      	mov	r0, r3
 800425a:	bd80      	pop	{r7, pc}
 800425c:	58024400 	.word	0x58024400
 8004260:	08008e94 	.word	0x08008e94

08004264 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004268:	f7ff ffb6 	bl	80041d8 <HAL_RCC_GetHCLKFreq>
 800426c:	4602      	mov	r2, r0
 800426e:	4b06      	ldr	r3, [pc, #24]	@ (8004288 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004270:	69db      	ldr	r3, [r3, #28]
 8004272:	0a1b      	lsrs	r3, r3, #8
 8004274:	f003 0307 	and.w	r3, r3, #7
 8004278:	4904      	ldr	r1, [pc, #16]	@ (800428c <HAL_RCC_GetPCLK2Freq+0x28>)
 800427a:	5ccb      	ldrb	r3, [r1, r3]
 800427c:	f003 031f 	and.w	r3, r3, #31
 8004280:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004284:	4618      	mov	r0, r3
 8004286:	bd80      	pop	{r7, pc}
 8004288:	58024400 	.word	0x58024400
 800428c:	08008e94 	.word	0x08008e94

08004290 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004294:	b0ca      	sub	sp, #296	@ 0x128
 8004296:	af00      	add	r7, sp, #0
 8004298:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800429c:	2300      	movs	r3, #0
 800429e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042a2:	2300      	movs	r3, #0
 80042a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80042a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80042b4:	2500      	movs	r5, #0
 80042b6:	ea54 0305 	orrs.w	r3, r4, r5
 80042ba:	d049      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80042bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80042c6:	d02f      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80042c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80042cc:	d828      	bhi.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80042ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042d2:	d01a      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80042d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042d8:	d822      	bhi.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80042de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042e2:	d007      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80042e4:	e01c      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042e6:	4bb8      	ldr	r3, [pc, #736]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ea:	4ab7      	ldr	r2, [pc, #732]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80042f2:	e01a      	b.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80042f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f8:	3308      	adds	r3, #8
 80042fa:	2102      	movs	r1, #2
 80042fc:	4618      	mov	r0, r3
 80042fe:	f002 fb61 	bl	80069c4 <RCCEx_PLL2_Config>
 8004302:	4603      	mov	r3, r0
 8004304:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004308:	e00f      	b.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800430a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800430e:	3328      	adds	r3, #40	@ 0x28
 8004310:	2102      	movs	r1, #2
 8004312:	4618      	mov	r0, r3
 8004314:	f002 fc08 	bl	8006b28 <RCCEx_PLL3_Config>
 8004318:	4603      	mov	r3, r0
 800431a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800431e:	e004      	b.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004326:	e000      	b.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004328:	bf00      	nop
    }

    if (ret == HAL_OK)
 800432a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10a      	bne.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004332:	4ba5      	ldr	r3, [pc, #660]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004334:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004336:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800433a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800433e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004340:	4aa1      	ldr	r2, [pc, #644]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004342:	430b      	orrs	r3, r1
 8004344:	6513      	str	r3, [r2, #80]	@ 0x50
 8004346:	e003      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004348:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800434c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004358:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800435c:	f04f 0900 	mov.w	r9, #0
 8004360:	ea58 0309 	orrs.w	r3, r8, r9
 8004364:	d047      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800436c:	2b04      	cmp	r3, #4
 800436e:	d82a      	bhi.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004370:	a201      	add	r2, pc, #4	@ (adr r2, 8004378 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004376:	bf00      	nop
 8004378:	0800438d 	.word	0x0800438d
 800437c:	0800439b 	.word	0x0800439b
 8004380:	080043b1 	.word	0x080043b1
 8004384:	080043cf 	.word	0x080043cf
 8004388:	080043cf 	.word	0x080043cf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800438c:	4b8e      	ldr	r3, [pc, #568]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800438e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004390:	4a8d      	ldr	r2, [pc, #564]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004392:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004396:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004398:	e01a      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800439a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439e:	3308      	adds	r3, #8
 80043a0:	2100      	movs	r1, #0
 80043a2:	4618      	mov	r0, r3
 80043a4:	f002 fb0e 	bl	80069c4 <RCCEx_PLL2_Config>
 80043a8:	4603      	mov	r3, r0
 80043aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80043ae:	e00f      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80043b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b4:	3328      	adds	r3, #40	@ 0x28
 80043b6:	2100      	movs	r1, #0
 80043b8:	4618      	mov	r0, r3
 80043ba:	f002 fbb5 	bl	8006b28 <RCCEx_PLL3_Config>
 80043be:	4603      	mov	r3, r0
 80043c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80043c4:	e004      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043cc:	e000      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80043ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d10a      	bne.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80043d8:	4b7b      	ldr	r3, [pc, #492]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043dc:	f023 0107 	bic.w	r1, r3, #7
 80043e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043e6:	4a78      	ldr	r2, [pc, #480]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043e8:	430b      	orrs	r3, r1
 80043ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80043ec:	e003      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80043f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043fe:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004402:	f04f 0b00 	mov.w	fp, #0
 8004406:	ea5a 030b 	orrs.w	r3, sl, fp
 800440a:	d04c      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800440c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004412:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004416:	d030      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004418:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800441c:	d829      	bhi.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800441e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004420:	d02d      	beq.n	800447e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004422:	2bc0      	cmp	r3, #192	@ 0xc0
 8004424:	d825      	bhi.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004426:	2b80      	cmp	r3, #128	@ 0x80
 8004428:	d018      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800442a:	2b80      	cmp	r3, #128	@ 0x80
 800442c:	d821      	bhi.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800442e:	2b00      	cmp	r3, #0
 8004430:	d002      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004432:	2b40      	cmp	r3, #64	@ 0x40
 8004434:	d007      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004436:	e01c      	b.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004438:	4b63      	ldr	r3, [pc, #396]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800443a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800443c:	4a62      	ldr	r2, [pc, #392]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800443e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004442:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004444:	e01c      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444a:	3308      	adds	r3, #8
 800444c:	2100      	movs	r1, #0
 800444e:	4618      	mov	r0, r3
 8004450:	f002 fab8 	bl	80069c4 <RCCEx_PLL2_Config>
 8004454:	4603      	mov	r3, r0
 8004456:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800445a:	e011      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800445c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004460:	3328      	adds	r3, #40	@ 0x28
 8004462:	2100      	movs	r1, #0
 8004464:	4618      	mov	r0, r3
 8004466:	f002 fb5f 	bl	8006b28 <RCCEx_PLL3_Config>
 800446a:	4603      	mov	r3, r0
 800446c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004470:	e006      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004478:	e002      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800447a:	bf00      	nop
 800447c:	e000      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800447e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004480:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004484:	2b00      	cmp	r3, #0
 8004486:	d10a      	bne.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004488:	4b4f      	ldr	r3, [pc, #316]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800448a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800448c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004496:	4a4c      	ldr	r2, [pc, #304]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004498:	430b      	orrs	r3, r1
 800449a:	6513      	str	r3, [r2, #80]	@ 0x50
 800449c:	e003      	b.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800449e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80044a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ae:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80044b2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80044b6:	2300      	movs	r3, #0
 80044b8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80044bc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80044c0:	460b      	mov	r3, r1
 80044c2:	4313      	orrs	r3, r2
 80044c4:	d053      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80044c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80044ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80044d2:	d035      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80044d4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80044d8:	d82e      	bhi.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80044da:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80044de:	d031      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80044e0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80044e4:	d828      	bhi.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80044e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044ea:	d01a      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80044ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044f0:	d822      	bhi.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d003      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80044f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044fa:	d007      	beq.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80044fc:	e01c      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044fe:	4b32      	ldr	r3, [pc, #200]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004502:	4a31      	ldr	r2, [pc, #196]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004504:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004508:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800450a:	e01c      	b.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800450c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004510:	3308      	adds	r3, #8
 8004512:	2100      	movs	r1, #0
 8004514:	4618      	mov	r0, r3
 8004516:	f002 fa55 	bl	80069c4 <RCCEx_PLL2_Config>
 800451a:	4603      	mov	r3, r0
 800451c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004520:	e011      	b.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004526:	3328      	adds	r3, #40	@ 0x28
 8004528:	2100      	movs	r1, #0
 800452a:	4618      	mov	r0, r3
 800452c:	f002 fafc 	bl	8006b28 <RCCEx_PLL3_Config>
 8004530:	4603      	mov	r3, r0
 8004532:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004536:	e006      	b.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800453e:	e002      	b.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004540:	bf00      	nop
 8004542:	e000      	b.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004544:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004546:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800454a:	2b00      	cmp	r3, #0
 800454c:	d10b      	bne.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800454e:	4b1e      	ldr	r3, [pc, #120]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004552:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800455e:	4a1a      	ldr	r2, [pc, #104]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004560:	430b      	orrs	r3, r1
 8004562:	6593      	str	r3, [r2, #88]	@ 0x58
 8004564:	e003      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004566:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800456a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800456e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004576:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800457a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800457e:	2300      	movs	r3, #0
 8004580:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004584:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004588:	460b      	mov	r3, r1
 800458a:	4313      	orrs	r3, r2
 800458c:	d056      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800458e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004592:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004596:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800459a:	d038      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800459c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045a0:	d831      	bhi.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80045a2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80045a6:	d034      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80045a8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80045ac:	d82b      	bhi.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80045ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80045b2:	d01d      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80045b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80045b8:	d825      	bhi.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d006      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80045be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045c2:	d00a      	beq.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80045c4:	e01f      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80045c6:	bf00      	nop
 80045c8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045cc:	4ba2      	ldr	r3, [pc, #648]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d0:	4aa1      	ldr	r2, [pc, #644]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045d8:	e01c      	b.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045de:	3308      	adds	r3, #8
 80045e0:	2100      	movs	r1, #0
 80045e2:	4618      	mov	r0, r3
 80045e4:	f002 f9ee 	bl	80069c4 <RCCEx_PLL2_Config>
 80045e8:	4603      	mov	r3, r0
 80045ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80045ee:	e011      	b.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80045f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f4:	3328      	adds	r3, #40	@ 0x28
 80045f6:	2100      	movs	r1, #0
 80045f8:	4618      	mov	r0, r3
 80045fa:	f002 fa95 	bl	8006b28 <RCCEx_PLL3_Config>
 80045fe:	4603      	mov	r3, r0
 8004600:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004604:	e006      	b.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800460c:	e002      	b.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800460e:	bf00      	nop
 8004610:	e000      	b.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004612:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004614:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10b      	bne.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800461c:	4b8e      	ldr	r3, [pc, #568]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800461e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004620:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004628:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800462c:	4a8a      	ldr	r2, [pc, #552]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800462e:	430b      	orrs	r3, r1
 8004630:	6593      	str	r3, [r2, #88]	@ 0x58
 8004632:	e003      	b.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004634:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004638:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800463c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004644:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004648:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800464c:	2300      	movs	r3, #0
 800464e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004652:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004656:	460b      	mov	r3, r1
 8004658:	4313      	orrs	r3, r2
 800465a:	d03a      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800465c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004662:	2b30      	cmp	r3, #48	@ 0x30
 8004664:	d01f      	beq.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004666:	2b30      	cmp	r3, #48	@ 0x30
 8004668:	d819      	bhi.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800466a:	2b20      	cmp	r3, #32
 800466c:	d00c      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800466e:	2b20      	cmp	r3, #32
 8004670:	d815      	bhi.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004672:	2b00      	cmp	r3, #0
 8004674:	d019      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004676:	2b10      	cmp	r3, #16
 8004678:	d111      	bne.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800467a:	4b77      	ldr	r3, [pc, #476]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800467c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800467e:	4a76      	ldr	r2, [pc, #472]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004680:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004684:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004686:	e011      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468c:	3308      	adds	r3, #8
 800468e:	2102      	movs	r1, #2
 8004690:	4618      	mov	r0, r3
 8004692:	f002 f997 	bl	80069c4 <RCCEx_PLL2_Config>
 8004696:	4603      	mov	r3, r0
 8004698:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800469c:	e006      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046a4:	e002      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80046a6:	bf00      	nop
 80046a8:	e000      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80046aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d10a      	bne.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80046b4:	4b68      	ldr	r3, [pc, #416]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046b8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80046bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046c2:	4a65      	ldr	r2, [pc, #404]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046c4:	430b      	orrs	r3, r1
 80046c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046c8:	e003      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80046d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046da:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80046de:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80046e2:	2300      	movs	r3, #0
 80046e4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80046e8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80046ec:	460b      	mov	r3, r1
 80046ee:	4313      	orrs	r3, r2
 80046f0:	d051      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80046f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046fc:	d035      	beq.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80046fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004702:	d82e      	bhi.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004704:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004708:	d031      	beq.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800470a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800470e:	d828      	bhi.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004710:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004714:	d01a      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004716:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800471a:	d822      	bhi.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800471c:	2b00      	cmp	r3, #0
 800471e:	d003      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004720:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004724:	d007      	beq.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004726:	e01c      	b.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004728:	4b4b      	ldr	r3, [pc, #300]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800472a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472c:	4a4a      	ldr	r2, [pc, #296]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800472e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004732:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004734:	e01c      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473a:	3308      	adds	r3, #8
 800473c:	2100      	movs	r1, #0
 800473e:	4618      	mov	r0, r3
 8004740:	f002 f940 	bl	80069c4 <RCCEx_PLL2_Config>
 8004744:	4603      	mov	r3, r0
 8004746:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800474a:	e011      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800474c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004750:	3328      	adds	r3, #40	@ 0x28
 8004752:	2100      	movs	r1, #0
 8004754:	4618      	mov	r0, r3
 8004756:	f002 f9e7 	bl	8006b28 <RCCEx_PLL3_Config>
 800475a:	4603      	mov	r3, r0
 800475c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004760:	e006      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004768:	e002      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800476a:	bf00      	nop
 800476c:	e000      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800476e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004770:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004774:	2b00      	cmp	r3, #0
 8004776:	d10a      	bne.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004778:	4b37      	ldr	r3, [pc, #220]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800477a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800477c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004784:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004786:	4a34      	ldr	r2, [pc, #208]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004788:	430b      	orrs	r3, r1
 800478a:	6513      	str	r3, [r2, #80]	@ 0x50
 800478c:	e003      	b.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800478e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004792:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800479a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800479e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80047a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80047a6:	2300      	movs	r3, #0
 80047a8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80047ac:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80047b0:	460b      	mov	r3, r1
 80047b2:	4313      	orrs	r3, r2
 80047b4:	d056      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80047b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80047c0:	d033      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80047c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80047c6:	d82c      	bhi.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80047c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80047cc:	d02f      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80047ce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80047d2:	d826      	bhi.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80047d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80047d8:	d02b      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80047da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80047de:	d820      	bhi.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80047e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047e4:	d012      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80047e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047ea:	d81a      	bhi.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d022      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80047f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047f4:	d115      	bne.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80047f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047fa:	3308      	adds	r3, #8
 80047fc:	2101      	movs	r1, #1
 80047fe:	4618      	mov	r0, r3
 8004800:	f002 f8e0 	bl	80069c4 <RCCEx_PLL2_Config>
 8004804:	4603      	mov	r3, r0
 8004806:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800480a:	e015      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800480c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004810:	3328      	adds	r3, #40	@ 0x28
 8004812:	2101      	movs	r1, #1
 8004814:	4618      	mov	r0, r3
 8004816:	f002 f987 	bl	8006b28 <RCCEx_PLL3_Config>
 800481a:	4603      	mov	r3, r0
 800481c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004820:	e00a      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004828:	e006      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800482a:	bf00      	nop
 800482c:	e004      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800482e:	bf00      	nop
 8004830:	e002      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004832:	bf00      	nop
 8004834:	e000      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004836:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004838:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800483c:	2b00      	cmp	r3, #0
 800483e:	d10d      	bne.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004840:	4b05      	ldr	r3, [pc, #20]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004844:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800484e:	4a02      	ldr	r2, [pc, #8]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004850:	430b      	orrs	r3, r1
 8004852:	6513      	str	r3, [r2, #80]	@ 0x50
 8004854:	e006      	b.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004856:	bf00      	nop
 8004858:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800485c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004860:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800486c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004870:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004874:	2300      	movs	r3, #0
 8004876:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800487a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800487e:	460b      	mov	r3, r1
 8004880:	4313      	orrs	r3, r2
 8004882:	d055      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004888:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800488c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004890:	d033      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004892:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004896:	d82c      	bhi.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004898:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800489c:	d02f      	beq.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800489e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a2:	d826      	bhi.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80048a4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80048a8:	d02b      	beq.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80048aa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80048ae:	d820      	bhi.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80048b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048b4:	d012      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80048b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048ba:	d81a      	bhi.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d022      	beq.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80048c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048c4:	d115      	bne.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ca:	3308      	adds	r3, #8
 80048cc:	2101      	movs	r1, #1
 80048ce:	4618      	mov	r0, r3
 80048d0:	f002 f878 	bl	80069c4 <RCCEx_PLL2_Config>
 80048d4:	4603      	mov	r3, r0
 80048d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80048da:	e015      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e0:	3328      	adds	r3, #40	@ 0x28
 80048e2:	2101      	movs	r1, #1
 80048e4:	4618      	mov	r0, r3
 80048e6:	f002 f91f 	bl	8006b28 <RCCEx_PLL3_Config>
 80048ea:	4603      	mov	r3, r0
 80048ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80048f0:	e00a      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048f8:	e006      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80048fa:	bf00      	nop
 80048fc:	e004      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80048fe:	bf00      	nop
 8004900:	e002      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004902:	bf00      	nop
 8004904:	e000      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004906:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004908:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800490c:	2b00      	cmp	r3, #0
 800490e:	d10b      	bne.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004910:	4ba3      	ldr	r3, [pc, #652]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004914:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800491c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004920:	4a9f      	ldr	r2, [pc, #636]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004922:	430b      	orrs	r3, r1
 8004924:	6593      	str	r3, [r2, #88]	@ 0x58
 8004926:	e003      	b.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004928:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800492c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004938:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800493c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004940:	2300      	movs	r3, #0
 8004942:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004946:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800494a:	460b      	mov	r3, r1
 800494c:	4313      	orrs	r3, r2
 800494e:	d037      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004950:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004956:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800495a:	d00e      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800495c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004960:	d816      	bhi.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004962:	2b00      	cmp	r3, #0
 8004964:	d018      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004966:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800496a:	d111      	bne.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800496c:	4b8c      	ldr	r3, [pc, #560]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800496e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004970:	4a8b      	ldr	r2, [pc, #556]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004972:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004976:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004978:	e00f      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800497a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800497e:	3308      	adds	r3, #8
 8004980:	2101      	movs	r1, #1
 8004982:	4618      	mov	r0, r3
 8004984:	f002 f81e 	bl	80069c4 <RCCEx_PLL2_Config>
 8004988:	4603      	mov	r3, r0
 800498a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800498e:	e004      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004996:	e000      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004998:	bf00      	nop
    }

    if (ret == HAL_OK)
 800499a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d10a      	bne.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80049a2:	4b7f      	ldr	r3, [pc, #508]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049a6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80049aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b0:	4a7b      	ldr	r2, [pc, #492]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049b2:	430b      	orrs	r3, r1
 80049b4:	6513      	str	r3, [r2, #80]	@ 0x50
 80049b6:	e003      	b.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80049c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80049cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049d0:	2300      	movs	r3, #0
 80049d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80049d6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80049da:	460b      	mov	r3, r1
 80049dc:	4313      	orrs	r3, r2
 80049de:	d039      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80049e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049e6:	2b03      	cmp	r3, #3
 80049e8:	d81c      	bhi.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80049ea:	a201      	add	r2, pc, #4	@ (adr r2, 80049f0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80049ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f0:	08004a2d 	.word	0x08004a2d
 80049f4:	08004a01 	.word	0x08004a01
 80049f8:	08004a0f 	.word	0x08004a0f
 80049fc:	08004a2d 	.word	0x08004a2d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a00:	4b67      	ldr	r3, [pc, #412]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a04:	4a66      	ldr	r2, [pc, #408]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004a0c:	e00f      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a12:	3308      	adds	r3, #8
 8004a14:	2102      	movs	r1, #2
 8004a16:	4618      	mov	r0, r3
 8004a18:	f001 ffd4 	bl	80069c4 <RCCEx_PLL2_Config>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004a22:	e004      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a2a:	e000      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004a2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d10a      	bne.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004a36:	4b5a      	ldr	r3, [pc, #360]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a3a:	f023 0103 	bic.w	r1, r3, #3
 8004a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a44:	4a56      	ldr	r2, [pc, #344]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a46:	430b      	orrs	r3, r1
 8004a48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a4a:	e003      	b.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a5c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004a60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a64:	2300      	movs	r3, #0
 8004a66:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004a6a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004a6e:	460b      	mov	r3, r1
 8004a70:	4313      	orrs	r3, r2
 8004a72:	f000 809f 	beq.w	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a76:	4b4b      	ldr	r3, [pc, #300]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a4a      	ldr	r2, [pc, #296]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004a7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a80:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a82:	f7fc ffdd 	bl	8001a40 <HAL_GetTick>
 8004a86:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a8a:	e00b      	b.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a8c:	f7fc ffd8 	bl	8001a40 <HAL_GetTick>
 8004a90:	4602      	mov	r2, r0
 8004a92:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	2b64      	cmp	r3, #100	@ 0x64
 8004a9a:	d903      	bls.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004aa2:	e005      	b.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004aa4:	4b3f      	ldr	r3, [pc, #252]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d0ed      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004ab0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d179      	bne.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004ab8:	4b39      	ldr	r3, [pc, #228]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004aba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004ac4:	4053      	eors	r3, r2
 8004ac6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d015      	beq.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ace:	4b34      	ldr	r3, [pc, #208]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ad2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ad6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ada:	4b31      	ldr	r3, [pc, #196]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ade:	4a30      	ldr	r2, [pc, #192]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ae0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ae4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ae6:	4b2e      	ldr	r3, [pc, #184]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aea:	4a2d      	ldr	r2, [pc, #180]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004aec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004af0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004af2:	4a2b      	ldr	r2, [pc, #172]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004af4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004af8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004afe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b06:	d118      	bne.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b08:	f7fc ff9a 	bl	8001a40 <HAL_GetTick>
 8004b0c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b10:	e00d      	b.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b12:	f7fc ff95 	bl	8001a40 <HAL_GetTick>
 8004b16:	4602      	mov	r2, r0
 8004b18:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004b1c:	1ad2      	subs	r2, r2, r3
 8004b1e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d903      	bls.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004b2c:	e005      	b.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b32:	f003 0302 	and.w	r3, r3, #2
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d0eb      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004b3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d129      	bne.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b46:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b52:	d10e      	bne.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004b54:	4b12      	ldr	r3, [pc, #72]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b60:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b64:	091a      	lsrs	r2, r3, #4
 8004b66:	4b10      	ldr	r3, [pc, #64]	@ (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004b68:	4013      	ands	r3, r2
 8004b6a:	4a0d      	ldr	r2, [pc, #52]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b6c:	430b      	orrs	r3, r1
 8004b6e:	6113      	str	r3, [r2, #16]
 8004b70:	e005      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004b72:	4b0b      	ldr	r3, [pc, #44]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	4a0a      	ldr	r2, [pc, #40]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b78:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004b7c:	6113      	str	r3, [r2, #16]
 8004b7e:	4b08      	ldr	r3, [pc, #32]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b80:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b86:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b8e:	4a04      	ldr	r2, [pc, #16]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b90:	430b      	orrs	r3, r1
 8004b92:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b94:	e00e      	b.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004b9e:	e009      	b.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004ba0:	58024400 	.word	0x58024400
 8004ba4:	58024800 	.word	0x58024800
 8004ba8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bbc:	f002 0301 	and.w	r3, r2, #1
 8004bc0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004bca:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004bce:	460b      	mov	r3, r1
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	f000 8089 	beq.w	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bda:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bdc:	2b28      	cmp	r3, #40	@ 0x28
 8004bde:	d86b      	bhi.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004be0:	a201      	add	r2, pc, #4	@ (adr r2, 8004be8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be6:	bf00      	nop
 8004be8:	08004cc1 	.word	0x08004cc1
 8004bec:	08004cb9 	.word	0x08004cb9
 8004bf0:	08004cb9 	.word	0x08004cb9
 8004bf4:	08004cb9 	.word	0x08004cb9
 8004bf8:	08004cb9 	.word	0x08004cb9
 8004bfc:	08004cb9 	.word	0x08004cb9
 8004c00:	08004cb9 	.word	0x08004cb9
 8004c04:	08004cb9 	.word	0x08004cb9
 8004c08:	08004c8d 	.word	0x08004c8d
 8004c0c:	08004cb9 	.word	0x08004cb9
 8004c10:	08004cb9 	.word	0x08004cb9
 8004c14:	08004cb9 	.word	0x08004cb9
 8004c18:	08004cb9 	.word	0x08004cb9
 8004c1c:	08004cb9 	.word	0x08004cb9
 8004c20:	08004cb9 	.word	0x08004cb9
 8004c24:	08004cb9 	.word	0x08004cb9
 8004c28:	08004ca3 	.word	0x08004ca3
 8004c2c:	08004cb9 	.word	0x08004cb9
 8004c30:	08004cb9 	.word	0x08004cb9
 8004c34:	08004cb9 	.word	0x08004cb9
 8004c38:	08004cb9 	.word	0x08004cb9
 8004c3c:	08004cb9 	.word	0x08004cb9
 8004c40:	08004cb9 	.word	0x08004cb9
 8004c44:	08004cb9 	.word	0x08004cb9
 8004c48:	08004cc1 	.word	0x08004cc1
 8004c4c:	08004cb9 	.word	0x08004cb9
 8004c50:	08004cb9 	.word	0x08004cb9
 8004c54:	08004cb9 	.word	0x08004cb9
 8004c58:	08004cb9 	.word	0x08004cb9
 8004c5c:	08004cb9 	.word	0x08004cb9
 8004c60:	08004cb9 	.word	0x08004cb9
 8004c64:	08004cb9 	.word	0x08004cb9
 8004c68:	08004cc1 	.word	0x08004cc1
 8004c6c:	08004cb9 	.word	0x08004cb9
 8004c70:	08004cb9 	.word	0x08004cb9
 8004c74:	08004cb9 	.word	0x08004cb9
 8004c78:	08004cb9 	.word	0x08004cb9
 8004c7c:	08004cb9 	.word	0x08004cb9
 8004c80:	08004cb9 	.word	0x08004cb9
 8004c84:	08004cb9 	.word	0x08004cb9
 8004c88:	08004cc1 	.word	0x08004cc1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c90:	3308      	adds	r3, #8
 8004c92:	2101      	movs	r1, #1
 8004c94:	4618      	mov	r0, r3
 8004c96:	f001 fe95 	bl	80069c4 <RCCEx_PLL2_Config>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004ca0:	e00f      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca6:	3328      	adds	r3, #40	@ 0x28
 8004ca8:	2101      	movs	r1, #1
 8004caa:	4618      	mov	r0, r3
 8004cac:	f001 ff3c 	bl	8006b28 <RCCEx_PLL3_Config>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004cb6:	e004      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cbe:	e000      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004cc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10a      	bne.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004cca:	4bbf      	ldr	r3, [pc, #764]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cce:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cd8:	4abb      	ldr	r2, [pc, #748]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004cda:	430b      	orrs	r3, r1
 8004cdc:	6553      	str	r3, [r2, #84]	@ 0x54
 8004cde:	e003      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ce0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ce4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf0:	f002 0302 	and.w	r3, r2, #2
 8004cf4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004cfe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004d02:	460b      	mov	r3, r1
 8004d04:	4313      	orrs	r3, r2
 8004d06:	d041      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d0e:	2b05      	cmp	r3, #5
 8004d10:	d824      	bhi.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004d12:	a201      	add	r2, pc, #4	@ (adr r2, 8004d18 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d18:	08004d65 	.word	0x08004d65
 8004d1c:	08004d31 	.word	0x08004d31
 8004d20:	08004d47 	.word	0x08004d47
 8004d24:	08004d65 	.word	0x08004d65
 8004d28:	08004d65 	.word	0x08004d65
 8004d2c:	08004d65 	.word	0x08004d65
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d34:	3308      	adds	r3, #8
 8004d36:	2101      	movs	r1, #1
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f001 fe43 	bl	80069c4 <RCCEx_PLL2_Config>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004d44:	e00f      	b.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4a:	3328      	adds	r3, #40	@ 0x28
 8004d4c:	2101      	movs	r1, #1
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f001 feea 	bl	8006b28 <RCCEx_PLL3_Config>
 8004d54:	4603      	mov	r3, r0
 8004d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004d5a:	e004      	b.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d62:	e000      	b.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004d64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10a      	bne.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004d6e:	4b96      	ldr	r3, [pc, #600]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d72:	f023 0107 	bic.w	r1, r3, #7
 8004d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d7c:	4a92      	ldr	r2, [pc, #584]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d7e:	430b      	orrs	r3, r1
 8004d80:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d82:	e003      	b.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d94:	f002 0304 	and.w	r3, r2, #4
 8004d98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004da2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004da6:	460b      	mov	r3, r1
 8004da8:	4313      	orrs	r3, r2
 8004daa:	d044      	beq.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004db4:	2b05      	cmp	r3, #5
 8004db6:	d825      	bhi.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004db8:	a201      	add	r2, pc, #4	@ (adr r2, 8004dc0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dbe:	bf00      	nop
 8004dc0:	08004e0d 	.word	0x08004e0d
 8004dc4:	08004dd9 	.word	0x08004dd9
 8004dc8:	08004def 	.word	0x08004def
 8004dcc:	08004e0d 	.word	0x08004e0d
 8004dd0:	08004e0d 	.word	0x08004e0d
 8004dd4:	08004e0d 	.word	0x08004e0d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ddc:	3308      	adds	r3, #8
 8004dde:	2101      	movs	r1, #1
 8004de0:	4618      	mov	r0, r3
 8004de2:	f001 fdef 	bl	80069c4 <RCCEx_PLL2_Config>
 8004de6:	4603      	mov	r3, r0
 8004de8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004dec:	e00f      	b.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df2:	3328      	adds	r3, #40	@ 0x28
 8004df4:	2101      	movs	r1, #1
 8004df6:	4618      	mov	r0, r3
 8004df8:	f001 fe96 	bl	8006b28 <RCCEx_PLL3_Config>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004e02:	e004      	b.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e0a:	e000      	b.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004e0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10b      	bne.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e16:	4b6c      	ldr	r3, [pc, #432]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e1a:	f023 0107 	bic.w	r1, r3, #7
 8004e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e26:	4a68      	ldr	r2, [pc, #416]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e28:	430b      	orrs	r3, r1
 8004e2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e2c:	e003      	b.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e3e:	f002 0320 	and.w	r3, r2, #32
 8004e42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e46:	2300      	movs	r3, #0
 8004e48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004e4c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004e50:	460b      	mov	r3, r1
 8004e52:	4313      	orrs	r3, r2
 8004e54:	d055      	beq.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e62:	d033      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004e64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e68:	d82c      	bhi.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e6e:	d02f      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004e70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e74:	d826      	bhi.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e7a:	d02b      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004e7c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e80:	d820      	bhi.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e86:	d012      	beq.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004e88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e8c:	d81a      	bhi.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d022      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004e92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e96:	d115      	bne.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e9c:	3308      	adds	r3, #8
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f001 fd8f 	bl	80069c4 <RCCEx_PLL2_Config>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004eac:	e015      	b.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eb2:	3328      	adds	r3, #40	@ 0x28
 8004eb4:	2102      	movs	r1, #2
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f001 fe36 	bl	8006b28 <RCCEx_PLL3_Config>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004ec2:	e00a      	b.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004eca:	e006      	b.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004ecc:	bf00      	nop
 8004ece:	e004      	b.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004ed0:	bf00      	nop
 8004ed2:	e002      	b.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004ed4:	bf00      	nop
 8004ed6:	e000      	b.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004ed8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d10b      	bne.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ee2:	4b39      	ldr	r3, [pc, #228]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ee6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef2:	4a35      	ldr	r2, [pc, #212]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ef4:	430b      	orrs	r3, r1
 8004ef6:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ef8:	e003      	b.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004efa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004efe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f0a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004f0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f12:	2300      	movs	r3, #0
 8004f14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004f18:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004f1c:	460b      	mov	r3, r1
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	d058      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f26:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f2a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004f2e:	d033      	beq.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004f30:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004f34:	d82c      	bhi.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f3a:	d02f      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004f3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f40:	d826      	bhi.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f42:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f46:	d02b      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004f48:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f4c:	d820      	bhi.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f52:	d012      	beq.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004f54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f58:	d81a      	bhi.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d022      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004f5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f62:	d115      	bne.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f68:	3308      	adds	r3, #8
 8004f6a:	2100      	movs	r1, #0
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f001 fd29 	bl	80069c4 <RCCEx_PLL2_Config>
 8004f72:	4603      	mov	r3, r0
 8004f74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004f78:	e015      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f7e:	3328      	adds	r3, #40	@ 0x28
 8004f80:	2102      	movs	r1, #2
 8004f82:	4618      	mov	r0, r3
 8004f84:	f001 fdd0 	bl	8006b28 <RCCEx_PLL3_Config>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004f8e:	e00a      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f96:	e006      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f98:	bf00      	nop
 8004f9a:	e004      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004f9c:	bf00      	nop
 8004f9e:	e002      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004fa0:	bf00      	nop
 8004fa2:	e000      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004fa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10e      	bne.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004fae:	4b06      	ldr	r3, [pc, #24]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fb2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fbe:	4a02      	ldr	r2, [pc, #8]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004fc0:	430b      	orrs	r3, r1
 8004fc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fc4:	e006      	b.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004fc6:	bf00      	nop
 8004fc8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fdc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004fe0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004fea:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004fee:	460b      	mov	r3, r1
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	d055      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004ffc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005000:	d033      	beq.n	800506a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005002:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005006:	d82c      	bhi.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005008:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800500c:	d02f      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800500e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005012:	d826      	bhi.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005014:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005018:	d02b      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800501a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800501e:	d820      	bhi.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005020:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005024:	d012      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005026:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800502a:	d81a      	bhi.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800502c:	2b00      	cmp	r3, #0
 800502e:	d022      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005030:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005034:	d115      	bne.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800503a:	3308      	adds	r3, #8
 800503c:	2100      	movs	r1, #0
 800503e:	4618      	mov	r0, r3
 8005040:	f001 fcc0 	bl	80069c4 <RCCEx_PLL2_Config>
 8005044:	4603      	mov	r3, r0
 8005046:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800504a:	e015      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800504c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005050:	3328      	adds	r3, #40	@ 0x28
 8005052:	2102      	movs	r1, #2
 8005054:	4618      	mov	r0, r3
 8005056:	f001 fd67 	bl	8006b28 <RCCEx_PLL3_Config>
 800505a:	4603      	mov	r3, r0
 800505c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005060:	e00a      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005068:	e006      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800506a:	bf00      	nop
 800506c:	e004      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800506e:	bf00      	nop
 8005070:	e002      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005072:	bf00      	nop
 8005074:	e000      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005076:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005078:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800507c:	2b00      	cmp	r3, #0
 800507e:	d10b      	bne.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005080:	4ba1      	ldr	r3, [pc, #644]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005084:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005090:	4a9d      	ldr	r2, [pc, #628]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005092:	430b      	orrs	r3, r1
 8005094:	6593      	str	r3, [r2, #88]	@ 0x58
 8005096:	e003      	b.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005098:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800509c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80050a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a8:	f002 0308 	and.w	r3, r2, #8
 80050ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80050b0:	2300      	movs	r3, #0
 80050b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80050b6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80050ba:	460b      	mov	r3, r1
 80050bc:	4313      	orrs	r3, r2
 80050be:	d01e      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80050c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050cc:	d10c      	bne.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80050ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d2:	3328      	adds	r3, #40	@ 0x28
 80050d4:	2102      	movs	r1, #2
 80050d6:	4618      	mov	r0, r3
 80050d8:	f001 fd26 	bl	8006b28 <RCCEx_PLL3_Config>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d002      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80050e8:	4b87      	ldr	r3, [pc, #540]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ec:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80050f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050f8:	4a83      	ldr	r2, [pc, #524]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050fa:	430b      	orrs	r3, r1
 80050fc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80050fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005106:	f002 0310 	and.w	r3, r2, #16
 800510a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800510e:	2300      	movs	r3, #0
 8005110:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005114:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005118:	460b      	mov	r3, r1
 800511a:	4313      	orrs	r3, r2
 800511c:	d01e      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800511e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005122:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005126:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800512a:	d10c      	bne.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800512c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005130:	3328      	adds	r3, #40	@ 0x28
 8005132:	2102      	movs	r1, #2
 8005134:	4618      	mov	r0, r3
 8005136:	f001 fcf7 	bl	8006b28 <RCCEx_PLL3_Config>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d002      	beq.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005146:	4b70      	ldr	r3, [pc, #448]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800514a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800514e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005152:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005156:	4a6c      	ldr	r2, [pc, #432]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005158:	430b      	orrs	r3, r1
 800515a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800515c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005164:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005168:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800516c:	2300      	movs	r3, #0
 800516e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005172:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005176:	460b      	mov	r3, r1
 8005178:	4313      	orrs	r3, r2
 800517a:	d03e      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800517c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005180:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005184:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005188:	d022      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800518a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800518e:	d81b      	bhi.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005190:	2b00      	cmp	r3, #0
 8005192:	d003      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005198:	d00b      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800519a:	e015      	b.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800519c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a0:	3308      	adds	r3, #8
 80051a2:	2100      	movs	r1, #0
 80051a4:	4618      	mov	r0, r3
 80051a6:	f001 fc0d 	bl	80069c4 <RCCEx_PLL2_Config>
 80051aa:	4603      	mov	r3, r0
 80051ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80051b0:	e00f      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80051b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b6:	3328      	adds	r3, #40	@ 0x28
 80051b8:	2102      	movs	r1, #2
 80051ba:	4618      	mov	r0, r3
 80051bc:	f001 fcb4 	bl	8006b28 <RCCEx_PLL3_Config>
 80051c0:	4603      	mov	r3, r0
 80051c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80051c6:	e004      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051ce:	e000      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80051d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d10b      	bne.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80051da:	4b4b      	ldr	r3, [pc, #300]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051de:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80051e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80051ea:	4a47      	ldr	r2, [pc, #284]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051ec:	430b      	orrs	r3, r1
 80051ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80051f0:	e003      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80051fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005202:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005206:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005208:	2300      	movs	r3, #0
 800520a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800520c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005210:	460b      	mov	r3, r1
 8005212:	4313      	orrs	r3, r2
 8005214:	d03b      	beq.n	800528e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800521a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800521e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005222:	d01f      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005224:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005228:	d818      	bhi.n	800525c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800522a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800522e:	d003      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005230:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005234:	d007      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005236:	e011      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005238:	4b33      	ldr	r3, [pc, #204]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800523a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523c:	4a32      	ldr	r2, [pc, #200]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800523e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005242:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005244:	e00f      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524a:	3328      	adds	r3, #40	@ 0x28
 800524c:	2101      	movs	r1, #1
 800524e:	4618      	mov	r0, r3
 8005250:	f001 fc6a 	bl	8006b28 <RCCEx_PLL3_Config>
 8005254:	4603      	mov	r3, r0
 8005256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800525a:	e004      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005262:	e000      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005264:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005266:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800526a:	2b00      	cmp	r3, #0
 800526c:	d10b      	bne.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800526e:	4b26      	ldr	r3, [pc, #152]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005272:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800527a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800527e:	4a22      	ldr	r2, [pc, #136]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005280:	430b      	orrs	r3, r1
 8005282:	6553      	str	r3, [r2, #84]	@ 0x54
 8005284:	e003      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005286:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800528a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800528e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005296:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800529a:	673b      	str	r3, [r7, #112]	@ 0x70
 800529c:	2300      	movs	r3, #0
 800529e:	677b      	str	r3, [r7, #116]	@ 0x74
 80052a0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80052a4:	460b      	mov	r3, r1
 80052a6:	4313      	orrs	r3, r2
 80052a8:	d034      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80052aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d003      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80052b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052b8:	d007      	beq.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80052ba:	e011      	b.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052bc:	4b12      	ldr	r3, [pc, #72]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c0:	4a11      	ldr	r2, [pc, #68]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80052c8:	e00e      	b.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80052ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ce:	3308      	adds	r3, #8
 80052d0:	2102      	movs	r1, #2
 80052d2:	4618      	mov	r0, r3
 80052d4:	f001 fb76 	bl	80069c4 <RCCEx_PLL2_Config>
 80052d8:	4603      	mov	r3, r0
 80052da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80052de:	e003      	b.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d10d      	bne.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80052f0:	4b05      	ldr	r3, [pc, #20]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052f4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80052f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052fe:	4a02      	ldr	r2, [pc, #8]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005300:	430b      	orrs	r3, r1
 8005302:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005304:	e006      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005306:	bf00      	nop
 8005308:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800530c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005310:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005320:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005322:	2300      	movs	r3, #0
 8005324:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005326:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800532a:	460b      	mov	r3, r1
 800532c:	4313      	orrs	r3, r2
 800532e:	d00c      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005334:	3328      	adds	r3, #40	@ 0x28
 8005336:	2102      	movs	r1, #2
 8005338:	4618      	mov	r0, r3
 800533a:	f001 fbf5 	bl	8006b28 <RCCEx_PLL3_Config>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d002      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800534a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800534e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005352:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005356:	663b      	str	r3, [r7, #96]	@ 0x60
 8005358:	2300      	movs	r3, #0
 800535a:	667b      	str	r3, [r7, #100]	@ 0x64
 800535c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005360:	460b      	mov	r3, r1
 8005362:	4313      	orrs	r3, r2
 8005364:	d038      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800536a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800536e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005372:	d018      	beq.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005374:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005378:	d811      	bhi.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800537a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800537e:	d014      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005380:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005384:	d80b      	bhi.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005386:	2b00      	cmp	r3, #0
 8005388:	d011      	beq.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800538a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800538e:	d106      	bne.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005390:	4bc3      	ldr	r3, [pc, #780]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005394:	4ac2      	ldr	r2, [pc, #776]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005396:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800539a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800539c:	e008      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053a4:	e004      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80053a6:	bf00      	nop
 80053a8:	e002      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80053aa:	bf00      	nop
 80053ac:	e000      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80053ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d10b      	bne.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80053b8:	4bb9      	ldr	r3, [pc, #740]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053bc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80053c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053c8:	4ab5      	ldr	r2, [pc, #724]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053ca:	430b      	orrs	r3, r1
 80053cc:	6553      	str	r3, [r2, #84]	@ 0x54
 80053ce:	e003      	b.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80053d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80053e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80053e6:	2300      	movs	r3, #0
 80053e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053ea:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80053ee:	460b      	mov	r3, r1
 80053f0:	4313      	orrs	r3, r2
 80053f2:	d009      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80053f4:	4baa      	ldr	r3, [pc, #680]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053f8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80053fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005400:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005402:	4aa7      	ldr	r2, [pc, #668]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005404:	430b      	orrs	r3, r1
 8005406:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005410:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005414:	653b      	str	r3, [r7, #80]	@ 0x50
 8005416:	2300      	movs	r3, #0
 8005418:	657b      	str	r3, [r7, #84]	@ 0x54
 800541a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800541e:	460b      	mov	r3, r1
 8005420:	4313      	orrs	r3, r2
 8005422:	d00a      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005424:	4b9e      	ldr	r3, [pc, #632]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005426:	691b      	ldr	r3, [r3, #16]
 8005428:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800542c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005430:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005434:	4a9a      	ldr	r2, [pc, #616]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005436:	430b      	orrs	r3, r1
 8005438:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800543a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800543e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005442:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005446:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005448:	2300      	movs	r3, #0
 800544a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800544c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005450:	460b      	mov	r3, r1
 8005452:	4313      	orrs	r3, r2
 8005454:	d009      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005456:	4b92      	ldr	r3, [pc, #584]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800545a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800545e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005462:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005464:	4a8e      	ldr	r2, [pc, #568]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005466:	430b      	orrs	r3, r1
 8005468:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800546a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800546e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005472:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005476:	643b      	str	r3, [r7, #64]	@ 0x40
 8005478:	2300      	movs	r3, #0
 800547a:	647b      	str	r3, [r7, #68]	@ 0x44
 800547c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005480:	460b      	mov	r3, r1
 8005482:	4313      	orrs	r3, r2
 8005484:	d00e      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005486:	4b86      	ldr	r3, [pc, #536]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005488:	691b      	ldr	r3, [r3, #16]
 800548a:	4a85      	ldr	r2, [pc, #532]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800548c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005490:	6113      	str	r3, [r2, #16]
 8005492:	4b83      	ldr	r3, [pc, #524]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005494:	6919      	ldr	r1, [r3, #16]
 8005496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800549a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800549e:	4a80      	ldr	r2, [pc, #512]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054a0:	430b      	orrs	r3, r1
 80054a2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80054a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ac:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80054b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80054b2:	2300      	movs	r3, #0
 80054b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054b6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80054ba:	460b      	mov	r3, r1
 80054bc:	4313      	orrs	r3, r2
 80054be:	d009      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80054c0:	4b77      	ldr	r3, [pc, #476]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054c4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80054c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ce:	4a74      	ldr	r2, [pc, #464]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054d0:	430b      	orrs	r3, r1
 80054d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80054d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054dc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80054e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80054e2:	2300      	movs	r3, #0
 80054e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80054e6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80054ea:	460b      	mov	r3, r1
 80054ec:	4313      	orrs	r3, r2
 80054ee:	d00a      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80054f0:	4b6b      	ldr	r3, [pc, #428]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80054f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005500:	4a67      	ldr	r2, [pc, #412]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005502:	430b      	orrs	r3, r1
 8005504:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800550a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800550e:	2100      	movs	r1, #0
 8005510:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005512:	f003 0301 	and.w	r3, r3, #1
 8005516:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005518:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800551c:	460b      	mov	r3, r1
 800551e:	4313      	orrs	r3, r2
 8005520:	d011      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005526:	3308      	adds	r3, #8
 8005528:	2100      	movs	r1, #0
 800552a:	4618      	mov	r0, r3
 800552c:	f001 fa4a 	bl	80069c4 <RCCEx_PLL2_Config>
 8005530:	4603      	mov	r3, r0
 8005532:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005536:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800553a:	2b00      	cmp	r3, #0
 800553c:	d003      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800553e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005542:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800554a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800554e:	2100      	movs	r1, #0
 8005550:	6239      	str	r1, [r7, #32]
 8005552:	f003 0302 	and.w	r3, r3, #2
 8005556:	627b      	str	r3, [r7, #36]	@ 0x24
 8005558:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800555c:	460b      	mov	r3, r1
 800555e:	4313      	orrs	r3, r2
 8005560:	d011      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005566:	3308      	adds	r3, #8
 8005568:	2101      	movs	r1, #1
 800556a:	4618      	mov	r0, r3
 800556c:	f001 fa2a 	bl	80069c4 <RCCEx_PLL2_Config>
 8005570:	4603      	mov	r3, r0
 8005572:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005576:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800557a:	2b00      	cmp	r3, #0
 800557c:	d003      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800557e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005582:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800558a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800558e:	2100      	movs	r1, #0
 8005590:	61b9      	str	r1, [r7, #24]
 8005592:	f003 0304 	and.w	r3, r3, #4
 8005596:	61fb      	str	r3, [r7, #28]
 8005598:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800559c:	460b      	mov	r3, r1
 800559e:	4313      	orrs	r3, r2
 80055a0:	d011      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80055a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a6:	3308      	adds	r3, #8
 80055a8:	2102      	movs	r1, #2
 80055aa:	4618      	mov	r0, r3
 80055ac:	f001 fa0a 	bl	80069c4 <RCCEx_PLL2_Config>
 80055b0:	4603      	mov	r3, r0
 80055b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80055b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d003      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80055c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ce:	2100      	movs	r1, #0
 80055d0:	6139      	str	r1, [r7, #16]
 80055d2:	f003 0308 	and.w	r3, r3, #8
 80055d6:	617b      	str	r3, [r7, #20]
 80055d8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80055dc:	460b      	mov	r3, r1
 80055de:	4313      	orrs	r3, r2
 80055e0:	d011      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80055e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e6:	3328      	adds	r3, #40	@ 0x28
 80055e8:	2100      	movs	r1, #0
 80055ea:	4618      	mov	r0, r3
 80055ec:	f001 fa9c 	bl	8006b28 <RCCEx_PLL3_Config>
 80055f0:	4603      	mov	r3, r0
 80055f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80055f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005602:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800560a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800560e:	2100      	movs	r1, #0
 8005610:	60b9      	str	r1, [r7, #8]
 8005612:	f003 0310 	and.w	r3, r3, #16
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800561c:	460b      	mov	r3, r1
 800561e:	4313      	orrs	r3, r2
 8005620:	d011      	beq.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005626:	3328      	adds	r3, #40	@ 0x28
 8005628:	2101      	movs	r1, #1
 800562a:	4618      	mov	r0, r3
 800562c:	f001 fa7c 	bl	8006b28 <RCCEx_PLL3_Config>
 8005630:	4603      	mov	r3, r0
 8005632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005636:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800563a:	2b00      	cmp	r3, #0
 800563c:	d003      	beq.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800563e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005642:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800564a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800564e:	2100      	movs	r1, #0
 8005650:	6039      	str	r1, [r7, #0]
 8005652:	f003 0320 	and.w	r3, r3, #32
 8005656:	607b      	str	r3, [r7, #4]
 8005658:	e9d7 1200 	ldrd	r1, r2, [r7]
 800565c:	460b      	mov	r3, r1
 800565e:	4313      	orrs	r3, r2
 8005660:	d011      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005666:	3328      	adds	r3, #40	@ 0x28
 8005668:	2102      	movs	r1, #2
 800566a:	4618      	mov	r0, r3
 800566c:	f001 fa5c 	bl	8006b28 <RCCEx_PLL3_Config>
 8005670:	4603      	mov	r3, r0
 8005672:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005676:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800567e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005682:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005686:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800568e:	2300      	movs	r3, #0
 8005690:	e000      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
}
 8005694:	4618      	mov	r0, r3
 8005696:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800569a:	46bd      	mov	sp, r7
 800569c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056a0:	58024400 	.word	0x58024400

080056a4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b090      	sub	sp, #64	@ 0x40
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80056ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056b2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80056b6:	430b      	orrs	r3, r1
 80056b8:	f040 8094 	bne.w	80057e4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80056bc:	4b9e      	ldr	r3, [pc, #632]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056c0:	f003 0307 	and.w	r3, r3, #7
 80056c4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80056c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c8:	2b04      	cmp	r3, #4
 80056ca:	f200 8087 	bhi.w	80057dc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80056ce:	a201      	add	r2, pc, #4	@ (adr r2, 80056d4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80056d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056d4:	080056e9 	.word	0x080056e9
 80056d8:	08005711 	.word	0x08005711
 80056dc:	08005739 	.word	0x08005739
 80056e0:	080057d5 	.word	0x080057d5
 80056e4:	08005761 	.word	0x08005761
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80056e8:	4b93      	ldr	r3, [pc, #588]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80056f4:	d108      	bne.n	8005708 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80056f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056fa:	4618      	mov	r0, r3
 80056fc:	f001 f810 	bl	8006720 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005704:	f000 bd45 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005708:	2300      	movs	r3, #0
 800570a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800570c:	f000 bd41 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005710:	4b89      	ldr	r3, [pc, #548]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005718:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800571c:	d108      	bne.n	8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800571e:	f107 0318 	add.w	r3, r7, #24
 8005722:	4618      	mov	r0, r3
 8005724:	f000 fd54 	bl	80061d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800572c:	f000 bd31 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005730:	2300      	movs	r3, #0
 8005732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005734:	f000 bd2d 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005738:	4b7f      	ldr	r3, [pc, #508]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005740:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005744:	d108      	bne.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005746:	f107 030c 	add.w	r3, r7, #12
 800574a:	4618      	mov	r0, r3
 800574c:	f000 fe94 	bl	8006478 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005754:	f000 bd1d 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005758:	2300      	movs	r3, #0
 800575a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800575c:	f000 bd19 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005760:	4b75      	ldr	r3, [pc, #468]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005762:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005764:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005768:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800576a:	4b73      	ldr	r3, [pc, #460]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0304 	and.w	r3, r3, #4
 8005772:	2b04      	cmp	r3, #4
 8005774:	d10c      	bne.n	8005790 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005776:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005778:	2b00      	cmp	r3, #0
 800577a:	d109      	bne.n	8005790 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800577c:	4b6e      	ldr	r3, [pc, #440]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	08db      	lsrs	r3, r3, #3
 8005782:	f003 0303 	and.w	r3, r3, #3
 8005786:	4a6d      	ldr	r2, [pc, #436]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005788:	fa22 f303 	lsr.w	r3, r2, r3
 800578c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800578e:	e01f      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005790:	4b69      	ldr	r3, [pc, #420]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005798:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800579c:	d106      	bne.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800579e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057a4:	d102      	bne.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80057a6:	4b66      	ldr	r3, [pc, #408]	@ (8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80057a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057aa:	e011      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80057ac:	4b62      	ldr	r3, [pc, #392]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057b8:	d106      	bne.n	80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80057ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057c0:	d102      	bne.n	80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80057c2:	4b60      	ldr	r3, [pc, #384]	@ (8005944 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80057c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057c6:	e003      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80057c8:	2300      	movs	r3, #0
 80057ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80057cc:	f000 bce1 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80057d0:	f000 bcdf 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80057d4:	4b5c      	ldr	r3, [pc, #368]	@ (8005948 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80057d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057d8:	f000 bcdb 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80057dc:	2300      	movs	r3, #0
 80057de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057e0:	f000 bcd7 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80057e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057e8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80057ec:	430b      	orrs	r3, r1
 80057ee:	f040 80ad 	bne.w	800594c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80057f2:	4b51      	ldr	r3, [pc, #324]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80057f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057f6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80057fa:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80057fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005802:	d056      	beq.n	80058b2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8005804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005806:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800580a:	f200 8090 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800580e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005810:	2bc0      	cmp	r3, #192	@ 0xc0
 8005812:	f000 8088 	beq.w	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8005816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005818:	2bc0      	cmp	r3, #192	@ 0xc0
 800581a:	f200 8088 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800581e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005820:	2b80      	cmp	r3, #128	@ 0x80
 8005822:	d032      	beq.n	800588a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8005824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005826:	2b80      	cmp	r3, #128	@ 0x80
 8005828:	f200 8081 	bhi.w	800592e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800582c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582e:	2b00      	cmp	r3, #0
 8005830:	d003      	beq.n	800583a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8005832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005834:	2b40      	cmp	r3, #64	@ 0x40
 8005836:	d014      	beq.n	8005862 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8005838:	e079      	b.n	800592e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800583a:	4b3f      	ldr	r3, [pc, #252]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005842:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005846:	d108      	bne.n	800585a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005848:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800584c:	4618      	mov	r0, r3
 800584e:	f000 ff67 	bl	8006720 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005854:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005856:	f000 bc9c 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800585a:	2300      	movs	r3, #0
 800585c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800585e:	f000 bc98 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005862:	4b35      	ldr	r3, [pc, #212]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800586a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800586e:	d108      	bne.n	8005882 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005870:	f107 0318 	add.w	r3, r7, #24
 8005874:	4618      	mov	r0, r3
 8005876:	f000 fcab 	bl	80061d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800587a:	69bb      	ldr	r3, [r7, #24]
 800587c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800587e:	f000 bc88 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005882:	2300      	movs	r3, #0
 8005884:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005886:	f000 bc84 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800588a:	4b2b      	ldr	r3, [pc, #172]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005892:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005896:	d108      	bne.n	80058aa <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005898:	f107 030c 	add.w	r3, r7, #12
 800589c:	4618      	mov	r0, r3
 800589e:	f000 fdeb 	bl	8006478 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80058a6:	f000 bc74 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80058aa:	2300      	movs	r3, #0
 80058ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058ae:	f000 bc70 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80058b2:	4b21      	ldr	r3, [pc, #132]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80058b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058b6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80058ba:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80058bc:	4b1e      	ldr	r3, [pc, #120]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0304 	and.w	r3, r3, #4
 80058c4:	2b04      	cmp	r3, #4
 80058c6:	d10c      	bne.n	80058e2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80058c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d109      	bne.n	80058e2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80058ce:	4b1a      	ldr	r3, [pc, #104]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	08db      	lsrs	r3, r3, #3
 80058d4:	f003 0303 	and.w	r3, r3, #3
 80058d8:	4a18      	ldr	r2, [pc, #96]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80058da:	fa22 f303 	lsr.w	r3, r2, r3
 80058de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058e0:	e01f      	b.n	8005922 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80058e2:	4b15      	ldr	r3, [pc, #84]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058ee:	d106      	bne.n	80058fe <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80058f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058f6:	d102      	bne.n	80058fe <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80058f8:	4b11      	ldr	r3, [pc, #68]	@ (8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80058fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058fc:	e011      	b.n	8005922 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80058fe:	4b0e      	ldr	r3, [pc, #56]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005906:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800590a:	d106      	bne.n	800591a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800590c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800590e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005912:	d102      	bne.n	800591a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005914:	4b0b      	ldr	r3, [pc, #44]	@ (8005944 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8005916:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005918:	e003      	b.n	8005922 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800591a:	2300      	movs	r3, #0
 800591c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800591e:	f000 bc38 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005922:	f000 bc36 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005926:	4b08      	ldr	r3, [pc, #32]	@ (8005948 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8005928:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800592a:	f000 bc32 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800592e:	2300      	movs	r3, #0
 8005930:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005932:	f000 bc2e 	b.w	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005936:	bf00      	nop
 8005938:	58024400 	.word	0x58024400
 800593c:	03d09000 	.word	0x03d09000
 8005940:	003d0900 	.word	0x003d0900
 8005944:	018cba80 	.word	0x018cba80
 8005948:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800594c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005950:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005954:	430b      	orrs	r3, r1
 8005956:	f040 809c 	bne.w	8005a92 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800595a:	4b9e      	ldr	r3, [pc, #632]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800595c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800595e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8005962:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005966:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800596a:	d054      	beq.n	8005a16 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800596c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005972:	f200 808b 	bhi.w	8005a8c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8005976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005978:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800597c:	f000 8083 	beq.w	8005a86 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8005980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005982:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005986:	f200 8081 	bhi.w	8005a8c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800598a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005990:	d02f      	beq.n	80059f2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8005992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005994:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005998:	d878      	bhi.n	8005a8c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800599a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599c:	2b00      	cmp	r3, #0
 800599e:	d004      	beq.n	80059aa <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80059a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059a6:	d012      	beq.n	80059ce <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80059a8:	e070      	b.n	8005a8c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80059aa:	4b8a      	ldr	r3, [pc, #552]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059b6:	d107      	bne.n	80059c8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80059b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80059bc:	4618      	mov	r0, r3
 80059be:	f000 feaf 	bl	8006720 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80059c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80059c6:	e3e4      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80059c8:	2300      	movs	r3, #0
 80059ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059cc:	e3e1      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80059ce:	4b81      	ldr	r3, [pc, #516]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059da:	d107      	bne.n	80059ec <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80059dc:	f107 0318 	add.w	r3, r7, #24
 80059e0:	4618      	mov	r0, r3
 80059e2:	f000 fbf5 	bl	80061d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80059ea:	e3d2      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80059ec:	2300      	movs	r3, #0
 80059ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059f0:	e3cf      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80059f2:	4b78      	ldr	r3, [pc, #480]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80059fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059fe:	d107      	bne.n	8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a00:	f107 030c 	add.w	r3, r7, #12
 8005a04:	4618      	mov	r0, r3
 8005a06:	f000 fd37 	bl	8006478 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a0e:	e3c0      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005a10:	2300      	movs	r3, #0
 8005a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a14:	e3bd      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005a16:	4b6f      	ldr	r3, [pc, #444]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a1a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005a1e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005a20:	4b6c      	ldr	r3, [pc, #432]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 0304 	and.w	r3, r3, #4
 8005a28:	2b04      	cmp	r3, #4
 8005a2a:	d10c      	bne.n	8005a46 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8005a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d109      	bne.n	8005a46 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005a32:	4b68      	ldr	r3, [pc, #416]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	08db      	lsrs	r3, r3, #3
 8005a38:	f003 0303 	and.w	r3, r3, #3
 8005a3c:	4a66      	ldr	r2, [pc, #408]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8005a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a44:	e01e      	b.n	8005a84 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005a46:	4b63      	ldr	r3, [pc, #396]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a52:	d106      	bne.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8005a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a5a:	d102      	bne.n	8005a62 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005a5c:	4b5f      	ldr	r3, [pc, #380]	@ (8005bdc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a60:	e010      	b.n	8005a84 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005a62:	4b5c      	ldr	r3, [pc, #368]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a6e:	d106      	bne.n	8005a7e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8005a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a76:	d102      	bne.n	8005a7e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005a78:	4b59      	ldr	r3, [pc, #356]	@ (8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a7c:	e002      	b.n	8005a84 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005a82:	e386      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005a84:	e385      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005a86:	4b57      	ldr	r3, [pc, #348]	@ (8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a8a:	e382      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a90:	e37f      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005a92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a96:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8005a9a:	430b      	orrs	r3, r1
 8005a9c:	f040 80a7 	bne.w	8005bee <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8005aa0:	4b4c      	ldr	r3, [pc, #304]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aa4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8005aa8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ab0:	d055      	beq.n	8005b5e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8005ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ab8:	f200 8096 	bhi.w	8005be8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005abe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005ac2:	f000 8084 	beq.w	8005bce <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8005ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005acc:	f200 808c 	bhi.w	8005be8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ad6:	d030      	beq.n	8005b3a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8005ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ada:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ade:	f200 8083 	bhi.w	8005be8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d004      	beq.n	8005af2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8005ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005aee:	d012      	beq.n	8005b16 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8005af0:	e07a      	b.n	8005be8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005af2:	4b38      	ldr	r3, [pc, #224]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005afa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005afe:	d107      	bne.n	8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005b00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b04:	4618      	mov	r0, r3
 8005b06:	f000 fe0b 	bl	8006720 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005b0e:	e340      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005b10:	2300      	movs	r3, #0
 8005b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b14:	e33d      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005b16:	4b2f      	ldr	r3, [pc, #188]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b22:	d107      	bne.n	8005b34 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b24:	f107 0318 	add.w	r3, r7, #24
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f000 fb51 	bl	80061d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005b32:	e32e      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005b34:	2300      	movs	r3, #0
 8005b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b38:	e32b      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005b3a:	4b26      	ldr	r3, [pc, #152]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b46:	d107      	bne.n	8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005b48:	f107 030c 	add.w	r3, r7, #12
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f000 fc93 	bl	8006478 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005b56:	e31c      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b5c:	e319      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005b66:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005b68:	4b1a      	ldr	r3, [pc, #104]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0304 	and.w	r3, r3, #4
 8005b70:	2b04      	cmp	r3, #4
 8005b72:	d10c      	bne.n	8005b8e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8005b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d109      	bne.n	8005b8e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005b7a:	4b16      	ldr	r3, [pc, #88]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	08db      	lsrs	r3, r3, #3
 8005b80:	f003 0303 	and.w	r3, r3, #3
 8005b84:	4a14      	ldr	r2, [pc, #80]	@ (8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005b86:	fa22 f303 	lsr.w	r3, r2, r3
 8005b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b8c:	e01e      	b.n	8005bcc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005b8e:	4b11      	ldr	r3, [pc, #68]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b9a:	d106      	bne.n	8005baa <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8005b9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ba2:	d102      	bne.n	8005baa <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005ba4:	4b0d      	ldr	r3, [pc, #52]	@ (8005bdc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ba8:	e010      	b.n	8005bcc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005baa:	4b0a      	ldr	r3, [pc, #40]	@ (8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bb6:	d106      	bne.n	8005bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8005bb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005bbe:	d102      	bne.n	8005bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005bc0:	4b07      	ldr	r3, [pc, #28]	@ (8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bc4:	e002      	b.n	8005bcc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005bca:	e2e2      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005bcc:	e2e1      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005bce:	4b05      	ldr	r3, [pc, #20]	@ (8005be4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005bd2:	e2de      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005bd4:	58024400 	.word	0x58024400
 8005bd8:	03d09000 	.word	0x03d09000
 8005bdc:	003d0900 	.word	0x003d0900
 8005be0:	018cba80 	.word	0x018cba80
 8005be4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8005be8:	2300      	movs	r3, #0
 8005bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005bec:	e2d1      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005bee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bf2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005bf6:	430b      	orrs	r3, r1
 8005bf8:	f040 809c 	bne.w	8005d34 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8005bfc:	4b93      	ldr	r3, [pc, #588]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005bfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c00:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005c04:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c0c:	d054      	beq.n	8005cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c14:	f200 808b 	bhi.w	8005d2e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c1a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005c1e:	f000 8083 	beq.w	8005d28 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8005c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c24:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005c28:	f200 8081 	bhi.w	8005d2e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c32:	d02f      	beq.n	8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8005c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c3a:	d878      	bhi.n	8005d2e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d004      	beq.n	8005c4c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8005c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c48:	d012      	beq.n	8005c70 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8005c4a:	e070      	b.n	8005d2e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005c4c:	4b7f      	ldr	r3, [pc, #508]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c54:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005c58:	d107      	bne.n	8005c6a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005c5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f000 fd5e 	bl	8006720 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c68:	e293      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c6e:	e290      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005c70:	4b76      	ldr	r3, [pc, #472]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c78:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c7c:	d107      	bne.n	8005c8e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c7e:	f107 0318 	add.w	r3, r7, #24
 8005c82:	4618      	mov	r0, r3
 8005c84:	f000 faa4 	bl	80061d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c8c:	e281      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c92:	e27e      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005c94:	4b6d      	ldr	r3, [pc, #436]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ca0:	d107      	bne.n	8005cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ca2:	f107 030c 	add.w	r3, r7, #12
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f000 fbe6 	bl	8006478 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005cb0:	e26f      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cb6:	e26c      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005cb8:	4b64      	ldr	r3, [pc, #400]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cbc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005cc0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005cc2:	4b62      	ldr	r3, [pc, #392]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 0304 	and.w	r3, r3, #4
 8005cca:	2b04      	cmp	r3, #4
 8005ccc:	d10c      	bne.n	8005ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8005cce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d109      	bne.n	8005ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005cd4:	4b5d      	ldr	r3, [pc, #372]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	08db      	lsrs	r3, r3, #3
 8005cda:	f003 0303 	and.w	r3, r3, #3
 8005cde:	4a5c      	ldr	r2, [pc, #368]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ce6:	e01e      	b.n	8005d26 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005ce8:	4b58      	ldr	r3, [pc, #352]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cf4:	d106      	bne.n	8005d04 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8005cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005cfc:	d102      	bne.n	8005d04 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005cfe:	4b55      	ldr	r3, [pc, #340]	@ (8005e54 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d02:	e010      	b.n	8005d26 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005d04:	4b51      	ldr	r3, [pc, #324]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d10:	d106      	bne.n	8005d20 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8005d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d18:	d102      	bne.n	8005d20 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005d1a:	4b4f      	ldr	r3, [pc, #316]	@ (8005e58 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d1e:	e002      	b.n	8005d26 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005d20:	2300      	movs	r3, #0
 8005d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005d24:	e235      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005d26:	e234      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005d28:	4b4c      	ldr	r3, [pc, #304]	@ (8005e5c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8005d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d2c:	e231      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d32:	e22e      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8005d34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d38:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005d3c:	430b      	orrs	r3, r1
 8005d3e:	f040 808f 	bne.w	8005e60 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8005d42:	4b42      	ldr	r3, [pc, #264]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005d44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d46:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005d4a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8005d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d4e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d52:	d06b      	beq.n	8005e2c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8005d54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d5a:	d874      	bhi.n	8005e46 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d62:	d056      	beq.n	8005e12 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8005d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d6a:	d86c      	bhi.n	8005e46 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d6e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005d72:	d03b      	beq.n	8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8005d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d76:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005d7a:	d864      	bhi.n	8005e46 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d82:	d021      	beq.n	8005dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d86:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d8a:	d85c      	bhi.n	8005e46 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d004      	beq.n	8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8005d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d98:	d004      	beq.n	8005da4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8005d9a:	e054      	b.n	8005e46 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8005d9c:	f7fe fa4c 	bl	8004238 <HAL_RCC_GetPCLK1Freq>
 8005da0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005da2:	e1f6      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005da4:	4b29      	ldr	r3, [pc, #164]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005db0:	d107      	bne.n	8005dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005db2:	f107 0318 	add.w	r3, r7, #24
 8005db6:	4618      	mov	r0, r3
 8005db8:	f000 fa0a 	bl	80061d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005dc0:	e1e7      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005dc6:	e1e4      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005dc8:	4b20      	ldr	r3, [pc, #128]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005dd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dd4:	d107      	bne.n	8005de6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005dd6:	f107 030c 	add.w	r3, r7, #12
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f000 fb4c 	bl	8006478 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005de4:	e1d5      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005de6:	2300      	movs	r3, #0
 8005de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005dea:	e1d2      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005dec:	4b17      	ldr	r3, [pc, #92]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f003 0304 	and.w	r3, r3, #4
 8005df4:	2b04      	cmp	r3, #4
 8005df6:	d109      	bne.n	8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005df8:	4b14      	ldr	r3, [pc, #80]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	08db      	lsrs	r3, r3, #3
 8005dfe:	f003 0303 	and.w	r3, r3, #3
 8005e02:	4a13      	ldr	r2, [pc, #76]	@ (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005e04:	fa22 f303 	lsr.w	r3, r2, r3
 8005e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e0a:	e1c2      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e10:	e1bf      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005e12:	4b0e      	ldr	r3, [pc, #56]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e1e:	d102      	bne.n	8005e26 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8005e20:	4b0c      	ldr	r3, [pc, #48]	@ (8005e54 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e24:	e1b5      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e26:	2300      	movs	r3, #0
 8005e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e2a:	e1b2      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005e2c:	4b07      	ldr	r3, [pc, #28]	@ (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e38:	d102      	bne.n	8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8005e3a:	4b07      	ldr	r3, [pc, #28]	@ (8005e58 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e3e:	e1a8      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e40:	2300      	movs	r3, #0
 8005e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e44:	e1a5      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005e46:	2300      	movs	r3, #0
 8005e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e4a:	e1a2      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005e4c:	58024400 	.word	0x58024400
 8005e50:	03d09000 	.word	0x03d09000
 8005e54:	003d0900 	.word	0x003d0900
 8005e58:	018cba80 	.word	0x018cba80
 8005e5c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005e60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e64:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8005e68:	430b      	orrs	r3, r1
 8005e6a:	d173      	bne.n	8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005e6c:	4b9c      	ldr	r3, [pc, #624]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e74:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e7c:	d02f      	beq.n	8005ede <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8005e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e84:	d863      	bhi.n	8005f4e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8005e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d004      	beq.n	8005e96 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8005e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e92:	d012      	beq.n	8005eba <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8005e94:	e05b      	b.n	8005f4e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005e96:	4b92      	ldr	r3, [pc, #584]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ea2:	d107      	bne.n	8005eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ea4:	f107 0318 	add.w	r3, r7, #24
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f000 f991 	bl	80061d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005eae:	69bb      	ldr	r3, [r7, #24]
 8005eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005eb2:	e16e      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005eb8:	e16b      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005eba:	4b89      	ldr	r3, [pc, #548]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ec2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ec6:	d107      	bne.n	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ec8:	f107 030c 	add.w	r3, r7, #12
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f000 fad3 	bl	8006478 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ed6:	e15c      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005edc:	e159      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005ede:	4b80      	ldr	r3, [pc, #512]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ee2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005ee6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005ee8:	4b7d      	ldr	r3, [pc, #500]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 0304 	and.w	r3, r3, #4
 8005ef0:	2b04      	cmp	r3, #4
 8005ef2:	d10c      	bne.n	8005f0e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8005ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d109      	bne.n	8005f0e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005efa:	4b79      	ldr	r3, [pc, #484]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	08db      	lsrs	r3, r3, #3
 8005f00:	f003 0303 	and.w	r3, r3, #3
 8005f04:	4a77      	ldr	r2, [pc, #476]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8005f06:	fa22 f303 	lsr.w	r3, r2, r3
 8005f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f0c:	e01e      	b.n	8005f4c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005f0e:	4b74      	ldr	r3, [pc, #464]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f1a:	d106      	bne.n	8005f2a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8005f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f22:	d102      	bne.n	8005f2a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005f24:	4b70      	ldr	r3, [pc, #448]	@ (80060e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8005f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f28:	e010      	b.n	8005f4c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005f2a:	4b6d      	ldr	r3, [pc, #436]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f36:	d106      	bne.n	8005f46 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8005f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f3e:	d102      	bne.n	8005f46 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005f40:	4b6a      	ldr	r3, [pc, #424]	@ (80060ec <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f44:	e002      	b.n	8005f4c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005f46:	2300      	movs	r3, #0
 8005f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005f4a:	e122      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005f4c:	e121      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f52:	e11e      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005f54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f58:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8005f5c:	430b      	orrs	r3, r1
 8005f5e:	d133      	bne.n	8005fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005f60:	4b5f      	ldr	r3, [pc, #380]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f68:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d004      	beq.n	8005f7a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8005f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f76:	d012      	beq.n	8005f9e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8005f78:	e023      	b.n	8005fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005f7a:	4b59      	ldr	r3, [pc, #356]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f86:	d107      	bne.n	8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f000 fbc7 	bl	8006720 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f96:	e0fc      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f9c:	e0f9      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005f9e:	4b50      	ldr	r3, [pc, #320]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fa6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005faa:	d107      	bne.n	8005fbc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005fac:	f107 0318 	add.w	r3, r7, #24
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f000 f90d 	bl	80061d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005fb6:	6a3b      	ldr	r3, [r7, #32]
 8005fb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fba:	e0ea      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fc0:	e0e7      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fc6:	e0e4      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005fc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fcc:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005fd0:	430b      	orrs	r3, r1
 8005fd2:	f040 808d 	bne.w	80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8005fd6:	4b42      	ldr	r3, [pc, #264]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fda:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8005fde:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fe2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005fe6:	d06b      	beq.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8005fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005fee:	d874      	bhi.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005ff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ff6:	d056      	beq.n	80060a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8005ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ffe:	d86c      	bhi.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006002:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006006:	d03b      	beq.n	8006080 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800600a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800600e:	d864      	bhi.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006012:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006016:	d021      	beq.n	800605c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800601a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800601e:	d85c      	bhi.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006022:	2b00      	cmp	r3, #0
 8006024:	d004      	beq.n	8006030 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8006026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006028:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800602c:	d004      	beq.n	8006038 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800602e:	e054      	b.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006030:	f000 f8b8 	bl	80061a4 <HAL_RCCEx_GetD3PCLK1Freq>
 8006034:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006036:	e0ac      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006038:	4b29      	ldr	r3, [pc, #164]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006040:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006044:	d107      	bne.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006046:	f107 0318 	add.w	r3, r7, #24
 800604a:	4618      	mov	r0, r3
 800604c:	f000 f8c0 	bl	80061d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006054:	e09d      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006056:	2300      	movs	r3, #0
 8006058:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800605a:	e09a      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800605c:	4b20      	ldr	r3, [pc, #128]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006064:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006068:	d107      	bne.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800606a:	f107 030c 	add.w	r3, r7, #12
 800606e:	4618      	mov	r0, r3
 8006070:	f000 fa02 	bl	8006478 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006078:	e08b      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800607a:	2300      	movs	r3, #0
 800607c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800607e:	e088      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006080:	4b17      	ldr	r3, [pc, #92]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f003 0304 	and.w	r3, r3, #4
 8006088:	2b04      	cmp	r3, #4
 800608a:	d109      	bne.n	80060a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800608c:	4b14      	ldr	r3, [pc, #80]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	08db      	lsrs	r3, r3, #3
 8006092:	f003 0303 	and.w	r3, r3, #3
 8006096:	4a13      	ldr	r2, [pc, #76]	@ (80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006098:	fa22 f303 	lsr.w	r3, r2, r3
 800609c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800609e:	e078      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80060a0:	2300      	movs	r3, #0
 80060a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060a4:	e075      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80060a6:	4b0e      	ldr	r3, [pc, #56]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060b2:	d102      	bne.n	80060ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80060b4:	4b0c      	ldr	r3, [pc, #48]	@ (80060e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80060b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060b8:	e06b      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80060ba:	2300      	movs	r3, #0
 80060bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060be:	e068      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80060c0:	4b07      	ldr	r3, [pc, #28]	@ (80060e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060cc:	d102      	bne.n	80060d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80060ce:	4b07      	ldr	r3, [pc, #28]	@ (80060ec <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80060d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060d2:	e05e      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80060d4:	2300      	movs	r3, #0
 80060d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060d8:	e05b      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80060da:	2300      	movs	r3, #0
 80060dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060de:	e058      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80060e0:	58024400 	.word	0x58024400
 80060e4:	03d09000 	.word	0x03d09000
 80060e8:	003d0900 	.word	0x003d0900
 80060ec:	018cba80 	.word	0x018cba80
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80060f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060f4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80060f8:	430b      	orrs	r3, r1
 80060fa:	d148      	bne.n	800618e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80060fc:	4b27      	ldr	r3, [pc, #156]	@ (800619c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80060fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006100:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006104:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006108:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800610c:	d02a      	beq.n	8006164 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800610e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006110:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006114:	d838      	bhi.n	8006188 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006118:	2b00      	cmp	r3, #0
 800611a:	d004      	beq.n	8006126 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800611c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800611e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006122:	d00d      	beq.n	8006140 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006124:	e030      	b.n	8006188 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006126:	4b1d      	ldr	r3, [pc, #116]	@ (800619c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800612e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006132:	d102      	bne.n	800613a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8006134:	4b1a      	ldr	r3, [pc, #104]	@ (80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006136:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006138:	e02b      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800613a:	2300      	movs	r3, #0
 800613c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800613e:	e028      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006140:	4b16      	ldr	r3, [pc, #88]	@ (800619c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006148:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800614c:	d107      	bne.n	800615e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800614e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006152:	4618      	mov	r0, r3
 8006154:	f000 fae4 	bl	8006720 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800615a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800615c:	e019      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800615e:	2300      	movs	r3, #0
 8006160:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006162:	e016      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006164:	4b0d      	ldr	r3, [pc, #52]	@ (800619c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800616c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006170:	d107      	bne.n	8006182 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006172:	f107 0318 	add.w	r3, r7, #24
 8006176:	4618      	mov	r0, r3
 8006178:	f000 f82a 	bl	80061d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006180:	e007      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006182:	2300      	movs	r3, #0
 8006184:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006186:	e004      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006188:	2300      	movs	r3, #0
 800618a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800618c:	e001      	b.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800618e:	2300      	movs	r3, #0
 8006190:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8006192:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006194:	4618      	mov	r0, r3
 8006196:	3740      	adds	r7, #64	@ 0x40
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}
 800619c:	58024400 	.word	0x58024400
 80061a0:	018cba80 	.word	0x018cba80

080061a4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80061a8:	f7fe f816 	bl	80041d8 <HAL_RCC_GetHCLKFreq>
 80061ac:	4602      	mov	r2, r0
 80061ae:	4b06      	ldr	r3, [pc, #24]	@ (80061c8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80061b0:	6a1b      	ldr	r3, [r3, #32]
 80061b2:	091b      	lsrs	r3, r3, #4
 80061b4:	f003 0307 	and.w	r3, r3, #7
 80061b8:	4904      	ldr	r1, [pc, #16]	@ (80061cc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80061ba:	5ccb      	ldrb	r3, [r1, r3]
 80061bc:	f003 031f 	and.w	r3, r3, #31
 80061c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	bd80      	pop	{r7, pc}
 80061c8:	58024400 	.word	0x58024400
 80061cc:	08008e94 	.word	0x08008e94

080061d0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b089      	sub	sp, #36	@ 0x24
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80061d8:	4ba1      	ldr	r3, [pc, #644]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061dc:	f003 0303 	and.w	r3, r3, #3
 80061e0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80061e2:	4b9f      	ldr	r3, [pc, #636]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e6:	0b1b      	lsrs	r3, r3, #12
 80061e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061ec:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80061ee:	4b9c      	ldr	r3, [pc, #624]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f2:	091b      	lsrs	r3, r3, #4
 80061f4:	f003 0301 	and.w	r3, r3, #1
 80061f8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80061fa:	4b99      	ldr	r3, [pc, #612]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061fe:	08db      	lsrs	r3, r3, #3
 8006200:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006204:	693a      	ldr	r2, [r7, #16]
 8006206:	fb02 f303 	mul.w	r3, r2, r3
 800620a:	ee07 3a90 	vmov	s15, r3
 800620e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006212:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	2b00      	cmp	r3, #0
 800621a:	f000 8111 	beq.w	8006440 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	2b02      	cmp	r3, #2
 8006222:	f000 8083 	beq.w	800632c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	2b02      	cmp	r3, #2
 800622a:	f200 80a1 	bhi.w	8006370 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800622e:	69bb      	ldr	r3, [r7, #24]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d003      	beq.n	800623c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	2b01      	cmp	r3, #1
 8006238:	d056      	beq.n	80062e8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800623a:	e099      	b.n	8006370 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800623c:	4b88      	ldr	r3, [pc, #544]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 0320 	and.w	r3, r3, #32
 8006244:	2b00      	cmp	r3, #0
 8006246:	d02d      	beq.n	80062a4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006248:	4b85      	ldr	r3, [pc, #532]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	08db      	lsrs	r3, r3, #3
 800624e:	f003 0303 	and.w	r3, r3, #3
 8006252:	4a84      	ldr	r2, [pc, #528]	@ (8006464 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006254:	fa22 f303 	lsr.w	r3, r2, r3
 8006258:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	ee07 3a90 	vmov	s15, r3
 8006260:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	ee07 3a90 	vmov	s15, r3
 800626a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800626e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006272:	4b7b      	ldr	r3, [pc, #492]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800627a:	ee07 3a90 	vmov	s15, r3
 800627e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006282:	ed97 6a03 	vldr	s12, [r7, #12]
 8006286:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006468 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800628a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800628e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006292:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800629a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800629e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80062a2:	e087      	b.n	80063b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	ee07 3a90 	vmov	s15, r3
 80062aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062ae:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800646c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80062b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062b6:	4b6a      	ldr	r3, [pc, #424]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062be:	ee07 3a90 	vmov	s15, r3
 80062c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80062ca:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006468 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80062ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062e6:	e065      	b.n	80063b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	ee07 3a90 	vmov	s15, r3
 80062ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062f2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006470 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80062f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062fa:	4b59      	ldr	r3, [pc, #356]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006302:	ee07 3a90 	vmov	s15, r3
 8006306:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800630a:	ed97 6a03 	vldr	s12, [r7, #12]
 800630e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006468 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006312:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006316:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800631a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800631e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006326:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800632a:	e043      	b.n	80063b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	ee07 3a90 	vmov	s15, r3
 8006332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006336:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006474 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800633a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800633e:	4b48      	ldr	r3, [pc, #288]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006342:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006346:	ee07 3a90 	vmov	s15, r3
 800634a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800634e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006352:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006468 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006356:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800635a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800635e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006362:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800636a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800636e:	e021      	b.n	80063b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	ee07 3a90 	vmov	s15, r3
 8006376:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800637a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006470 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800637e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006382:	4b37      	ldr	r3, [pc, #220]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006386:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800638a:	ee07 3a90 	vmov	s15, r3
 800638e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006392:	ed97 6a03 	vldr	s12, [r7, #12]
 8006396:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006468 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800639a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800639e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063b2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80063b4:	4b2a      	ldr	r3, [pc, #168]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063b8:	0a5b      	lsrs	r3, r3, #9
 80063ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063be:	ee07 3a90 	vmov	s15, r3
 80063c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80063d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063da:	ee17 2a90 	vmov	r2, s15
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80063e2:	4b1f      	ldr	r3, [pc, #124]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80063e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063e6:	0c1b      	lsrs	r3, r3, #16
 80063e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063ec:	ee07 3a90 	vmov	s15, r3
 80063f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8006400:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006404:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006408:	ee17 2a90 	vmov	r2, s15
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006410:	4b13      	ldr	r3, [pc, #76]	@ (8006460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006414:	0e1b      	lsrs	r3, r3, #24
 8006416:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800641a:	ee07 3a90 	vmov	s15, r3
 800641e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006422:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006426:	ee37 7a87 	vadd.f32	s14, s15, s14
 800642a:	edd7 6a07 	vldr	s13, [r7, #28]
 800642e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006432:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006436:	ee17 2a90 	vmov	r2, s15
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800643e:	e008      	b.n	8006452 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	609a      	str	r2, [r3, #8]
}
 8006452:	bf00      	nop
 8006454:	3724      	adds	r7, #36	@ 0x24
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	58024400 	.word	0x58024400
 8006464:	03d09000 	.word	0x03d09000
 8006468:	46000000 	.word	0x46000000
 800646c:	4c742400 	.word	0x4c742400
 8006470:	4a742400 	.word	0x4a742400
 8006474:	4bc65d40 	.word	0x4bc65d40

08006478 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006478:	b480      	push	{r7}
 800647a:	b089      	sub	sp, #36	@ 0x24
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006480:	4ba1      	ldr	r3, [pc, #644]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006484:	f003 0303 	and.w	r3, r3, #3
 8006488:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800648a:	4b9f      	ldr	r3, [pc, #636]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800648c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800648e:	0d1b      	lsrs	r3, r3, #20
 8006490:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006494:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006496:	4b9c      	ldr	r3, [pc, #624]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649a:	0a1b      	lsrs	r3, r3, #8
 800649c:	f003 0301 	and.w	r3, r3, #1
 80064a0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80064a2:	4b99      	ldr	r3, [pc, #612]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064a6:	08db      	lsrs	r3, r3, #3
 80064a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80064ac:	693a      	ldr	r2, [r7, #16]
 80064ae:	fb02 f303 	mul.w	r3, r2, r3
 80064b2:	ee07 3a90 	vmov	s15, r3
 80064b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f000 8111 	beq.w	80066e8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80064c6:	69bb      	ldr	r3, [r7, #24]
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	f000 8083 	beq.w	80065d4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	f200 80a1 	bhi.w	8006618 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80064d6:	69bb      	ldr	r3, [r7, #24]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d003      	beq.n	80064e4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80064dc:	69bb      	ldr	r3, [r7, #24]
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d056      	beq.n	8006590 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80064e2:	e099      	b.n	8006618 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064e4:	4b88      	ldr	r3, [pc, #544]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f003 0320 	and.w	r3, r3, #32
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d02d      	beq.n	800654c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064f0:	4b85      	ldr	r3, [pc, #532]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	08db      	lsrs	r3, r3, #3
 80064f6:	f003 0303 	and.w	r3, r3, #3
 80064fa:	4a84      	ldr	r2, [pc, #528]	@ (800670c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80064fc:	fa22 f303 	lsr.w	r3, r2, r3
 8006500:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	ee07 3a90 	vmov	s15, r3
 8006508:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	ee07 3a90 	vmov	s15, r3
 8006512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006516:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800651a:	4b7b      	ldr	r3, [pc, #492]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800651c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800651e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006522:	ee07 3a90 	vmov	s15, r3
 8006526:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800652a:	ed97 6a03 	vldr	s12, [r7, #12]
 800652e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006710 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006532:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006536:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800653a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800653e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006542:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006546:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800654a:	e087      	b.n	800665c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	ee07 3a90 	vmov	s15, r3
 8006552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006556:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006714 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800655a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800655e:	4b6a      	ldr	r3, [pc, #424]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006562:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006566:	ee07 3a90 	vmov	s15, r3
 800656a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800656e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006572:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006710 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006576:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800657a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800657e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006582:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800658a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800658e:	e065      	b.n	800665c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	ee07 3a90 	vmov	s15, r3
 8006596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800659a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006718 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800659e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065a2:	4b59      	ldr	r3, [pc, #356]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065aa:	ee07 3a90 	vmov	s15, r3
 80065ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80065b6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006710 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80065ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065d2:	e043      	b.n	800665c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	ee07 3a90 	vmov	s15, r3
 80065da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065de:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800671c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80065e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065e6:	4b48      	ldr	r3, [pc, #288]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065ee:	ee07 3a90 	vmov	s15, r3
 80065f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80065fa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006710 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80065fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006602:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006606:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800660a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800660e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006612:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006616:	e021      	b.n	800665c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	ee07 3a90 	vmov	s15, r3
 800661e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006622:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006718 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006626:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800662a:	4b37      	ldr	r3, [pc, #220]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800662c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800662e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006632:	ee07 3a90 	vmov	s15, r3
 8006636:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800663a:	ed97 6a03 	vldr	s12, [r7, #12]
 800663e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006710 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006642:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006646:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800664a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800664e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006652:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006656:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800665a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800665c:	4b2a      	ldr	r3, [pc, #168]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800665e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006660:	0a5b      	lsrs	r3, r3, #9
 8006662:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006666:	ee07 3a90 	vmov	s15, r3
 800666a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800666e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006672:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006676:	edd7 6a07 	vldr	s13, [r7, #28]
 800667a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800667e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006682:	ee17 2a90 	vmov	r2, s15
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800668a:	4b1f      	ldr	r3, [pc, #124]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800668c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800668e:	0c1b      	lsrs	r3, r3, #16
 8006690:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006694:	ee07 3a90 	vmov	s15, r3
 8006698:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800669c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80066a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066b0:	ee17 2a90 	vmov	r2, s15
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80066b8:	4b13      	ldr	r3, [pc, #76]	@ (8006708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066bc:	0e1b      	lsrs	r3, r3, #24
 80066be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066c2:	ee07 3a90 	vmov	s15, r3
 80066c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80066d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066de:	ee17 2a90 	vmov	r2, s15
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80066e6:	e008      	b.n	80066fa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	609a      	str	r2, [r3, #8]
}
 80066fa:	bf00      	nop
 80066fc:	3724      	adds	r7, #36	@ 0x24
 80066fe:	46bd      	mov	sp, r7
 8006700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006704:	4770      	bx	lr
 8006706:	bf00      	nop
 8006708:	58024400 	.word	0x58024400
 800670c:	03d09000 	.word	0x03d09000
 8006710:	46000000 	.word	0x46000000
 8006714:	4c742400 	.word	0x4c742400
 8006718:	4a742400 	.word	0x4a742400
 800671c:	4bc65d40 	.word	0x4bc65d40

08006720 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006720:	b480      	push	{r7}
 8006722:	b089      	sub	sp, #36	@ 0x24
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006728:	4ba0      	ldr	r3, [pc, #640]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800672a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800672c:	f003 0303 	and.w	r3, r3, #3
 8006730:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006732:	4b9e      	ldr	r3, [pc, #632]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006736:	091b      	lsrs	r3, r3, #4
 8006738:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800673c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800673e:	4b9b      	ldr	r3, [pc, #620]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006742:	f003 0301 	and.w	r3, r3, #1
 8006746:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006748:	4b98      	ldr	r3, [pc, #608]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800674a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800674c:	08db      	lsrs	r3, r3, #3
 800674e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006752:	693a      	ldr	r2, [r7, #16]
 8006754:	fb02 f303 	mul.w	r3, r2, r3
 8006758:	ee07 3a90 	vmov	s15, r3
 800675c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006760:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	2b00      	cmp	r3, #0
 8006768:	f000 8111 	beq.w	800698e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800676c:	69bb      	ldr	r3, [r7, #24]
 800676e:	2b02      	cmp	r3, #2
 8006770:	f000 8083 	beq.w	800687a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006774:	69bb      	ldr	r3, [r7, #24]
 8006776:	2b02      	cmp	r3, #2
 8006778:	f200 80a1 	bhi.w	80068be <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d003      	beq.n	800678a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006782:	69bb      	ldr	r3, [r7, #24]
 8006784:	2b01      	cmp	r3, #1
 8006786:	d056      	beq.n	8006836 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8006788:	e099      	b.n	80068be <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800678a:	4b88      	ldr	r3, [pc, #544]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 0320 	and.w	r3, r3, #32
 8006792:	2b00      	cmp	r3, #0
 8006794:	d02d      	beq.n	80067f2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006796:	4b85      	ldr	r3, [pc, #532]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	08db      	lsrs	r3, r3, #3
 800679c:	f003 0303 	and.w	r3, r3, #3
 80067a0:	4a83      	ldr	r2, [pc, #524]	@ (80069b0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80067a2:	fa22 f303 	lsr.w	r3, r2, r3
 80067a6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	ee07 3a90 	vmov	s15, r3
 80067ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	ee07 3a90 	vmov	s15, r3
 80067b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067c0:	4b7a      	ldr	r3, [pc, #488]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80067c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067c8:	ee07 3a90 	vmov	s15, r3
 80067cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067d0:	ed97 6a03 	vldr	s12, [r7, #12]
 80067d4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80069b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80067d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ec:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80067f0:	e087      	b.n	8006902 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	ee07 3a90 	vmov	s15, r3
 80067f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067fc:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80069b8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006800:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006804:	4b69      	ldr	r3, [pc, #420]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006808:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800680c:	ee07 3a90 	vmov	s15, r3
 8006810:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006814:	ed97 6a03 	vldr	s12, [r7, #12]
 8006818:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80069b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800681c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006820:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006824:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006828:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800682c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006830:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006834:	e065      	b.n	8006902 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	ee07 3a90 	vmov	s15, r3
 800683c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006840:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80069bc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006844:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006848:	4b58      	ldr	r3, [pc, #352]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800684a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800684c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006850:	ee07 3a90 	vmov	s15, r3
 8006854:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006858:	ed97 6a03 	vldr	s12, [r7, #12]
 800685c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80069b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006860:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006864:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006868:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800686c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006870:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006874:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006878:	e043      	b.n	8006902 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	ee07 3a90 	vmov	s15, r3
 8006880:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006884:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80069c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8006888:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800688c:	4b47      	ldr	r3, [pc, #284]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800688e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006890:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006894:	ee07 3a90 	vmov	s15, r3
 8006898:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800689c:	ed97 6a03 	vldr	s12, [r7, #12]
 80068a0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80069b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80068a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068b8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80068bc:	e021      	b.n	8006902 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	ee07 3a90 	vmov	s15, r3
 80068c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068c8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80069b8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80068cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068d0:	4b36      	ldr	r3, [pc, #216]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80068d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068d8:	ee07 3a90 	vmov	s15, r3
 80068dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068e0:	ed97 6a03 	vldr	s12, [r7, #12]
 80068e4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80069b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80068e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068fc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006900:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8006902:	4b2a      	ldr	r3, [pc, #168]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006906:	0a5b      	lsrs	r3, r3, #9
 8006908:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800690c:	ee07 3a90 	vmov	s15, r3
 8006910:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006914:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006918:	ee37 7a87 	vadd.f32	s14, s15, s14
 800691c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006920:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006924:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006928:	ee17 2a90 	vmov	r2, s15
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006930:	4b1e      	ldr	r3, [pc, #120]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006934:	0c1b      	lsrs	r3, r3, #16
 8006936:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800693a:	ee07 3a90 	vmov	s15, r3
 800693e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006942:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006946:	ee37 7a87 	vadd.f32	s14, s15, s14
 800694a:	edd7 6a07 	vldr	s13, [r7, #28]
 800694e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006952:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006956:	ee17 2a90 	vmov	r2, s15
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800695e:	4b13      	ldr	r3, [pc, #76]	@ (80069ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006962:	0e1b      	lsrs	r3, r3, #24
 8006964:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006968:	ee07 3a90 	vmov	s15, r3
 800696c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006970:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006974:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006978:	edd7 6a07 	vldr	s13, [r7, #28]
 800697c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006980:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006984:	ee17 2a90 	vmov	r2, s15
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800698c:	e008      	b.n	80069a0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	609a      	str	r2, [r3, #8]
}
 80069a0:	bf00      	nop
 80069a2:	3724      	adds	r7, #36	@ 0x24
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr
 80069ac:	58024400 	.word	0x58024400
 80069b0:	03d09000 	.word	0x03d09000
 80069b4:	46000000 	.word	0x46000000
 80069b8:	4c742400 	.word	0x4c742400
 80069bc:	4a742400 	.word	0x4a742400
 80069c0:	4bc65d40 	.word	0x4bc65d40

080069c4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80069ce:	2300      	movs	r3, #0
 80069d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80069d2:	4b53      	ldr	r3, [pc, #332]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 80069d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d6:	f003 0303 	and.w	r3, r3, #3
 80069da:	2b03      	cmp	r3, #3
 80069dc:	d101      	bne.n	80069e2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80069de:	2301      	movs	r3, #1
 80069e0:	e099      	b.n	8006b16 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80069e2:	4b4f      	ldr	r3, [pc, #316]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a4e      	ldr	r2, [pc, #312]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 80069e8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80069ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069ee:	f7fb f827 	bl	8001a40 <HAL_GetTick>
 80069f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80069f4:	e008      	b.n	8006a08 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80069f6:	f7fb f823 	bl	8001a40 <HAL_GetTick>
 80069fa:	4602      	mov	r2, r0
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	1ad3      	subs	r3, r2, r3
 8006a00:	2b02      	cmp	r3, #2
 8006a02:	d901      	bls.n	8006a08 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006a04:	2303      	movs	r3, #3
 8006a06:	e086      	b.n	8006b16 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006a08:	4b45      	ldr	r3, [pc, #276]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d1f0      	bne.n	80069f6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006a14:	4b42      	ldr	r3, [pc, #264]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a18:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	031b      	lsls	r3, r3, #12
 8006a22:	493f      	ldr	r1, [pc, #252]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006a24:	4313      	orrs	r3, r2
 8006a26:	628b      	str	r3, [r1, #40]	@ 0x28
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	3b01      	subs	r3, #1
 8006a2e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	3b01      	subs	r3, #1
 8006a38:	025b      	lsls	r3, r3, #9
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	431a      	orrs	r2, r3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	68db      	ldr	r3, [r3, #12]
 8006a42:	3b01      	subs	r3, #1
 8006a44:	041b      	lsls	r3, r3, #16
 8006a46:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006a4a:	431a      	orrs	r2, r3
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	691b      	ldr	r3, [r3, #16]
 8006a50:	3b01      	subs	r3, #1
 8006a52:	061b      	lsls	r3, r3, #24
 8006a54:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006a58:	4931      	ldr	r1, [pc, #196]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006a5e:	4b30      	ldr	r3, [pc, #192]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a62:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	492d      	ldr	r1, [pc, #180]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006a70:	4b2b      	ldr	r3, [pc, #172]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a74:	f023 0220 	bic.w	r2, r3, #32
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	699b      	ldr	r3, [r3, #24]
 8006a7c:	4928      	ldr	r1, [pc, #160]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006a82:	4b27      	ldr	r3, [pc, #156]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a86:	4a26      	ldr	r2, [pc, #152]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006a88:	f023 0310 	bic.w	r3, r3, #16
 8006a8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006a8e:	4b24      	ldr	r3, [pc, #144]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006a90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a92:	4b24      	ldr	r3, [pc, #144]	@ (8006b24 <RCCEx_PLL2_Config+0x160>)
 8006a94:	4013      	ands	r3, r2
 8006a96:	687a      	ldr	r2, [r7, #4]
 8006a98:	69d2      	ldr	r2, [r2, #28]
 8006a9a:	00d2      	lsls	r2, r2, #3
 8006a9c:	4920      	ldr	r1, [pc, #128]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006aa2:	4b1f      	ldr	r3, [pc, #124]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa6:	4a1e      	ldr	r2, [pc, #120]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006aa8:	f043 0310 	orr.w	r3, r3, #16
 8006aac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d106      	bne.n	8006ac2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ab8:	4a19      	ldr	r2, [pc, #100]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006aba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006abe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006ac0:	e00f      	b.n	8006ae2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d106      	bne.n	8006ad6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006ac8:	4b15      	ldr	r3, [pc, #84]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006acc:	4a14      	ldr	r2, [pc, #80]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006ace:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ad2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006ad4:	e005      	b.n	8006ae2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006ad6:	4b12      	ldr	r3, [pc, #72]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ada:	4a11      	ldr	r2, [pc, #68]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006adc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006ae0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a0e      	ldr	r2, [pc, #56]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006ae8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006aec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006aee:	f7fa ffa7 	bl	8001a40 <HAL_GetTick>
 8006af2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006af4:	e008      	b.n	8006b08 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006af6:	f7fa ffa3 	bl	8001a40 <HAL_GetTick>
 8006afa:	4602      	mov	r2, r0
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	1ad3      	subs	r3, r2, r3
 8006b00:	2b02      	cmp	r3, #2
 8006b02:	d901      	bls.n	8006b08 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006b04:	2303      	movs	r3, #3
 8006b06:	e006      	b.n	8006b16 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006b08:	4b05      	ldr	r3, [pc, #20]	@ (8006b20 <RCCEx_PLL2_Config+0x15c>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d0f0      	beq.n	8006af6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3710      	adds	r7, #16
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	58024400 	.word	0x58024400
 8006b24:	ffff0007 	.word	0xffff0007

08006b28 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b32:	2300      	movs	r3, #0
 8006b34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006b36:	4b53      	ldr	r3, [pc, #332]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b3a:	f003 0303 	and.w	r3, r3, #3
 8006b3e:	2b03      	cmp	r3, #3
 8006b40:	d101      	bne.n	8006b46 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	e099      	b.n	8006c7a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006b46:	4b4f      	ldr	r3, [pc, #316]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a4e      	ldr	r2, [pc, #312]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006b4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b52:	f7fa ff75 	bl	8001a40 <HAL_GetTick>
 8006b56:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006b58:	e008      	b.n	8006b6c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006b5a:	f7fa ff71 	bl	8001a40 <HAL_GetTick>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	1ad3      	subs	r3, r2, r3
 8006b64:	2b02      	cmp	r3, #2
 8006b66:	d901      	bls.n	8006b6c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006b68:	2303      	movs	r3, #3
 8006b6a:	e086      	b.n	8006c7a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006b6c:	4b45      	ldr	r3, [pc, #276]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1f0      	bne.n	8006b5a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006b78:	4b42      	ldr	r3, [pc, #264]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b7c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	051b      	lsls	r3, r3, #20
 8006b86:	493f      	ldr	r1, [pc, #252]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	628b      	str	r3, [r1, #40]	@ 0x28
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	3b01      	subs	r3, #1
 8006b92:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	3b01      	subs	r3, #1
 8006b9c:	025b      	lsls	r3, r3, #9
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	431a      	orrs	r2, r3
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	3b01      	subs	r3, #1
 8006ba8:	041b      	lsls	r3, r3, #16
 8006baa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006bae:	431a      	orrs	r2, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	691b      	ldr	r3, [r3, #16]
 8006bb4:	3b01      	subs	r3, #1
 8006bb6:	061b      	lsls	r3, r3, #24
 8006bb8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006bbc:	4931      	ldr	r1, [pc, #196]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006bc2:	4b30      	ldr	r3, [pc, #192]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	695b      	ldr	r3, [r3, #20]
 8006bce:	492d      	ldr	r1, [pc, #180]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006bd4:	4b2b      	ldr	r3, [pc, #172]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	699b      	ldr	r3, [r3, #24]
 8006be0:	4928      	ldr	r1, [pc, #160]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006be2:	4313      	orrs	r3, r2
 8006be4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006be6:	4b27      	ldr	r3, [pc, #156]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bea:	4a26      	ldr	r2, [pc, #152]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006bec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bf0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006bf2:	4b24      	ldr	r3, [pc, #144]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006bf4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bf6:	4b24      	ldr	r3, [pc, #144]	@ (8006c88 <RCCEx_PLL3_Config+0x160>)
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	69d2      	ldr	r2, [r2, #28]
 8006bfe:	00d2      	lsls	r2, r2, #3
 8006c00:	4920      	ldr	r1, [pc, #128]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006c02:	4313      	orrs	r3, r2
 8006c04:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006c06:	4b1f      	ldr	r3, [pc, #124]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c0a:	4a1e      	ldr	r2, [pc, #120]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006c0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c10:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d106      	bne.n	8006c26 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006c18:	4b1a      	ldr	r3, [pc, #104]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c1c:	4a19      	ldr	r2, [pc, #100]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006c1e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006c22:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c24:	e00f      	b.n	8006c46 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d106      	bne.n	8006c3a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006c2c:	4b15      	ldr	r3, [pc, #84]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c30:	4a14      	ldr	r2, [pc, #80]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006c32:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006c36:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c38:	e005      	b.n	8006c46 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006c3a:	4b12      	ldr	r3, [pc, #72]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c3e:	4a11      	ldr	r2, [pc, #68]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006c40:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006c44:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006c46:	4b0f      	ldr	r3, [pc, #60]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	4a0e      	ldr	r2, [pc, #56]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006c4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c52:	f7fa fef5 	bl	8001a40 <HAL_GetTick>
 8006c56:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006c58:	e008      	b.n	8006c6c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006c5a:	f7fa fef1 	bl	8001a40 <HAL_GetTick>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	1ad3      	subs	r3, r2, r3
 8006c64:	2b02      	cmp	r3, #2
 8006c66:	d901      	bls.n	8006c6c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006c68:	2303      	movs	r3, #3
 8006c6a:	e006      	b.n	8006c7a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006c6c:	4b05      	ldr	r3, [pc, #20]	@ (8006c84 <RCCEx_PLL3_Config+0x15c>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d0f0      	beq.n	8006c5a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3710      	adds	r7, #16
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	58024400 	.word	0x58024400
 8006c88:	ffff0007 	.word	0xffff0007

08006c8c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d101      	bne.n	8006c9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e10f      	b.n	8006ebe <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a87      	ldr	r2, [pc, #540]	@ (8006ec8 <HAL_SPI_Init+0x23c>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d00f      	beq.n	8006cce <HAL_SPI_Init+0x42>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a86      	ldr	r2, [pc, #536]	@ (8006ecc <HAL_SPI_Init+0x240>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d00a      	beq.n	8006cce <HAL_SPI_Init+0x42>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a84      	ldr	r2, [pc, #528]	@ (8006ed0 <HAL_SPI_Init+0x244>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d005      	beq.n	8006cce <HAL_SPI_Init+0x42>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	2b0f      	cmp	r3, #15
 8006cc8:	d901      	bls.n	8006cce <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e0f7      	b.n	8006ebe <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 f900 	bl	8006ed4 <SPI_GetPacketSize>
 8006cd4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a7b      	ldr	r2, [pc, #492]	@ (8006ec8 <HAL_SPI_Init+0x23c>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d00c      	beq.n	8006cfa <HAL_SPI_Init+0x6e>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a79      	ldr	r2, [pc, #484]	@ (8006ecc <HAL_SPI_Init+0x240>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d007      	beq.n	8006cfa <HAL_SPI_Init+0x6e>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a78      	ldr	r2, [pc, #480]	@ (8006ed0 <HAL_SPI_Init+0x244>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d002      	beq.n	8006cfa <HAL_SPI_Init+0x6e>
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2b08      	cmp	r3, #8
 8006cf8:	d811      	bhi.n	8006d1e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006cfe:	4a72      	ldr	r2, [pc, #456]	@ (8006ec8 <HAL_SPI_Init+0x23c>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d009      	beq.n	8006d18 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a70      	ldr	r2, [pc, #448]	@ (8006ecc <HAL_SPI_Init+0x240>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d004      	beq.n	8006d18 <HAL_SPI_Init+0x8c>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a6f      	ldr	r2, [pc, #444]	@ (8006ed0 <HAL_SPI_Init+0x244>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d104      	bne.n	8006d22 <HAL_SPI_Init+0x96>
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2b10      	cmp	r3, #16
 8006d1c:	d901      	bls.n	8006d22 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e0cd      	b.n	8006ebe <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d106      	bne.n	8006d3c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2200      	movs	r2, #0
 8006d32:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f7fa fb32 	bl	80013a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2202      	movs	r2, #2
 8006d40:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f022 0201 	bic.w	r2, r2, #1
 8006d52:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006d5e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	699b      	ldr	r3, [r3, #24]
 8006d64:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006d68:	d119      	bne.n	8006d9e <HAL_SPI_Init+0x112>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d72:	d103      	bne.n	8006d7c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d008      	beq.n	8006d8e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d10c      	bne.n	8006d9e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006d88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d8c:	d107      	bne.n	8006d9e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006d9c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d00f      	beq.n	8006dca <HAL_SPI_Init+0x13e>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	2b06      	cmp	r3, #6
 8006db0:	d90b      	bls.n	8006dca <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	601a      	str	r2, [r3, #0]
 8006dc8:	e007      	b.n	8006dda <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006dd8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	69da      	ldr	r2, [r3, #28]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006de2:	431a      	orrs	r2, r3
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	431a      	orrs	r2, r3
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dec:	ea42 0103 	orr.w	r1, r2, r3
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	68da      	ldr	r2, [r3, #12]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	430a      	orrs	r2, r1
 8006dfa:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e04:	431a      	orrs	r2, r3
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e0a:	431a      	orrs	r2, r3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	699b      	ldr	r3, [r3, #24]
 8006e10:	431a      	orrs	r2, r3
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	691b      	ldr	r3, [r3, #16]
 8006e16:	431a      	orrs	r2, r3
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	695b      	ldr	r3, [r3, #20]
 8006e1c:	431a      	orrs	r2, r3
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a1b      	ldr	r3, [r3, #32]
 8006e22:	431a      	orrs	r2, r3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	431a      	orrs	r2, r3
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e2e:	431a      	orrs	r2, r3
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	431a      	orrs	r2, r3
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e3a:	ea42 0103 	orr.w	r1, r2, r3
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	430a      	orrs	r2, r1
 8006e48:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d113      	bne.n	8006e7a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e64:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006e78:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f022 0201 	bic.w	r2, r2, #1
 8006e88:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d00a      	beq.n	8006eac <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	68db      	ldr	r3, [r3, #12]
 8006e9c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	430a      	orrs	r2, r1
 8006eaa:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3710      	adds	r7, #16
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop
 8006ec8:	40013000 	.word	0x40013000
 8006ecc:	40003800 	.word	0x40003800
 8006ed0:	40003c00 	.word	0x40003c00

08006ed4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ee0:	095b      	lsrs	r3, r3, #5
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	3301      	adds	r3, #1
 8006eec:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	3307      	adds	r3, #7
 8006ef2:	08db      	lsrs	r3, r3, #3
 8006ef4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	68fa      	ldr	r2, [r7, #12]
 8006efa:	fb02 f303 	mul.w	r3, r2, r3
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3714      	adds	r7, #20
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr
	...

08006f0c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	60b9      	str	r1, [r7, #8]
 8006f16:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d101      	bne.n	8006f22 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e03e      	b.n	8006fa0 <HAL_SRAM_Init+0x94>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f28:	b2db      	uxtb	r3, r3
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d106      	bne.n	8006f3c <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006f36:	68f8      	ldr	r0, [r7, #12]
 8006f38:	f7fa fc10 	bl	800175c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	3308      	adds	r3, #8
 8006f44:	4619      	mov	r1, r3
 8006f46:	4610      	mov	r0, r2
 8006f48:	f001 fe54 	bl	8008bf4 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6818      	ldr	r0, [r3, #0]
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	461a      	mov	r2, r3
 8006f56:	68b9      	ldr	r1, [r7, #8]
 8006f58:	f001 fedc 	bl	8008d14 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6858      	ldr	r0, [r3, #4]
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	689a      	ldr	r2, [r3, #8]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f68:	6879      	ldr	r1, [r7, #4]
 8006f6a:	f001 ff23 	bl	8008db4 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	68fa      	ldr	r2, [r7, #12]
 8006f74:	6892      	ldr	r2, [r2, #8]
 8006f76:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	68fa      	ldr	r2, [r7, #12]
 8006f80:	6892      	ldr	r2, [r2, #8]
 8006f82:	f041 0101 	orr.w	r1, r1, #1
 8006f86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8006f8a:	4b07      	ldr	r3, [pc, #28]	@ (8006fa8 <HAL_SRAM_Init+0x9c>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a06      	ldr	r2, [pc, #24]	@ (8006fa8 <HAL_SRAM_Init+0x9c>)
 8006f90:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f94:	6013      	str	r3, [r2, #0]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 8006f9e:	2300      	movs	r3, #0
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3710      	adds	r7, #16
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}
 8006fa8:	52004000 	.word	0x52004000

08006fac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b082      	sub	sp, #8
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d101      	bne.n	8006fbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e049      	b.n	8007052 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d106      	bne.n	8006fd8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f7fa fa4c 	bl	8001470 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2202      	movs	r2, #2
 8006fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	3304      	adds	r3, #4
 8006fe8:	4619      	mov	r1, r3
 8006fea:	4610      	mov	r0, r2
 8006fec:	f000 f9aa 	bl	8007344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2201      	movs	r2, #1
 8007014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007050:	2300      	movs	r3, #0
}
 8007052:	4618      	mov	r0, r3
 8007054:	3708      	adds	r7, #8
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}

0800705a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800705a:	b580      	push	{r7, lr}
 800705c:	b082      	sub	sp, #8
 800705e:	af00      	add	r7, sp, #0
 8007060:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d101      	bne.n	800706c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007068:	2301      	movs	r3, #1
 800706a:	e049      	b.n	8007100 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007072:	b2db      	uxtb	r3, r3
 8007074:	2b00      	cmp	r3, #0
 8007076:	d106      	bne.n	8007086 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f000 f841 	bl	8007108 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2202      	movs	r2, #2
 800708a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	3304      	adds	r3, #4
 8007096:	4619      	mov	r1, r3
 8007098:	4610      	mov	r0, r2
 800709a:	f000 f953 	bl	8007344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2201      	movs	r2, #1
 80070a2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2201      	movs	r2, #1
 80070aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2201      	movs	r2, #1
 80070ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2201      	movs	r2, #1
 80070c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2201      	movs	r2, #1
 80070ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2201      	movs	r2, #1
 80070d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2201      	movs	r2, #1
 80070da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2201      	movs	r2, #1
 80070e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2201      	movs	r2, #1
 80070ea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2201      	movs	r2, #1
 80070f2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2201      	movs	r2, #1
 80070fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80070fe:	2300      	movs	r3, #0
}
 8007100:	4618      	mov	r0, r3
 8007102:	3708      	adds	r7, #8
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}

08007108 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007108:	b480      	push	{r7}
 800710a:	b083      	sub	sp, #12
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007110:	bf00      	nop
 8007112:	370c      	adds	r7, #12
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b086      	sub	sp, #24
 8007120:	af00      	add	r7, sp, #0
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007128:	2300      	movs	r3, #0
 800712a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007132:	2b01      	cmp	r3, #1
 8007134:	d101      	bne.n	800713a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007136:	2302      	movs	r3, #2
 8007138:	e0ff      	b.n	800733a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2201      	movs	r2, #1
 800713e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2b14      	cmp	r3, #20
 8007146:	f200 80f0 	bhi.w	800732a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800714a:	a201      	add	r2, pc, #4	@ (adr r2, 8007150 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800714c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007150:	080071a5 	.word	0x080071a5
 8007154:	0800732b 	.word	0x0800732b
 8007158:	0800732b 	.word	0x0800732b
 800715c:	0800732b 	.word	0x0800732b
 8007160:	080071e5 	.word	0x080071e5
 8007164:	0800732b 	.word	0x0800732b
 8007168:	0800732b 	.word	0x0800732b
 800716c:	0800732b 	.word	0x0800732b
 8007170:	08007227 	.word	0x08007227
 8007174:	0800732b 	.word	0x0800732b
 8007178:	0800732b 	.word	0x0800732b
 800717c:	0800732b 	.word	0x0800732b
 8007180:	08007267 	.word	0x08007267
 8007184:	0800732b 	.word	0x0800732b
 8007188:	0800732b 	.word	0x0800732b
 800718c:	0800732b 	.word	0x0800732b
 8007190:	080072a9 	.word	0x080072a9
 8007194:	0800732b 	.word	0x0800732b
 8007198:	0800732b 	.word	0x0800732b
 800719c:	0800732b 	.word	0x0800732b
 80071a0:	080072e9 	.word	0x080072e9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	68b9      	ldr	r1, [r7, #8]
 80071aa:	4618      	mov	r0, r3
 80071ac:	f000 f970 	bl	8007490 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	699a      	ldr	r2, [r3, #24]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f042 0208 	orr.w	r2, r2, #8
 80071be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	699a      	ldr	r2, [r3, #24]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f022 0204 	bic.w	r2, r2, #4
 80071ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	6999      	ldr	r1, [r3, #24]
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	691a      	ldr	r2, [r3, #16]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	430a      	orrs	r2, r1
 80071e0:	619a      	str	r2, [r3, #24]
      break;
 80071e2:	e0a5      	b.n	8007330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68b9      	ldr	r1, [r7, #8]
 80071ea:	4618      	mov	r0, r3
 80071ec:	f000 f9e0 	bl	80075b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	699a      	ldr	r2, [r3, #24]
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80071fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	699a      	ldr	r2, [r3, #24]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800720e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	6999      	ldr	r1, [r3, #24]
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	691b      	ldr	r3, [r3, #16]
 800721a:	021a      	lsls	r2, r3, #8
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	430a      	orrs	r2, r1
 8007222:	619a      	str	r2, [r3, #24]
      break;
 8007224:	e084      	b.n	8007330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	68b9      	ldr	r1, [r7, #8]
 800722c:	4618      	mov	r0, r3
 800722e:	f000 fa49 	bl	80076c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	69da      	ldr	r2, [r3, #28]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f042 0208 	orr.w	r2, r2, #8
 8007240:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	69da      	ldr	r2, [r3, #28]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f022 0204 	bic.w	r2, r2, #4
 8007250:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	69d9      	ldr	r1, [r3, #28]
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	691a      	ldr	r2, [r3, #16]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	430a      	orrs	r2, r1
 8007262:	61da      	str	r2, [r3, #28]
      break;
 8007264:	e064      	b.n	8007330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	68b9      	ldr	r1, [r7, #8]
 800726c:	4618      	mov	r0, r3
 800726e:	f000 fab1 	bl	80077d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	69da      	ldr	r2, [r3, #28]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007280:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	69da      	ldr	r2, [r3, #28]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007290:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	69d9      	ldr	r1, [r3, #28]
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	691b      	ldr	r3, [r3, #16]
 800729c:	021a      	lsls	r2, r3, #8
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	430a      	orrs	r2, r1
 80072a4:	61da      	str	r2, [r3, #28]
      break;
 80072a6:	e043      	b.n	8007330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68b9      	ldr	r1, [r7, #8]
 80072ae:	4618      	mov	r0, r3
 80072b0:	f000 fafa 	bl	80078a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f042 0208 	orr.w	r2, r2, #8
 80072c2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f022 0204 	bic.w	r2, r2, #4
 80072d2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	691a      	ldr	r2, [r3, #16]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	430a      	orrs	r2, r1
 80072e4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80072e6:	e023      	b.n	8007330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68b9      	ldr	r1, [r7, #8]
 80072ee:	4618      	mov	r0, r3
 80072f0:	f000 fb3e 	bl	8007970 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007302:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007312:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	691b      	ldr	r3, [r3, #16]
 800731e:	021a      	lsls	r2, r3, #8
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	430a      	orrs	r2, r1
 8007326:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007328:	e002      	b.n	8007330 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	75fb      	strb	r3, [r7, #23]
      break;
 800732e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007338:	7dfb      	ldrb	r3, [r7, #23]
}
 800733a:	4618      	mov	r0, r3
 800733c:	3718      	adds	r7, #24
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
 8007342:	bf00      	nop

08007344 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007344:	b480      	push	{r7}
 8007346:	b085      	sub	sp, #20
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	4a46      	ldr	r2, [pc, #280]	@ (8007470 <TIM_Base_SetConfig+0x12c>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d013      	beq.n	8007384 <TIM_Base_SetConfig+0x40>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007362:	d00f      	beq.n	8007384 <TIM_Base_SetConfig+0x40>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	4a43      	ldr	r2, [pc, #268]	@ (8007474 <TIM_Base_SetConfig+0x130>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d00b      	beq.n	8007384 <TIM_Base_SetConfig+0x40>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4a42      	ldr	r2, [pc, #264]	@ (8007478 <TIM_Base_SetConfig+0x134>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d007      	beq.n	8007384 <TIM_Base_SetConfig+0x40>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	4a41      	ldr	r2, [pc, #260]	@ (800747c <TIM_Base_SetConfig+0x138>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d003      	beq.n	8007384 <TIM_Base_SetConfig+0x40>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	4a40      	ldr	r2, [pc, #256]	@ (8007480 <TIM_Base_SetConfig+0x13c>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d108      	bne.n	8007396 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800738a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	68fa      	ldr	r2, [r7, #12]
 8007392:	4313      	orrs	r3, r2
 8007394:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	4a35      	ldr	r2, [pc, #212]	@ (8007470 <TIM_Base_SetConfig+0x12c>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d01f      	beq.n	80073de <TIM_Base_SetConfig+0x9a>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073a4:	d01b      	beq.n	80073de <TIM_Base_SetConfig+0x9a>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	4a32      	ldr	r2, [pc, #200]	@ (8007474 <TIM_Base_SetConfig+0x130>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d017      	beq.n	80073de <TIM_Base_SetConfig+0x9a>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	4a31      	ldr	r2, [pc, #196]	@ (8007478 <TIM_Base_SetConfig+0x134>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d013      	beq.n	80073de <TIM_Base_SetConfig+0x9a>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	4a30      	ldr	r2, [pc, #192]	@ (800747c <TIM_Base_SetConfig+0x138>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d00f      	beq.n	80073de <TIM_Base_SetConfig+0x9a>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	4a2f      	ldr	r2, [pc, #188]	@ (8007480 <TIM_Base_SetConfig+0x13c>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d00b      	beq.n	80073de <TIM_Base_SetConfig+0x9a>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	4a2e      	ldr	r2, [pc, #184]	@ (8007484 <TIM_Base_SetConfig+0x140>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d007      	beq.n	80073de <TIM_Base_SetConfig+0x9a>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4a2d      	ldr	r2, [pc, #180]	@ (8007488 <TIM_Base_SetConfig+0x144>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d003      	beq.n	80073de <TIM_Base_SetConfig+0x9a>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	4a2c      	ldr	r2, [pc, #176]	@ (800748c <TIM_Base_SetConfig+0x148>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d108      	bne.n	80073f0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	68fa      	ldr	r2, [r7, #12]
 80073ec:	4313      	orrs	r3, r2
 80073ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	695b      	ldr	r3, [r3, #20]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	68fa      	ldr	r2, [r7, #12]
 8007402:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	689a      	ldr	r2, [r3, #8]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	4a16      	ldr	r2, [pc, #88]	@ (8007470 <TIM_Base_SetConfig+0x12c>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d00f      	beq.n	800743c <TIM_Base_SetConfig+0xf8>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	4a18      	ldr	r2, [pc, #96]	@ (8007480 <TIM_Base_SetConfig+0x13c>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d00b      	beq.n	800743c <TIM_Base_SetConfig+0xf8>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	4a17      	ldr	r2, [pc, #92]	@ (8007484 <TIM_Base_SetConfig+0x140>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d007      	beq.n	800743c <TIM_Base_SetConfig+0xf8>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	4a16      	ldr	r2, [pc, #88]	@ (8007488 <TIM_Base_SetConfig+0x144>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d003      	beq.n	800743c <TIM_Base_SetConfig+0xf8>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	4a15      	ldr	r2, [pc, #84]	@ (800748c <TIM_Base_SetConfig+0x148>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d103      	bne.n	8007444 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	691a      	ldr	r2, [r3, #16]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2201      	movs	r2, #1
 8007448:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	691b      	ldr	r3, [r3, #16]
 800744e:	f003 0301 	and.w	r3, r3, #1
 8007452:	2b01      	cmp	r3, #1
 8007454:	d105      	bne.n	8007462 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	691b      	ldr	r3, [r3, #16]
 800745a:	f023 0201 	bic.w	r2, r3, #1
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	611a      	str	r2, [r3, #16]
  }
}
 8007462:	bf00      	nop
 8007464:	3714      	adds	r7, #20
 8007466:	46bd      	mov	sp, r7
 8007468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746c:	4770      	bx	lr
 800746e:	bf00      	nop
 8007470:	40010000 	.word	0x40010000
 8007474:	40000400 	.word	0x40000400
 8007478:	40000800 	.word	0x40000800
 800747c:	40000c00 	.word	0x40000c00
 8007480:	40010400 	.word	0x40010400
 8007484:	40014000 	.word	0x40014000
 8007488:	40014400 	.word	0x40014400
 800748c:	40014800 	.word	0x40014800

08007490 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007490:	b480      	push	{r7}
 8007492:	b087      	sub	sp, #28
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a1b      	ldr	r3, [r3, #32]
 800749e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6a1b      	ldr	r3, [r3, #32]
 80074a4:	f023 0201 	bic.w	r2, r3, #1
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	699b      	ldr	r3, [r3, #24]
 80074b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80074b8:	68fa      	ldr	r2, [r7, #12]
 80074ba:	4b37      	ldr	r3, [pc, #220]	@ (8007598 <TIM_OC1_SetConfig+0x108>)
 80074bc:	4013      	ands	r3, r2
 80074be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f023 0303 	bic.w	r3, r3, #3
 80074c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	68fa      	ldr	r2, [r7, #12]
 80074ce:	4313      	orrs	r3, r2
 80074d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	f023 0302 	bic.w	r3, r3, #2
 80074d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	697a      	ldr	r2, [r7, #20]
 80074e0:	4313      	orrs	r3, r2
 80074e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	4a2d      	ldr	r2, [pc, #180]	@ (800759c <TIM_OC1_SetConfig+0x10c>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d00f      	beq.n	800750c <TIM_OC1_SetConfig+0x7c>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	4a2c      	ldr	r2, [pc, #176]	@ (80075a0 <TIM_OC1_SetConfig+0x110>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d00b      	beq.n	800750c <TIM_OC1_SetConfig+0x7c>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	4a2b      	ldr	r2, [pc, #172]	@ (80075a4 <TIM_OC1_SetConfig+0x114>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d007      	beq.n	800750c <TIM_OC1_SetConfig+0x7c>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	4a2a      	ldr	r2, [pc, #168]	@ (80075a8 <TIM_OC1_SetConfig+0x118>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d003      	beq.n	800750c <TIM_OC1_SetConfig+0x7c>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	4a29      	ldr	r2, [pc, #164]	@ (80075ac <TIM_OC1_SetConfig+0x11c>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d10c      	bne.n	8007526 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	f023 0308 	bic.w	r3, r3, #8
 8007512:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	697a      	ldr	r2, [r7, #20]
 800751a:	4313      	orrs	r3, r2
 800751c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	f023 0304 	bic.w	r3, r3, #4
 8007524:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a1c      	ldr	r2, [pc, #112]	@ (800759c <TIM_OC1_SetConfig+0x10c>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d00f      	beq.n	800754e <TIM_OC1_SetConfig+0xbe>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a1b      	ldr	r2, [pc, #108]	@ (80075a0 <TIM_OC1_SetConfig+0x110>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d00b      	beq.n	800754e <TIM_OC1_SetConfig+0xbe>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4a1a      	ldr	r2, [pc, #104]	@ (80075a4 <TIM_OC1_SetConfig+0x114>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d007      	beq.n	800754e <TIM_OC1_SetConfig+0xbe>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	4a19      	ldr	r2, [pc, #100]	@ (80075a8 <TIM_OC1_SetConfig+0x118>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d003      	beq.n	800754e <TIM_OC1_SetConfig+0xbe>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	4a18      	ldr	r2, [pc, #96]	@ (80075ac <TIM_OC1_SetConfig+0x11c>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d111      	bne.n	8007572 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007554:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800755c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	695b      	ldr	r3, [r3, #20]
 8007562:	693a      	ldr	r2, [r7, #16]
 8007564:	4313      	orrs	r3, r2
 8007566:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	699b      	ldr	r3, [r3, #24]
 800756c:	693a      	ldr	r2, [r7, #16]
 800756e:	4313      	orrs	r3, r2
 8007570:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	693a      	ldr	r2, [r7, #16]
 8007576:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	68fa      	ldr	r2, [r7, #12]
 800757c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	685a      	ldr	r2, [r3, #4]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	697a      	ldr	r2, [r7, #20]
 800758a:	621a      	str	r2, [r3, #32]
}
 800758c:	bf00      	nop
 800758e:	371c      	adds	r7, #28
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr
 8007598:	fffeff8f 	.word	0xfffeff8f
 800759c:	40010000 	.word	0x40010000
 80075a0:	40010400 	.word	0x40010400
 80075a4:	40014000 	.word	0x40014000
 80075a8:	40014400 	.word	0x40014400
 80075ac:	40014800 	.word	0x40014800

080075b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b087      	sub	sp, #28
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6a1b      	ldr	r3, [r3, #32]
 80075be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6a1b      	ldr	r3, [r3, #32]
 80075c4:	f023 0210 	bic.w	r2, r3, #16
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	699b      	ldr	r3, [r3, #24]
 80075d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80075d8:	68fa      	ldr	r2, [r7, #12]
 80075da:	4b34      	ldr	r3, [pc, #208]	@ (80076ac <TIM_OC2_SetConfig+0xfc>)
 80075dc:	4013      	ands	r3, r2
 80075de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	021b      	lsls	r3, r3, #8
 80075ee:	68fa      	ldr	r2, [r7, #12]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	f023 0320 	bic.w	r3, r3, #32
 80075fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	011b      	lsls	r3, r3, #4
 8007602:	697a      	ldr	r2, [r7, #20]
 8007604:	4313      	orrs	r3, r2
 8007606:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	4a29      	ldr	r2, [pc, #164]	@ (80076b0 <TIM_OC2_SetConfig+0x100>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d003      	beq.n	8007618 <TIM_OC2_SetConfig+0x68>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	4a28      	ldr	r2, [pc, #160]	@ (80076b4 <TIM_OC2_SetConfig+0x104>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d10d      	bne.n	8007634 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800761e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	68db      	ldr	r3, [r3, #12]
 8007624:	011b      	lsls	r3, r3, #4
 8007626:	697a      	ldr	r2, [r7, #20]
 8007628:	4313      	orrs	r3, r2
 800762a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007632:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	4a1e      	ldr	r2, [pc, #120]	@ (80076b0 <TIM_OC2_SetConfig+0x100>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d00f      	beq.n	800765c <TIM_OC2_SetConfig+0xac>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	4a1d      	ldr	r2, [pc, #116]	@ (80076b4 <TIM_OC2_SetConfig+0x104>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d00b      	beq.n	800765c <TIM_OC2_SetConfig+0xac>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4a1c      	ldr	r2, [pc, #112]	@ (80076b8 <TIM_OC2_SetConfig+0x108>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d007      	beq.n	800765c <TIM_OC2_SetConfig+0xac>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	4a1b      	ldr	r2, [pc, #108]	@ (80076bc <TIM_OC2_SetConfig+0x10c>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d003      	beq.n	800765c <TIM_OC2_SetConfig+0xac>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	4a1a      	ldr	r2, [pc, #104]	@ (80076c0 <TIM_OC2_SetConfig+0x110>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d113      	bne.n	8007684 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007662:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800766a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	695b      	ldr	r3, [r3, #20]
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	693a      	ldr	r2, [r7, #16]
 8007674:	4313      	orrs	r3, r2
 8007676:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	699b      	ldr	r3, [r3, #24]
 800767c:	009b      	lsls	r3, r3, #2
 800767e:	693a      	ldr	r2, [r7, #16]
 8007680:	4313      	orrs	r3, r2
 8007682:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	693a      	ldr	r2, [r7, #16]
 8007688:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	68fa      	ldr	r2, [r7, #12]
 800768e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	685a      	ldr	r2, [r3, #4]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	697a      	ldr	r2, [r7, #20]
 800769c:	621a      	str	r2, [r3, #32]
}
 800769e:	bf00      	nop
 80076a0:	371c      	adds	r7, #28
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	feff8fff 	.word	0xfeff8fff
 80076b0:	40010000 	.word	0x40010000
 80076b4:	40010400 	.word	0x40010400
 80076b8:	40014000 	.word	0x40014000
 80076bc:	40014400 	.word	0x40014400
 80076c0:	40014800 	.word	0x40014800

080076c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b087      	sub	sp, #28
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6a1b      	ldr	r3, [r3, #32]
 80076d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6a1b      	ldr	r3, [r3, #32]
 80076d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	69db      	ldr	r3, [r3, #28]
 80076ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076ec:	68fa      	ldr	r2, [r7, #12]
 80076ee:	4b33      	ldr	r3, [pc, #204]	@ (80077bc <TIM_OC3_SetConfig+0xf8>)
 80076f0:	4013      	ands	r3, r2
 80076f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f023 0303 	bic.w	r3, r3, #3
 80076fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	68fa      	ldr	r2, [r7, #12]
 8007702:	4313      	orrs	r3, r2
 8007704:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800770c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	021b      	lsls	r3, r3, #8
 8007714:	697a      	ldr	r2, [r7, #20]
 8007716:	4313      	orrs	r3, r2
 8007718:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a28      	ldr	r2, [pc, #160]	@ (80077c0 <TIM_OC3_SetConfig+0xfc>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d003      	beq.n	800772a <TIM_OC3_SetConfig+0x66>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a27      	ldr	r2, [pc, #156]	@ (80077c4 <TIM_OC3_SetConfig+0x100>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d10d      	bne.n	8007746 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007730:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	021b      	lsls	r3, r3, #8
 8007738:	697a      	ldr	r2, [r7, #20]
 800773a:	4313      	orrs	r3, r2
 800773c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007744:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	4a1d      	ldr	r2, [pc, #116]	@ (80077c0 <TIM_OC3_SetConfig+0xfc>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d00f      	beq.n	800776e <TIM_OC3_SetConfig+0xaa>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4a1c      	ldr	r2, [pc, #112]	@ (80077c4 <TIM_OC3_SetConfig+0x100>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d00b      	beq.n	800776e <TIM_OC3_SetConfig+0xaa>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	4a1b      	ldr	r2, [pc, #108]	@ (80077c8 <TIM_OC3_SetConfig+0x104>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d007      	beq.n	800776e <TIM_OC3_SetConfig+0xaa>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	4a1a      	ldr	r2, [pc, #104]	@ (80077cc <TIM_OC3_SetConfig+0x108>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d003      	beq.n	800776e <TIM_OC3_SetConfig+0xaa>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	4a19      	ldr	r2, [pc, #100]	@ (80077d0 <TIM_OC3_SetConfig+0x10c>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d113      	bne.n	8007796 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007774:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800777c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	695b      	ldr	r3, [r3, #20]
 8007782:	011b      	lsls	r3, r3, #4
 8007784:	693a      	ldr	r2, [r7, #16]
 8007786:	4313      	orrs	r3, r2
 8007788:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	699b      	ldr	r3, [r3, #24]
 800778e:	011b      	lsls	r3, r3, #4
 8007790:	693a      	ldr	r2, [r7, #16]
 8007792:	4313      	orrs	r3, r2
 8007794:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	693a      	ldr	r2, [r7, #16]
 800779a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	68fa      	ldr	r2, [r7, #12]
 80077a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	685a      	ldr	r2, [r3, #4]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	697a      	ldr	r2, [r7, #20]
 80077ae:	621a      	str	r2, [r3, #32]
}
 80077b0:	bf00      	nop
 80077b2:	371c      	adds	r7, #28
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr
 80077bc:	fffeff8f 	.word	0xfffeff8f
 80077c0:	40010000 	.word	0x40010000
 80077c4:	40010400 	.word	0x40010400
 80077c8:	40014000 	.word	0x40014000
 80077cc:	40014400 	.word	0x40014400
 80077d0:	40014800 	.word	0x40014800

080077d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b087      	sub	sp, #28
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6a1b      	ldr	r3, [r3, #32]
 80077e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	69db      	ldr	r3, [r3, #28]
 80077fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	4b24      	ldr	r3, [pc, #144]	@ (8007890 <TIM_OC4_SetConfig+0xbc>)
 8007800:	4013      	ands	r3, r2
 8007802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800780a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	021b      	lsls	r3, r3, #8
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	4313      	orrs	r3, r2
 8007816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800781e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	031b      	lsls	r3, r3, #12
 8007826:	693a      	ldr	r2, [r7, #16]
 8007828:	4313      	orrs	r3, r2
 800782a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	4a19      	ldr	r2, [pc, #100]	@ (8007894 <TIM_OC4_SetConfig+0xc0>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d00f      	beq.n	8007854 <TIM_OC4_SetConfig+0x80>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	4a18      	ldr	r2, [pc, #96]	@ (8007898 <TIM_OC4_SetConfig+0xc4>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d00b      	beq.n	8007854 <TIM_OC4_SetConfig+0x80>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	4a17      	ldr	r2, [pc, #92]	@ (800789c <TIM_OC4_SetConfig+0xc8>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d007      	beq.n	8007854 <TIM_OC4_SetConfig+0x80>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	4a16      	ldr	r2, [pc, #88]	@ (80078a0 <TIM_OC4_SetConfig+0xcc>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d003      	beq.n	8007854 <TIM_OC4_SetConfig+0x80>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	4a15      	ldr	r2, [pc, #84]	@ (80078a4 <TIM_OC4_SetConfig+0xd0>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d109      	bne.n	8007868 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800785a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	695b      	ldr	r3, [r3, #20]
 8007860:	019b      	lsls	r3, r3, #6
 8007862:	697a      	ldr	r2, [r7, #20]
 8007864:	4313      	orrs	r3, r2
 8007866:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	697a      	ldr	r2, [r7, #20]
 800786c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	68fa      	ldr	r2, [r7, #12]
 8007872:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	685a      	ldr	r2, [r3, #4]
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	693a      	ldr	r2, [r7, #16]
 8007880:	621a      	str	r2, [r3, #32]
}
 8007882:	bf00      	nop
 8007884:	371c      	adds	r7, #28
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr
 800788e:	bf00      	nop
 8007890:	feff8fff 	.word	0xfeff8fff
 8007894:	40010000 	.word	0x40010000
 8007898:	40010400 	.word	0x40010400
 800789c:	40014000 	.word	0x40014000
 80078a0:	40014400 	.word	0x40014400
 80078a4:	40014800 	.word	0x40014800

080078a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b087      	sub	sp, #28
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a1b      	ldr	r3, [r3, #32]
 80078b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6a1b      	ldr	r3, [r3, #32]
 80078bc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80078d0:	68fa      	ldr	r2, [r7, #12]
 80078d2:	4b21      	ldr	r3, [pc, #132]	@ (8007958 <TIM_OC5_SetConfig+0xb0>)
 80078d4:	4013      	ands	r3, r2
 80078d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	68fa      	ldr	r2, [r7, #12]
 80078de:	4313      	orrs	r3, r2
 80078e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80078e8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	041b      	lsls	r3, r3, #16
 80078f0:	693a      	ldr	r2, [r7, #16]
 80078f2:	4313      	orrs	r3, r2
 80078f4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a18      	ldr	r2, [pc, #96]	@ (800795c <TIM_OC5_SetConfig+0xb4>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d00f      	beq.n	800791e <TIM_OC5_SetConfig+0x76>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a17      	ldr	r2, [pc, #92]	@ (8007960 <TIM_OC5_SetConfig+0xb8>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d00b      	beq.n	800791e <TIM_OC5_SetConfig+0x76>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a16      	ldr	r2, [pc, #88]	@ (8007964 <TIM_OC5_SetConfig+0xbc>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d007      	beq.n	800791e <TIM_OC5_SetConfig+0x76>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a15      	ldr	r2, [pc, #84]	@ (8007968 <TIM_OC5_SetConfig+0xc0>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d003      	beq.n	800791e <TIM_OC5_SetConfig+0x76>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4a14      	ldr	r2, [pc, #80]	@ (800796c <TIM_OC5_SetConfig+0xc4>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d109      	bne.n	8007932 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007924:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	695b      	ldr	r3, [r3, #20]
 800792a:	021b      	lsls	r3, r3, #8
 800792c:	697a      	ldr	r2, [r7, #20]
 800792e:	4313      	orrs	r3, r2
 8007930:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	697a      	ldr	r2, [r7, #20]
 8007936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	68fa      	ldr	r2, [r7, #12]
 800793c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	685a      	ldr	r2, [r3, #4]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	693a      	ldr	r2, [r7, #16]
 800794a:	621a      	str	r2, [r3, #32]
}
 800794c:	bf00      	nop
 800794e:	371c      	adds	r7, #28
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr
 8007958:	fffeff8f 	.word	0xfffeff8f
 800795c:	40010000 	.word	0x40010000
 8007960:	40010400 	.word	0x40010400
 8007964:	40014000 	.word	0x40014000
 8007968:	40014400 	.word	0x40014400
 800796c:	40014800 	.word	0x40014800

08007970 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007970:	b480      	push	{r7}
 8007972:	b087      	sub	sp, #28
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6a1b      	ldr	r3, [r3, #32]
 8007984:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007998:	68fa      	ldr	r2, [r7, #12]
 800799a:	4b22      	ldr	r3, [pc, #136]	@ (8007a24 <TIM_OC6_SetConfig+0xb4>)
 800799c:	4013      	ands	r3, r2
 800799e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	021b      	lsls	r3, r3, #8
 80079a6:	68fa      	ldr	r2, [r7, #12]
 80079a8:	4313      	orrs	r3, r2
 80079aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80079b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	051b      	lsls	r3, r3, #20
 80079ba:	693a      	ldr	r2, [r7, #16]
 80079bc:	4313      	orrs	r3, r2
 80079be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	4a19      	ldr	r2, [pc, #100]	@ (8007a28 <TIM_OC6_SetConfig+0xb8>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d00f      	beq.n	80079e8 <TIM_OC6_SetConfig+0x78>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	4a18      	ldr	r2, [pc, #96]	@ (8007a2c <TIM_OC6_SetConfig+0xbc>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d00b      	beq.n	80079e8 <TIM_OC6_SetConfig+0x78>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	4a17      	ldr	r2, [pc, #92]	@ (8007a30 <TIM_OC6_SetConfig+0xc0>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d007      	beq.n	80079e8 <TIM_OC6_SetConfig+0x78>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	4a16      	ldr	r2, [pc, #88]	@ (8007a34 <TIM_OC6_SetConfig+0xc4>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d003      	beq.n	80079e8 <TIM_OC6_SetConfig+0x78>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	4a15      	ldr	r2, [pc, #84]	@ (8007a38 <TIM_OC6_SetConfig+0xc8>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d109      	bne.n	80079fc <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80079ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	695b      	ldr	r3, [r3, #20]
 80079f4:	029b      	lsls	r3, r3, #10
 80079f6:	697a      	ldr	r2, [r7, #20]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	693a      	ldr	r2, [r7, #16]
 8007a14:	621a      	str	r2, [r3, #32]
}
 8007a16:	bf00      	nop
 8007a18:	371c      	adds	r7, #28
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a20:	4770      	bx	lr
 8007a22:	bf00      	nop
 8007a24:	feff8fff 	.word	0xfeff8fff
 8007a28:	40010000 	.word	0x40010000
 8007a2c:	40010400 	.word	0x40010400
 8007a30:	40014000 	.word	0x40014000
 8007a34:	40014400 	.word	0x40014400
 8007a38:	40014800 	.word	0x40014800

08007a3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b082      	sub	sp, #8
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d101      	bne.n	8007a4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e042      	b.n	8007ad4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d106      	bne.n	8007a66 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f7f9 fd61 	bl	8001528 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2224      	movs	r2, #36	@ 0x24
 8007a6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f022 0201 	bic.w	r2, r2, #1
 8007a7c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d002      	beq.n	8007a8c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f000 fd90 	bl	80085ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f000 f825 	bl	8007adc <UART_SetConfig>
 8007a92:	4603      	mov	r3, r0
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d101      	bne.n	8007a9c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e01b      	b.n	8007ad4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	685a      	ldr	r2, [r3, #4]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007aaa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	689a      	ldr	r2, [r3, #8]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007aba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f042 0201 	orr.w	r2, r2, #1
 8007aca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f000 fe0f 	bl	80086f0 <UART_CheckIdleState>
 8007ad2:	4603      	mov	r3, r0
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3708      	adds	r7, #8
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}

08007adc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007adc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ae0:	b092      	sub	sp, #72	@ 0x48
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	689a      	ldr	r2, [r3, #8]
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	691b      	ldr	r3, [r3, #16]
 8007af4:	431a      	orrs	r2, r3
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	695b      	ldr	r3, [r3, #20]
 8007afa:	431a      	orrs	r2, r3
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	69db      	ldr	r3, [r3, #28]
 8007b00:	4313      	orrs	r3, r2
 8007b02:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	681a      	ldr	r2, [r3, #0]
 8007b0a:	4bbe      	ldr	r3, [pc, #760]	@ (8007e04 <UART_SetConfig+0x328>)
 8007b0c:	4013      	ands	r3, r2
 8007b0e:	697a      	ldr	r2, [r7, #20]
 8007b10:	6812      	ldr	r2, [r2, #0]
 8007b12:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007b14:	430b      	orrs	r3, r1
 8007b16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	68da      	ldr	r2, [r3, #12]
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	430a      	orrs	r2, r1
 8007b2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	699b      	ldr	r3, [r3, #24]
 8007b32:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4ab3      	ldr	r2, [pc, #716]	@ (8007e08 <UART_SetConfig+0x32c>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d004      	beq.n	8007b48 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	6a1b      	ldr	r3, [r3, #32]
 8007b42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b44:	4313      	orrs	r3, r2
 8007b46:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	689a      	ldr	r2, [r3, #8]
 8007b4e:	4baf      	ldr	r3, [pc, #700]	@ (8007e0c <UART_SetConfig+0x330>)
 8007b50:	4013      	ands	r3, r2
 8007b52:	697a      	ldr	r2, [r7, #20]
 8007b54:	6812      	ldr	r2, [r2, #0]
 8007b56:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007b58:	430b      	orrs	r3, r1
 8007b5a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b62:	f023 010f 	bic.w	r1, r3, #15
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	430a      	orrs	r2, r1
 8007b70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4aa6      	ldr	r2, [pc, #664]	@ (8007e10 <UART_SetConfig+0x334>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d177      	bne.n	8007c6c <UART_SetConfig+0x190>
 8007b7c:	4ba5      	ldr	r3, [pc, #660]	@ (8007e14 <UART_SetConfig+0x338>)
 8007b7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b80:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b84:	2b28      	cmp	r3, #40	@ 0x28
 8007b86:	d86d      	bhi.n	8007c64 <UART_SetConfig+0x188>
 8007b88:	a201      	add	r2, pc, #4	@ (adr r2, 8007b90 <UART_SetConfig+0xb4>)
 8007b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b8e:	bf00      	nop
 8007b90:	08007c35 	.word	0x08007c35
 8007b94:	08007c65 	.word	0x08007c65
 8007b98:	08007c65 	.word	0x08007c65
 8007b9c:	08007c65 	.word	0x08007c65
 8007ba0:	08007c65 	.word	0x08007c65
 8007ba4:	08007c65 	.word	0x08007c65
 8007ba8:	08007c65 	.word	0x08007c65
 8007bac:	08007c65 	.word	0x08007c65
 8007bb0:	08007c3d 	.word	0x08007c3d
 8007bb4:	08007c65 	.word	0x08007c65
 8007bb8:	08007c65 	.word	0x08007c65
 8007bbc:	08007c65 	.word	0x08007c65
 8007bc0:	08007c65 	.word	0x08007c65
 8007bc4:	08007c65 	.word	0x08007c65
 8007bc8:	08007c65 	.word	0x08007c65
 8007bcc:	08007c65 	.word	0x08007c65
 8007bd0:	08007c45 	.word	0x08007c45
 8007bd4:	08007c65 	.word	0x08007c65
 8007bd8:	08007c65 	.word	0x08007c65
 8007bdc:	08007c65 	.word	0x08007c65
 8007be0:	08007c65 	.word	0x08007c65
 8007be4:	08007c65 	.word	0x08007c65
 8007be8:	08007c65 	.word	0x08007c65
 8007bec:	08007c65 	.word	0x08007c65
 8007bf0:	08007c4d 	.word	0x08007c4d
 8007bf4:	08007c65 	.word	0x08007c65
 8007bf8:	08007c65 	.word	0x08007c65
 8007bfc:	08007c65 	.word	0x08007c65
 8007c00:	08007c65 	.word	0x08007c65
 8007c04:	08007c65 	.word	0x08007c65
 8007c08:	08007c65 	.word	0x08007c65
 8007c0c:	08007c65 	.word	0x08007c65
 8007c10:	08007c55 	.word	0x08007c55
 8007c14:	08007c65 	.word	0x08007c65
 8007c18:	08007c65 	.word	0x08007c65
 8007c1c:	08007c65 	.word	0x08007c65
 8007c20:	08007c65 	.word	0x08007c65
 8007c24:	08007c65 	.word	0x08007c65
 8007c28:	08007c65 	.word	0x08007c65
 8007c2c:	08007c65 	.word	0x08007c65
 8007c30:	08007c5d 	.word	0x08007c5d
 8007c34:	2301      	movs	r3, #1
 8007c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c3a:	e222      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007c3c:	2304      	movs	r3, #4
 8007c3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c42:	e21e      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007c44:	2308      	movs	r3, #8
 8007c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c4a:	e21a      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007c4c:	2310      	movs	r3, #16
 8007c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c52:	e216      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007c54:	2320      	movs	r3, #32
 8007c56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c5a:	e212      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007c5c:	2340      	movs	r3, #64	@ 0x40
 8007c5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c62:	e20e      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007c64:	2380      	movs	r3, #128	@ 0x80
 8007c66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c6a:	e20a      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a69      	ldr	r2, [pc, #420]	@ (8007e18 <UART_SetConfig+0x33c>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d130      	bne.n	8007cd8 <UART_SetConfig+0x1fc>
 8007c76:	4b67      	ldr	r3, [pc, #412]	@ (8007e14 <UART_SetConfig+0x338>)
 8007c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c7a:	f003 0307 	and.w	r3, r3, #7
 8007c7e:	2b05      	cmp	r3, #5
 8007c80:	d826      	bhi.n	8007cd0 <UART_SetConfig+0x1f4>
 8007c82:	a201      	add	r2, pc, #4	@ (adr r2, 8007c88 <UART_SetConfig+0x1ac>)
 8007c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c88:	08007ca1 	.word	0x08007ca1
 8007c8c:	08007ca9 	.word	0x08007ca9
 8007c90:	08007cb1 	.word	0x08007cb1
 8007c94:	08007cb9 	.word	0x08007cb9
 8007c98:	08007cc1 	.word	0x08007cc1
 8007c9c:	08007cc9 	.word	0x08007cc9
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ca6:	e1ec      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007ca8:	2304      	movs	r3, #4
 8007caa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cae:	e1e8      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007cb0:	2308      	movs	r3, #8
 8007cb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cb6:	e1e4      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007cb8:	2310      	movs	r3, #16
 8007cba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cbe:	e1e0      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007cc0:	2320      	movs	r3, #32
 8007cc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cc6:	e1dc      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007cc8:	2340      	movs	r3, #64	@ 0x40
 8007cca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cce:	e1d8      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007cd0:	2380      	movs	r3, #128	@ 0x80
 8007cd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cd6:	e1d4      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007cd8:	697b      	ldr	r3, [r7, #20]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a4f      	ldr	r2, [pc, #316]	@ (8007e1c <UART_SetConfig+0x340>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d130      	bne.n	8007d44 <UART_SetConfig+0x268>
 8007ce2:	4b4c      	ldr	r3, [pc, #304]	@ (8007e14 <UART_SetConfig+0x338>)
 8007ce4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ce6:	f003 0307 	and.w	r3, r3, #7
 8007cea:	2b05      	cmp	r3, #5
 8007cec:	d826      	bhi.n	8007d3c <UART_SetConfig+0x260>
 8007cee:	a201      	add	r2, pc, #4	@ (adr r2, 8007cf4 <UART_SetConfig+0x218>)
 8007cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cf4:	08007d0d 	.word	0x08007d0d
 8007cf8:	08007d15 	.word	0x08007d15
 8007cfc:	08007d1d 	.word	0x08007d1d
 8007d00:	08007d25 	.word	0x08007d25
 8007d04:	08007d2d 	.word	0x08007d2d
 8007d08:	08007d35 	.word	0x08007d35
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d12:	e1b6      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007d14:	2304      	movs	r3, #4
 8007d16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d1a:	e1b2      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007d1c:	2308      	movs	r3, #8
 8007d1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d22:	e1ae      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007d24:	2310      	movs	r3, #16
 8007d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d2a:	e1aa      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007d2c:	2320      	movs	r3, #32
 8007d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d32:	e1a6      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007d34:	2340      	movs	r3, #64	@ 0x40
 8007d36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d3a:	e1a2      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007d3c:	2380      	movs	r3, #128	@ 0x80
 8007d3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d42:	e19e      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a35      	ldr	r2, [pc, #212]	@ (8007e20 <UART_SetConfig+0x344>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d130      	bne.n	8007db0 <UART_SetConfig+0x2d4>
 8007d4e:	4b31      	ldr	r3, [pc, #196]	@ (8007e14 <UART_SetConfig+0x338>)
 8007d50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d52:	f003 0307 	and.w	r3, r3, #7
 8007d56:	2b05      	cmp	r3, #5
 8007d58:	d826      	bhi.n	8007da8 <UART_SetConfig+0x2cc>
 8007d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d60 <UART_SetConfig+0x284>)
 8007d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d60:	08007d79 	.word	0x08007d79
 8007d64:	08007d81 	.word	0x08007d81
 8007d68:	08007d89 	.word	0x08007d89
 8007d6c:	08007d91 	.word	0x08007d91
 8007d70:	08007d99 	.word	0x08007d99
 8007d74:	08007da1 	.word	0x08007da1
 8007d78:	2300      	movs	r3, #0
 8007d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d7e:	e180      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007d80:	2304      	movs	r3, #4
 8007d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d86:	e17c      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007d88:	2308      	movs	r3, #8
 8007d8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d8e:	e178      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007d90:	2310      	movs	r3, #16
 8007d92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d96:	e174      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007d98:	2320      	movs	r3, #32
 8007d9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d9e:	e170      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007da0:	2340      	movs	r3, #64	@ 0x40
 8007da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007da6:	e16c      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007da8:	2380      	movs	r3, #128	@ 0x80
 8007daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dae:	e168      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a1b      	ldr	r2, [pc, #108]	@ (8007e24 <UART_SetConfig+0x348>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d142      	bne.n	8007e40 <UART_SetConfig+0x364>
 8007dba:	4b16      	ldr	r3, [pc, #88]	@ (8007e14 <UART_SetConfig+0x338>)
 8007dbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dbe:	f003 0307 	and.w	r3, r3, #7
 8007dc2:	2b05      	cmp	r3, #5
 8007dc4:	d838      	bhi.n	8007e38 <UART_SetConfig+0x35c>
 8007dc6:	a201      	add	r2, pc, #4	@ (adr r2, 8007dcc <UART_SetConfig+0x2f0>)
 8007dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dcc:	08007de5 	.word	0x08007de5
 8007dd0:	08007ded 	.word	0x08007ded
 8007dd4:	08007df5 	.word	0x08007df5
 8007dd8:	08007dfd 	.word	0x08007dfd
 8007ddc:	08007e29 	.word	0x08007e29
 8007de0:	08007e31 	.word	0x08007e31
 8007de4:	2300      	movs	r3, #0
 8007de6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dea:	e14a      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007dec:	2304      	movs	r3, #4
 8007dee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007df2:	e146      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007df4:	2308      	movs	r3, #8
 8007df6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dfa:	e142      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007dfc:	2310      	movs	r3, #16
 8007dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e02:	e13e      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007e04:	cfff69f3 	.word	0xcfff69f3
 8007e08:	58000c00 	.word	0x58000c00
 8007e0c:	11fff4ff 	.word	0x11fff4ff
 8007e10:	40011000 	.word	0x40011000
 8007e14:	58024400 	.word	0x58024400
 8007e18:	40004400 	.word	0x40004400
 8007e1c:	40004800 	.word	0x40004800
 8007e20:	40004c00 	.word	0x40004c00
 8007e24:	40005000 	.word	0x40005000
 8007e28:	2320      	movs	r3, #32
 8007e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e2e:	e128      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007e30:	2340      	movs	r3, #64	@ 0x40
 8007e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e36:	e124      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007e38:	2380      	movs	r3, #128	@ 0x80
 8007e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e3e:	e120      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4acb      	ldr	r2, [pc, #812]	@ (8008174 <UART_SetConfig+0x698>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d176      	bne.n	8007f38 <UART_SetConfig+0x45c>
 8007e4a:	4bcb      	ldr	r3, [pc, #812]	@ (8008178 <UART_SetConfig+0x69c>)
 8007e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e52:	2b28      	cmp	r3, #40	@ 0x28
 8007e54:	d86c      	bhi.n	8007f30 <UART_SetConfig+0x454>
 8007e56:	a201      	add	r2, pc, #4	@ (adr r2, 8007e5c <UART_SetConfig+0x380>)
 8007e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e5c:	08007f01 	.word	0x08007f01
 8007e60:	08007f31 	.word	0x08007f31
 8007e64:	08007f31 	.word	0x08007f31
 8007e68:	08007f31 	.word	0x08007f31
 8007e6c:	08007f31 	.word	0x08007f31
 8007e70:	08007f31 	.word	0x08007f31
 8007e74:	08007f31 	.word	0x08007f31
 8007e78:	08007f31 	.word	0x08007f31
 8007e7c:	08007f09 	.word	0x08007f09
 8007e80:	08007f31 	.word	0x08007f31
 8007e84:	08007f31 	.word	0x08007f31
 8007e88:	08007f31 	.word	0x08007f31
 8007e8c:	08007f31 	.word	0x08007f31
 8007e90:	08007f31 	.word	0x08007f31
 8007e94:	08007f31 	.word	0x08007f31
 8007e98:	08007f31 	.word	0x08007f31
 8007e9c:	08007f11 	.word	0x08007f11
 8007ea0:	08007f31 	.word	0x08007f31
 8007ea4:	08007f31 	.word	0x08007f31
 8007ea8:	08007f31 	.word	0x08007f31
 8007eac:	08007f31 	.word	0x08007f31
 8007eb0:	08007f31 	.word	0x08007f31
 8007eb4:	08007f31 	.word	0x08007f31
 8007eb8:	08007f31 	.word	0x08007f31
 8007ebc:	08007f19 	.word	0x08007f19
 8007ec0:	08007f31 	.word	0x08007f31
 8007ec4:	08007f31 	.word	0x08007f31
 8007ec8:	08007f31 	.word	0x08007f31
 8007ecc:	08007f31 	.word	0x08007f31
 8007ed0:	08007f31 	.word	0x08007f31
 8007ed4:	08007f31 	.word	0x08007f31
 8007ed8:	08007f31 	.word	0x08007f31
 8007edc:	08007f21 	.word	0x08007f21
 8007ee0:	08007f31 	.word	0x08007f31
 8007ee4:	08007f31 	.word	0x08007f31
 8007ee8:	08007f31 	.word	0x08007f31
 8007eec:	08007f31 	.word	0x08007f31
 8007ef0:	08007f31 	.word	0x08007f31
 8007ef4:	08007f31 	.word	0x08007f31
 8007ef8:	08007f31 	.word	0x08007f31
 8007efc:	08007f29 	.word	0x08007f29
 8007f00:	2301      	movs	r3, #1
 8007f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f06:	e0bc      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007f08:	2304      	movs	r3, #4
 8007f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f0e:	e0b8      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007f10:	2308      	movs	r3, #8
 8007f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f16:	e0b4      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007f18:	2310      	movs	r3, #16
 8007f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f1e:	e0b0      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007f20:	2320      	movs	r3, #32
 8007f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f26:	e0ac      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007f28:	2340      	movs	r3, #64	@ 0x40
 8007f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f2e:	e0a8      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007f30:	2380      	movs	r3, #128	@ 0x80
 8007f32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f36:	e0a4      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4a8f      	ldr	r2, [pc, #572]	@ (800817c <UART_SetConfig+0x6a0>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d130      	bne.n	8007fa4 <UART_SetConfig+0x4c8>
 8007f42:	4b8d      	ldr	r3, [pc, #564]	@ (8008178 <UART_SetConfig+0x69c>)
 8007f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f46:	f003 0307 	and.w	r3, r3, #7
 8007f4a:	2b05      	cmp	r3, #5
 8007f4c:	d826      	bhi.n	8007f9c <UART_SetConfig+0x4c0>
 8007f4e:	a201      	add	r2, pc, #4	@ (adr r2, 8007f54 <UART_SetConfig+0x478>)
 8007f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f54:	08007f6d 	.word	0x08007f6d
 8007f58:	08007f75 	.word	0x08007f75
 8007f5c:	08007f7d 	.word	0x08007f7d
 8007f60:	08007f85 	.word	0x08007f85
 8007f64:	08007f8d 	.word	0x08007f8d
 8007f68:	08007f95 	.word	0x08007f95
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f72:	e086      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007f74:	2304      	movs	r3, #4
 8007f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f7a:	e082      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007f7c:	2308      	movs	r3, #8
 8007f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f82:	e07e      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007f84:	2310      	movs	r3, #16
 8007f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f8a:	e07a      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007f8c:	2320      	movs	r3, #32
 8007f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f92:	e076      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007f94:	2340      	movs	r3, #64	@ 0x40
 8007f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f9a:	e072      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007f9c:	2380      	movs	r3, #128	@ 0x80
 8007f9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fa2:	e06e      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007fa4:	697b      	ldr	r3, [r7, #20]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a75      	ldr	r2, [pc, #468]	@ (8008180 <UART_SetConfig+0x6a4>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d130      	bne.n	8008010 <UART_SetConfig+0x534>
 8007fae:	4b72      	ldr	r3, [pc, #456]	@ (8008178 <UART_SetConfig+0x69c>)
 8007fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fb2:	f003 0307 	and.w	r3, r3, #7
 8007fb6:	2b05      	cmp	r3, #5
 8007fb8:	d826      	bhi.n	8008008 <UART_SetConfig+0x52c>
 8007fba:	a201      	add	r2, pc, #4	@ (adr r2, 8007fc0 <UART_SetConfig+0x4e4>)
 8007fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fc0:	08007fd9 	.word	0x08007fd9
 8007fc4:	08007fe1 	.word	0x08007fe1
 8007fc8:	08007fe9 	.word	0x08007fe9
 8007fcc:	08007ff1 	.word	0x08007ff1
 8007fd0:	08007ff9 	.word	0x08007ff9
 8007fd4:	08008001 	.word	0x08008001
 8007fd8:	2300      	movs	r3, #0
 8007fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fde:	e050      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007fe0:	2304      	movs	r3, #4
 8007fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fe6:	e04c      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007fe8:	2308      	movs	r3, #8
 8007fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fee:	e048      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007ff0:	2310      	movs	r3, #16
 8007ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ff6:	e044      	b.n	8008082 <UART_SetConfig+0x5a6>
 8007ff8:	2320      	movs	r3, #32
 8007ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ffe:	e040      	b.n	8008082 <UART_SetConfig+0x5a6>
 8008000:	2340      	movs	r3, #64	@ 0x40
 8008002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008006:	e03c      	b.n	8008082 <UART_SetConfig+0x5a6>
 8008008:	2380      	movs	r3, #128	@ 0x80
 800800a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800800e:	e038      	b.n	8008082 <UART_SetConfig+0x5a6>
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a5b      	ldr	r2, [pc, #364]	@ (8008184 <UART_SetConfig+0x6a8>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d130      	bne.n	800807c <UART_SetConfig+0x5a0>
 800801a:	4b57      	ldr	r3, [pc, #348]	@ (8008178 <UART_SetConfig+0x69c>)
 800801c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800801e:	f003 0307 	and.w	r3, r3, #7
 8008022:	2b05      	cmp	r3, #5
 8008024:	d826      	bhi.n	8008074 <UART_SetConfig+0x598>
 8008026:	a201      	add	r2, pc, #4	@ (adr r2, 800802c <UART_SetConfig+0x550>)
 8008028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800802c:	08008045 	.word	0x08008045
 8008030:	0800804d 	.word	0x0800804d
 8008034:	08008055 	.word	0x08008055
 8008038:	0800805d 	.word	0x0800805d
 800803c:	08008065 	.word	0x08008065
 8008040:	0800806d 	.word	0x0800806d
 8008044:	2302      	movs	r3, #2
 8008046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800804a:	e01a      	b.n	8008082 <UART_SetConfig+0x5a6>
 800804c:	2304      	movs	r3, #4
 800804e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008052:	e016      	b.n	8008082 <UART_SetConfig+0x5a6>
 8008054:	2308      	movs	r3, #8
 8008056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800805a:	e012      	b.n	8008082 <UART_SetConfig+0x5a6>
 800805c:	2310      	movs	r3, #16
 800805e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008062:	e00e      	b.n	8008082 <UART_SetConfig+0x5a6>
 8008064:	2320      	movs	r3, #32
 8008066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800806a:	e00a      	b.n	8008082 <UART_SetConfig+0x5a6>
 800806c:	2340      	movs	r3, #64	@ 0x40
 800806e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008072:	e006      	b.n	8008082 <UART_SetConfig+0x5a6>
 8008074:	2380      	movs	r3, #128	@ 0x80
 8008076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800807a:	e002      	b.n	8008082 <UART_SetConfig+0x5a6>
 800807c:	2380      	movs	r3, #128	@ 0x80
 800807e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a3f      	ldr	r2, [pc, #252]	@ (8008184 <UART_SetConfig+0x6a8>)
 8008088:	4293      	cmp	r3, r2
 800808a:	f040 80f8 	bne.w	800827e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800808e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008092:	2b20      	cmp	r3, #32
 8008094:	dc46      	bgt.n	8008124 <UART_SetConfig+0x648>
 8008096:	2b02      	cmp	r3, #2
 8008098:	f2c0 8082 	blt.w	80081a0 <UART_SetConfig+0x6c4>
 800809c:	3b02      	subs	r3, #2
 800809e:	2b1e      	cmp	r3, #30
 80080a0:	d87e      	bhi.n	80081a0 <UART_SetConfig+0x6c4>
 80080a2:	a201      	add	r2, pc, #4	@ (adr r2, 80080a8 <UART_SetConfig+0x5cc>)
 80080a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080a8:	0800812b 	.word	0x0800812b
 80080ac:	080081a1 	.word	0x080081a1
 80080b0:	08008133 	.word	0x08008133
 80080b4:	080081a1 	.word	0x080081a1
 80080b8:	080081a1 	.word	0x080081a1
 80080bc:	080081a1 	.word	0x080081a1
 80080c0:	08008143 	.word	0x08008143
 80080c4:	080081a1 	.word	0x080081a1
 80080c8:	080081a1 	.word	0x080081a1
 80080cc:	080081a1 	.word	0x080081a1
 80080d0:	080081a1 	.word	0x080081a1
 80080d4:	080081a1 	.word	0x080081a1
 80080d8:	080081a1 	.word	0x080081a1
 80080dc:	080081a1 	.word	0x080081a1
 80080e0:	08008153 	.word	0x08008153
 80080e4:	080081a1 	.word	0x080081a1
 80080e8:	080081a1 	.word	0x080081a1
 80080ec:	080081a1 	.word	0x080081a1
 80080f0:	080081a1 	.word	0x080081a1
 80080f4:	080081a1 	.word	0x080081a1
 80080f8:	080081a1 	.word	0x080081a1
 80080fc:	080081a1 	.word	0x080081a1
 8008100:	080081a1 	.word	0x080081a1
 8008104:	080081a1 	.word	0x080081a1
 8008108:	080081a1 	.word	0x080081a1
 800810c:	080081a1 	.word	0x080081a1
 8008110:	080081a1 	.word	0x080081a1
 8008114:	080081a1 	.word	0x080081a1
 8008118:	080081a1 	.word	0x080081a1
 800811c:	080081a1 	.word	0x080081a1
 8008120:	08008193 	.word	0x08008193
 8008124:	2b40      	cmp	r3, #64	@ 0x40
 8008126:	d037      	beq.n	8008198 <UART_SetConfig+0x6bc>
 8008128:	e03a      	b.n	80081a0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800812a:	f7fe f83b 	bl	80061a4 <HAL_RCCEx_GetD3PCLK1Freq>
 800812e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008130:	e03c      	b.n	80081ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008132:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008136:	4618      	mov	r0, r3
 8008138:	f7fe f84a 	bl	80061d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800813c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800813e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008140:	e034      	b.n	80081ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008142:	f107 0318 	add.w	r3, r7, #24
 8008146:	4618      	mov	r0, r3
 8008148:	f7fe f996 	bl	8006478 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008150:	e02c      	b.n	80081ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008152:	4b09      	ldr	r3, [pc, #36]	@ (8008178 <UART_SetConfig+0x69c>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f003 0320 	and.w	r3, r3, #32
 800815a:	2b00      	cmp	r3, #0
 800815c:	d016      	beq.n	800818c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800815e:	4b06      	ldr	r3, [pc, #24]	@ (8008178 <UART_SetConfig+0x69c>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	08db      	lsrs	r3, r3, #3
 8008164:	f003 0303 	and.w	r3, r3, #3
 8008168:	4a07      	ldr	r2, [pc, #28]	@ (8008188 <UART_SetConfig+0x6ac>)
 800816a:	fa22 f303 	lsr.w	r3, r2, r3
 800816e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008170:	e01c      	b.n	80081ac <UART_SetConfig+0x6d0>
 8008172:	bf00      	nop
 8008174:	40011400 	.word	0x40011400
 8008178:	58024400 	.word	0x58024400
 800817c:	40007800 	.word	0x40007800
 8008180:	40007c00 	.word	0x40007c00
 8008184:	58000c00 	.word	0x58000c00
 8008188:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800818c:	4b9d      	ldr	r3, [pc, #628]	@ (8008404 <UART_SetConfig+0x928>)
 800818e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008190:	e00c      	b.n	80081ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008192:	4b9d      	ldr	r3, [pc, #628]	@ (8008408 <UART_SetConfig+0x92c>)
 8008194:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008196:	e009      	b.n	80081ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008198:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800819c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800819e:	e005      	b.n	80081ac <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80081a0:	2300      	movs	r3, #0
 80081a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80081a4:	2301      	movs	r3, #1
 80081a6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80081aa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80081ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f000 81de 	beq.w	8008570 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081b8:	4a94      	ldr	r2, [pc, #592]	@ (800840c <UART_SetConfig+0x930>)
 80081ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081be:	461a      	mov	r2, r3
 80081c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80081c6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	685a      	ldr	r2, [r3, #4]
 80081cc:	4613      	mov	r3, r2
 80081ce:	005b      	lsls	r3, r3, #1
 80081d0:	4413      	add	r3, r2
 80081d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d305      	bcc.n	80081e4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80081de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d903      	bls.n	80081ec <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80081ea:	e1c1      	b.n	8008570 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081ee:	2200      	movs	r2, #0
 80081f0:	60bb      	str	r3, [r7, #8]
 80081f2:	60fa      	str	r2, [r7, #12]
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081f8:	4a84      	ldr	r2, [pc, #528]	@ (800840c <UART_SetConfig+0x930>)
 80081fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081fe:	b29b      	uxth	r3, r3
 8008200:	2200      	movs	r2, #0
 8008202:	603b      	str	r3, [r7, #0]
 8008204:	607a      	str	r2, [r7, #4]
 8008206:	e9d7 2300 	ldrd	r2, r3, [r7]
 800820a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800820e:	f7f8 f863 	bl	80002d8 <__aeabi_uldivmod>
 8008212:	4602      	mov	r2, r0
 8008214:	460b      	mov	r3, r1
 8008216:	4610      	mov	r0, r2
 8008218:	4619      	mov	r1, r3
 800821a:	f04f 0200 	mov.w	r2, #0
 800821e:	f04f 0300 	mov.w	r3, #0
 8008222:	020b      	lsls	r3, r1, #8
 8008224:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008228:	0202      	lsls	r2, r0, #8
 800822a:	6979      	ldr	r1, [r7, #20]
 800822c:	6849      	ldr	r1, [r1, #4]
 800822e:	0849      	lsrs	r1, r1, #1
 8008230:	2000      	movs	r0, #0
 8008232:	460c      	mov	r4, r1
 8008234:	4605      	mov	r5, r0
 8008236:	eb12 0804 	adds.w	r8, r2, r4
 800823a:	eb43 0905 	adc.w	r9, r3, r5
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	685b      	ldr	r3, [r3, #4]
 8008242:	2200      	movs	r2, #0
 8008244:	469a      	mov	sl, r3
 8008246:	4693      	mov	fp, r2
 8008248:	4652      	mov	r2, sl
 800824a:	465b      	mov	r3, fp
 800824c:	4640      	mov	r0, r8
 800824e:	4649      	mov	r1, r9
 8008250:	f7f8 f842 	bl	80002d8 <__aeabi_uldivmod>
 8008254:	4602      	mov	r2, r0
 8008256:	460b      	mov	r3, r1
 8008258:	4613      	mov	r3, r2
 800825a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800825c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800825e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008262:	d308      	bcc.n	8008276 <UART_SetConfig+0x79a>
 8008264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008266:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800826a:	d204      	bcs.n	8008276 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008272:	60da      	str	r2, [r3, #12]
 8008274:	e17c      	b.n	8008570 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800827c:	e178      	b.n	8008570 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	69db      	ldr	r3, [r3, #28]
 8008282:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008286:	f040 80c5 	bne.w	8008414 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800828a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800828e:	2b20      	cmp	r3, #32
 8008290:	dc48      	bgt.n	8008324 <UART_SetConfig+0x848>
 8008292:	2b00      	cmp	r3, #0
 8008294:	db7b      	blt.n	800838e <UART_SetConfig+0x8b2>
 8008296:	2b20      	cmp	r3, #32
 8008298:	d879      	bhi.n	800838e <UART_SetConfig+0x8b2>
 800829a:	a201      	add	r2, pc, #4	@ (adr r2, 80082a0 <UART_SetConfig+0x7c4>)
 800829c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082a0:	0800832b 	.word	0x0800832b
 80082a4:	08008333 	.word	0x08008333
 80082a8:	0800838f 	.word	0x0800838f
 80082ac:	0800838f 	.word	0x0800838f
 80082b0:	0800833b 	.word	0x0800833b
 80082b4:	0800838f 	.word	0x0800838f
 80082b8:	0800838f 	.word	0x0800838f
 80082bc:	0800838f 	.word	0x0800838f
 80082c0:	0800834b 	.word	0x0800834b
 80082c4:	0800838f 	.word	0x0800838f
 80082c8:	0800838f 	.word	0x0800838f
 80082cc:	0800838f 	.word	0x0800838f
 80082d0:	0800838f 	.word	0x0800838f
 80082d4:	0800838f 	.word	0x0800838f
 80082d8:	0800838f 	.word	0x0800838f
 80082dc:	0800838f 	.word	0x0800838f
 80082e0:	0800835b 	.word	0x0800835b
 80082e4:	0800838f 	.word	0x0800838f
 80082e8:	0800838f 	.word	0x0800838f
 80082ec:	0800838f 	.word	0x0800838f
 80082f0:	0800838f 	.word	0x0800838f
 80082f4:	0800838f 	.word	0x0800838f
 80082f8:	0800838f 	.word	0x0800838f
 80082fc:	0800838f 	.word	0x0800838f
 8008300:	0800838f 	.word	0x0800838f
 8008304:	0800838f 	.word	0x0800838f
 8008308:	0800838f 	.word	0x0800838f
 800830c:	0800838f 	.word	0x0800838f
 8008310:	0800838f 	.word	0x0800838f
 8008314:	0800838f 	.word	0x0800838f
 8008318:	0800838f 	.word	0x0800838f
 800831c:	0800838f 	.word	0x0800838f
 8008320:	08008381 	.word	0x08008381
 8008324:	2b40      	cmp	r3, #64	@ 0x40
 8008326:	d02e      	beq.n	8008386 <UART_SetConfig+0x8aa>
 8008328:	e031      	b.n	800838e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800832a:	f7fb ff85 	bl	8004238 <HAL_RCC_GetPCLK1Freq>
 800832e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008330:	e033      	b.n	800839a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008332:	f7fb ff97 	bl	8004264 <HAL_RCC_GetPCLK2Freq>
 8008336:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008338:	e02f      	b.n	800839a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800833a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800833e:	4618      	mov	r0, r3
 8008340:	f7fd ff46 	bl	80061d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008346:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008348:	e027      	b.n	800839a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800834a:	f107 0318 	add.w	r3, r7, #24
 800834e:	4618      	mov	r0, r3
 8008350:	f7fe f892 	bl	8006478 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008358:	e01f      	b.n	800839a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800835a:	4b2d      	ldr	r3, [pc, #180]	@ (8008410 <UART_SetConfig+0x934>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f003 0320 	and.w	r3, r3, #32
 8008362:	2b00      	cmp	r3, #0
 8008364:	d009      	beq.n	800837a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008366:	4b2a      	ldr	r3, [pc, #168]	@ (8008410 <UART_SetConfig+0x934>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	08db      	lsrs	r3, r3, #3
 800836c:	f003 0303 	and.w	r3, r3, #3
 8008370:	4a24      	ldr	r2, [pc, #144]	@ (8008404 <UART_SetConfig+0x928>)
 8008372:	fa22 f303 	lsr.w	r3, r2, r3
 8008376:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008378:	e00f      	b.n	800839a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800837a:	4b22      	ldr	r3, [pc, #136]	@ (8008404 <UART_SetConfig+0x928>)
 800837c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800837e:	e00c      	b.n	800839a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008380:	4b21      	ldr	r3, [pc, #132]	@ (8008408 <UART_SetConfig+0x92c>)
 8008382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008384:	e009      	b.n	800839a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008386:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800838a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800838c:	e005      	b.n	800839a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800838e:	2300      	movs	r3, #0
 8008390:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008398:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800839a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800839c:	2b00      	cmp	r3, #0
 800839e:	f000 80e7 	beq.w	8008570 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083a6:	4a19      	ldr	r2, [pc, #100]	@ (800840c <UART_SetConfig+0x930>)
 80083a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80083ac:	461a      	mov	r2, r3
 80083ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80083b4:	005a      	lsls	r2, r3, #1
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	085b      	lsrs	r3, r3, #1
 80083bc:	441a      	add	r2, r3
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	685b      	ldr	r3, [r3, #4]
 80083c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80083c6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80083c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ca:	2b0f      	cmp	r3, #15
 80083cc:	d916      	bls.n	80083fc <UART_SetConfig+0x920>
 80083ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083d4:	d212      	bcs.n	80083fc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80083d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083d8:	b29b      	uxth	r3, r3
 80083da:	f023 030f 	bic.w	r3, r3, #15
 80083de:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80083e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083e2:	085b      	lsrs	r3, r3, #1
 80083e4:	b29b      	uxth	r3, r3
 80083e6:	f003 0307 	and.w	r3, r3, #7
 80083ea:	b29a      	uxth	r2, r3
 80083ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80083ee:	4313      	orrs	r3, r2
 80083f0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80083f8:	60da      	str	r2, [r3, #12]
 80083fa:	e0b9      	b.n	8008570 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80083fc:	2301      	movs	r3, #1
 80083fe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008402:	e0b5      	b.n	8008570 <UART_SetConfig+0xa94>
 8008404:	03d09000 	.word	0x03d09000
 8008408:	003d0900 	.word	0x003d0900
 800840c:	08008ea4 	.word	0x08008ea4
 8008410:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008414:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008418:	2b20      	cmp	r3, #32
 800841a:	dc49      	bgt.n	80084b0 <UART_SetConfig+0x9d4>
 800841c:	2b00      	cmp	r3, #0
 800841e:	db7c      	blt.n	800851a <UART_SetConfig+0xa3e>
 8008420:	2b20      	cmp	r3, #32
 8008422:	d87a      	bhi.n	800851a <UART_SetConfig+0xa3e>
 8008424:	a201      	add	r2, pc, #4	@ (adr r2, 800842c <UART_SetConfig+0x950>)
 8008426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800842a:	bf00      	nop
 800842c:	080084b7 	.word	0x080084b7
 8008430:	080084bf 	.word	0x080084bf
 8008434:	0800851b 	.word	0x0800851b
 8008438:	0800851b 	.word	0x0800851b
 800843c:	080084c7 	.word	0x080084c7
 8008440:	0800851b 	.word	0x0800851b
 8008444:	0800851b 	.word	0x0800851b
 8008448:	0800851b 	.word	0x0800851b
 800844c:	080084d7 	.word	0x080084d7
 8008450:	0800851b 	.word	0x0800851b
 8008454:	0800851b 	.word	0x0800851b
 8008458:	0800851b 	.word	0x0800851b
 800845c:	0800851b 	.word	0x0800851b
 8008460:	0800851b 	.word	0x0800851b
 8008464:	0800851b 	.word	0x0800851b
 8008468:	0800851b 	.word	0x0800851b
 800846c:	080084e7 	.word	0x080084e7
 8008470:	0800851b 	.word	0x0800851b
 8008474:	0800851b 	.word	0x0800851b
 8008478:	0800851b 	.word	0x0800851b
 800847c:	0800851b 	.word	0x0800851b
 8008480:	0800851b 	.word	0x0800851b
 8008484:	0800851b 	.word	0x0800851b
 8008488:	0800851b 	.word	0x0800851b
 800848c:	0800851b 	.word	0x0800851b
 8008490:	0800851b 	.word	0x0800851b
 8008494:	0800851b 	.word	0x0800851b
 8008498:	0800851b 	.word	0x0800851b
 800849c:	0800851b 	.word	0x0800851b
 80084a0:	0800851b 	.word	0x0800851b
 80084a4:	0800851b 	.word	0x0800851b
 80084a8:	0800851b 	.word	0x0800851b
 80084ac:	0800850d 	.word	0x0800850d
 80084b0:	2b40      	cmp	r3, #64	@ 0x40
 80084b2:	d02e      	beq.n	8008512 <UART_SetConfig+0xa36>
 80084b4:	e031      	b.n	800851a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084b6:	f7fb febf 	bl	8004238 <HAL_RCC_GetPCLK1Freq>
 80084ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80084bc:	e033      	b.n	8008526 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80084be:	f7fb fed1 	bl	8004264 <HAL_RCC_GetPCLK2Freq>
 80084c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80084c4:	e02f      	b.n	8008526 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80084ca:	4618      	mov	r0, r3
 80084cc:	f7fd fe80 	bl	80061d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80084d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084d4:	e027      	b.n	8008526 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084d6:	f107 0318 	add.w	r3, r7, #24
 80084da:	4618      	mov	r0, r3
 80084dc:	f7fd ffcc 	bl	8006478 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80084e0:	69fb      	ldr	r3, [r7, #28]
 80084e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084e4:	e01f      	b.n	8008526 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80084e6:	4b2d      	ldr	r3, [pc, #180]	@ (800859c <UART_SetConfig+0xac0>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f003 0320 	and.w	r3, r3, #32
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d009      	beq.n	8008506 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80084f2:	4b2a      	ldr	r3, [pc, #168]	@ (800859c <UART_SetConfig+0xac0>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	08db      	lsrs	r3, r3, #3
 80084f8:	f003 0303 	and.w	r3, r3, #3
 80084fc:	4a28      	ldr	r2, [pc, #160]	@ (80085a0 <UART_SetConfig+0xac4>)
 80084fe:	fa22 f303 	lsr.w	r3, r2, r3
 8008502:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008504:	e00f      	b.n	8008526 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008506:	4b26      	ldr	r3, [pc, #152]	@ (80085a0 <UART_SetConfig+0xac4>)
 8008508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800850a:	e00c      	b.n	8008526 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800850c:	4b25      	ldr	r3, [pc, #148]	@ (80085a4 <UART_SetConfig+0xac8>)
 800850e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008510:	e009      	b.n	8008526 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008512:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008516:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008518:	e005      	b.n	8008526 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800851a:	2300      	movs	r3, #0
 800851c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800851e:	2301      	movs	r3, #1
 8008520:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008524:	bf00      	nop
    }

    if (pclk != 0U)
 8008526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008528:	2b00      	cmp	r3, #0
 800852a:	d021      	beq.n	8008570 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008530:	4a1d      	ldr	r2, [pc, #116]	@ (80085a8 <UART_SetConfig+0xacc>)
 8008532:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008536:	461a      	mov	r2, r3
 8008538:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800853a:	fbb3 f2f2 	udiv	r2, r3, r2
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	085b      	lsrs	r3, r3, #1
 8008544:	441a      	add	r2, r3
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	fbb2 f3f3 	udiv	r3, r2, r3
 800854e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008552:	2b0f      	cmp	r3, #15
 8008554:	d909      	bls.n	800856a <UART_SetConfig+0xa8e>
 8008556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800855c:	d205      	bcs.n	800856a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800855e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008560:	b29a      	uxth	r2, r3
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	60da      	str	r2, [r3, #12]
 8008568:	e002      	b.n	8008570 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	2201      	movs	r2, #1
 8008574:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	2201      	movs	r2, #1
 800857c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	2200      	movs	r2, #0
 8008584:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	2200      	movs	r2, #0
 800858a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800858c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008590:	4618      	mov	r0, r3
 8008592:	3748      	adds	r7, #72	@ 0x48
 8008594:	46bd      	mov	sp, r7
 8008596:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800859a:	bf00      	nop
 800859c:	58024400 	.word	0x58024400
 80085a0:	03d09000 	.word	0x03d09000
 80085a4:	003d0900 	.word	0x003d0900
 80085a8:	08008ea4 	.word	0x08008ea4

080085ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80085ac:	b480      	push	{r7}
 80085ae:	b083      	sub	sp, #12
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085b8:	f003 0308 	and.w	r3, r3, #8
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d00a      	beq.n	80085d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	430a      	orrs	r2, r1
 80085d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085da:	f003 0301 	and.w	r3, r3, #1
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d00a      	beq.n	80085f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	685b      	ldr	r3, [r3, #4]
 80085e8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	430a      	orrs	r2, r1
 80085f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085fc:	f003 0302 	and.w	r3, r3, #2
 8008600:	2b00      	cmp	r3, #0
 8008602:	d00a      	beq.n	800861a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	430a      	orrs	r2, r1
 8008618:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800861e:	f003 0304 	and.w	r3, r3, #4
 8008622:	2b00      	cmp	r3, #0
 8008624:	d00a      	beq.n	800863c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	430a      	orrs	r2, r1
 800863a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008640:	f003 0310 	and.w	r3, r3, #16
 8008644:	2b00      	cmp	r3, #0
 8008646:	d00a      	beq.n	800865e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	430a      	orrs	r2, r1
 800865c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008662:	f003 0320 	and.w	r3, r3, #32
 8008666:	2b00      	cmp	r3, #0
 8008668:	d00a      	beq.n	8008680 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	689b      	ldr	r3, [r3, #8]
 8008670:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	430a      	orrs	r2, r1
 800867e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008684:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008688:	2b00      	cmp	r3, #0
 800868a:	d01a      	beq.n	80086c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	430a      	orrs	r2, r1
 80086a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086aa:	d10a      	bne.n	80086c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	430a      	orrs	r2, r1
 80086c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d00a      	beq.n	80086e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	430a      	orrs	r2, r1
 80086e2:	605a      	str	r2, [r3, #4]
  }
}
 80086e4:	bf00      	nop
 80086e6:	370c      	adds	r7, #12
 80086e8:	46bd      	mov	sp, r7
 80086ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ee:	4770      	bx	lr

080086f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b098      	sub	sp, #96	@ 0x60
 80086f4:	af02      	add	r7, sp, #8
 80086f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008700:	f7f9 f99e 	bl	8001a40 <HAL_GetTick>
 8008704:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f003 0308 	and.w	r3, r3, #8
 8008710:	2b08      	cmp	r3, #8
 8008712:	d12f      	bne.n	8008774 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008714:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008718:	9300      	str	r3, [sp, #0]
 800871a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800871c:	2200      	movs	r2, #0
 800871e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f000 f88e 	bl	8008844 <UART_WaitOnFlagUntilTimeout>
 8008728:	4603      	mov	r3, r0
 800872a:	2b00      	cmp	r3, #0
 800872c:	d022      	beq.n	8008774 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008736:	e853 3f00 	ldrex	r3, [r3]
 800873a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800873c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800873e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008742:	653b      	str	r3, [r7, #80]	@ 0x50
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	461a      	mov	r2, r3
 800874a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800874c:	647b      	str	r3, [r7, #68]	@ 0x44
 800874e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008750:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008752:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008754:	e841 2300 	strex	r3, r2, [r1]
 8008758:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800875a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800875c:	2b00      	cmp	r3, #0
 800875e:	d1e6      	bne.n	800872e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2220      	movs	r2, #32
 8008764:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2200      	movs	r2, #0
 800876c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008770:	2303      	movs	r3, #3
 8008772:	e063      	b.n	800883c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f003 0304 	and.w	r3, r3, #4
 800877e:	2b04      	cmp	r3, #4
 8008780:	d149      	bne.n	8008816 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008782:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008786:	9300      	str	r3, [sp, #0]
 8008788:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800878a:	2200      	movs	r2, #0
 800878c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f000 f857 	bl	8008844 <UART_WaitOnFlagUntilTimeout>
 8008796:	4603      	mov	r3, r0
 8008798:	2b00      	cmp	r3, #0
 800879a:	d03c      	beq.n	8008816 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a4:	e853 3f00 	ldrex	r3, [r3]
 80087a8:	623b      	str	r3, [r7, #32]
   return(result);
 80087aa:	6a3b      	ldr	r3, [r7, #32]
 80087ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80087b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	461a      	mov	r2, r3
 80087b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80087bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087c2:	e841 2300 	strex	r3, r2, [r1]
 80087c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80087c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d1e6      	bne.n	800879c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	3308      	adds	r3, #8
 80087d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	e853 3f00 	ldrex	r3, [r3]
 80087dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	f023 0301 	bic.w	r3, r3, #1
 80087e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	3308      	adds	r3, #8
 80087ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087ee:	61fa      	str	r2, [r7, #28]
 80087f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f2:	69b9      	ldr	r1, [r7, #24]
 80087f4:	69fa      	ldr	r2, [r7, #28]
 80087f6:	e841 2300 	strex	r3, r2, [r1]
 80087fa:	617b      	str	r3, [r7, #20]
   return(result);
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d1e5      	bne.n	80087ce <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2220      	movs	r2, #32
 8008806:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2200      	movs	r2, #0
 800880e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008812:	2303      	movs	r3, #3
 8008814:	e012      	b.n	800883c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2220      	movs	r2, #32
 800881a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2220      	movs	r2, #32
 8008822:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2200      	movs	r2, #0
 800882a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800883a:	2300      	movs	r3, #0
}
 800883c:	4618      	mov	r0, r3
 800883e:	3758      	adds	r7, #88	@ 0x58
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}

08008844 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	60f8      	str	r0, [r7, #12]
 800884c:	60b9      	str	r1, [r7, #8]
 800884e:	603b      	str	r3, [r7, #0]
 8008850:	4613      	mov	r3, r2
 8008852:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008854:	e04f      	b.n	80088f6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008856:	69bb      	ldr	r3, [r7, #24]
 8008858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800885c:	d04b      	beq.n	80088f6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800885e:	f7f9 f8ef 	bl	8001a40 <HAL_GetTick>
 8008862:	4602      	mov	r2, r0
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	1ad3      	subs	r3, r2, r3
 8008868:	69ba      	ldr	r2, [r7, #24]
 800886a:	429a      	cmp	r2, r3
 800886c:	d302      	bcc.n	8008874 <UART_WaitOnFlagUntilTimeout+0x30>
 800886e:	69bb      	ldr	r3, [r7, #24]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d101      	bne.n	8008878 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008874:	2303      	movs	r3, #3
 8008876:	e04e      	b.n	8008916 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f003 0304 	and.w	r3, r3, #4
 8008882:	2b00      	cmp	r3, #0
 8008884:	d037      	beq.n	80088f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	2b80      	cmp	r3, #128	@ 0x80
 800888a:	d034      	beq.n	80088f6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	2b40      	cmp	r3, #64	@ 0x40
 8008890:	d031      	beq.n	80088f6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	69db      	ldr	r3, [r3, #28]
 8008898:	f003 0308 	and.w	r3, r3, #8
 800889c:	2b08      	cmp	r3, #8
 800889e:	d110      	bne.n	80088c2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	2208      	movs	r2, #8
 80088a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80088a8:	68f8      	ldr	r0, [r7, #12]
 80088aa:	f000 f839 	bl	8008920 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2208      	movs	r2, #8
 80088b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	2200      	movs	r2, #0
 80088ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80088be:	2301      	movs	r3, #1
 80088c0:	e029      	b.n	8008916 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	69db      	ldr	r3, [r3, #28]
 80088c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80088cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80088d0:	d111      	bne.n	80088f6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80088da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80088dc:	68f8      	ldr	r0, [r7, #12]
 80088de:	f000 f81f 	bl	8008920 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2220      	movs	r2, #32
 80088e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2200      	movs	r2, #0
 80088ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80088f2:	2303      	movs	r3, #3
 80088f4:	e00f      	b.n	8008916 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	69da      	ldr	r2, [r3, #28]
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	4013      	ands	r3, r2
 8008900:	68ba      	ldr	r2, [r7, #8]
 8008902:	429a      	cmp	r2, r3
 8008904:	bf0c      	ite	eq
 8008906:	2301      	moveq	r3, #1
 8008908:	2300      	movne	r3, #0
 800890a:	b2db      	uxtb	r3, r3
 800890c:	461a      	mov	r2, r3
 800890e:	79fb      	ldrb	r3, [r7, #7]
 8008910:	429a      	cmp	r2, r3
 8008912:	d0a0      	beq.n	8008856 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008914:	2300      	movs	r3, #0
}
 8008916:	4618      	mov	r0, r3
 8008918:	3710      	adds	r7, #16
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
	...

08008920 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008920:	b480      	push	{r7}
 8008922:	b095      	sub	sp, #84	@ 0x54
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800892e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008930:	e853 3f00 	ldrex	r3, [r3]
 8008934:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008938:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800893c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	461a      	mov	r2, r3
 8008944:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008946:	643b      	str	r3, [r7, #64]	@ 0x40
 8008948:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800894c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800894e:	e841 2300 	strex	r3, r2, [r1]
 8008952:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008956:	2b00      	cmp	r3, #0
 8008958:	d1e6      	bne.n	8008928 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	3308      	adds	r3, #8
 8008960:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008962:	6a3b      	ldr	r3, [r7, #32]
 8008964:	e853 3f00 	ldrex	r3, [r3]
 8008968:	61fb      	str	r3, [r7, #28]
   return(result);
 800896a:	69fa      	ldr	r2, [r7, #28]
 800896c:	4b1e      	ldr	r3, [pc, #120]	@ (80089e8 <UART_EndRxTransfer+0xc8>)
 800896e:	4013      	ands	r3, r2
 8008970:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	3308      	adds	r3, #8
 8008978:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800897a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800897c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800897e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008980:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008982:	e841 2300 	strex	r3, r2, [r1]
 8008986:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800898a:	2b00      	cmp	r3, #0
 800898c:	d1e5      	bne.n	800895a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008992:	2b01      	cmp	r3, #1
 8008994:	d118      	bne.n	80089c8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	e853 3f00 	ldrex	r3, [r3]
 80089a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	f023 0310 	bic.w	r3, r3, #16
 80089aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	461a      	mov	r2, r3
 80089b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80089b4:	61bb      	str	r3, [r7, #24]
 80089b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089b8:	6979      	ldr	r1, [r7, #20]
 80089ba:	69ba      	ldr	r2, [r7, #24]
 80089bc:	e841 2300 	strex	r3, r2, [r1]
 80089c0:	613b      	str	r3, [r7, #16]
   return(result);
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d1e6      	bne.n	8008996 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2220      	movs	r2, #32
 80089cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2200      	movs	r2, #0
 80089d4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2200      	movs	r2, #0
 80089da:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80089dc:	bf00      	nop
 80089de:	3754      	adds	r7, #84	@ 0x54
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr
 80089e8:	effffffe 	.word	0xeffffffe

080089ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b085      	sub	sp, #20
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80089fa:	2b01      	cmp	r3, #1
 80089fc:	d101      	bne.n	8008a02 <HAL_UARTEx_DisableFifoMode+0x16>
 80089fe:	2302      	movs	r3, #2
 8008a00:	e027      	b.n	8008a52 <HAL_UARTEx_DisableFifoMode+0x66>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2201      	movs	r2, #1
 8008a06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2224      	movs	r2, #36	@ 0x24
 8008a0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	681a      	ldr	r2, [r3, #0]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f022 0201 	bic.w	r2, r2, #1
 8008a28:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008a30:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2200      	movs	r2, #0
 8008a36:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	68fa      	ldr	r2, [r7, #12]
 8008a3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2220      	movs	r2, #32
 8008a44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008a50:	2300      	movs	r3, #0
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3714      	adds	r7, #20
 8008a56:	46bd      	mov	sp, r7
 8008a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5c:	4770      	bx	lr

08008a5e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008a5e:	b580      	push	{r7, lr}
 8008a60:	b084      	sub	sp, #16
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	6078      	str	r0, [r7, #4]
 8008a66:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d101      	bne.n	8008a76 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008a72:	2302      	movs	r3, #2
 8008a74:	e02d      	b.n	8008ad2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2201      	movs	r2, #1
 8008a7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2224      	movs	r2, #36	@ 0x24
 8008a82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f022 0201 	bic.w	r2, r2, #1
 8008a9c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	683a      	ldr	r2, [r7, #0]
 8008aae:	430a      	orrs	r2, r1
 8008ab0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f000 f850 	bl	8008b58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	68fa      	ldr	r2, [r7, #12]
 8008abe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2220      	movs	r2, #32
 8008ac4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ad0:	2300      	movs	r3, #0
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}

08008ada <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ada:	b580      	push	{r7, lr}
 8008adc:	b084      	sub	sp, #16
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
 8008ae2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008aea:	2b01      	cmp	r3, #1
 8008aec:	d101      	bne.n	8008af2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008aee:	2302      	movs	r3, #2
 8008af0:	e02d      	b.n	8008b4e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2201      	movs	r2, #1
 8008af6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2224      	movs	r2, #36	@ 0x24
 8008afe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	681a      	ldr	r2, [r3, #0]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f022 0201 	bic.w	r2, r2, #1
 8008b18:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	689b      	ldr	r3, [r3, #8]
 8008b20:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	683a      	ldr	r2, [r7, #0]
 8008b2a:	430a      	orrs	r2, r1
 8008b2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 f812 	bl	8008b58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	68fa      	ldr	r2, [r7, #12]
 8008b3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2220      	movs	r2, #32
 8008b40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2200      	movs	r2, #0
 8008b48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b4c:	2300      	movs	r3, #0
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3710      	adds	r7, #16
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}
	...

08008b58 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d108      	bne.n	8008b7a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2201      	movs	r2, #1
 8008b6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2201      	movs	r2, #1
 8008b74:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008b78:	e031      	b.n	8008bde <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008b7a:	2310      	movs	r3, #16
 8008b7c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008b7e:	2310      	movs	r3, #16
 8008b80:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	689b      	ldr	r3, [r3, #8]
 8008b88:	0e5b      	lsrs	r3, r3, #25
 8008b8a:	b2db      	uxtb	r3, r3
 8008b8c:	f003 0307 	and.w	r3, r3, #7
 8008b90:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	689b      	ldr	r3, [r3, #8]
 8008b98:	0f5b      	lsrs	r3, r3, #29
 8008b9a:	b2db      	uxtb	r3, r3
 8008b9c:	f003 0307 	and.w	r3, r3, #7
 8008ba0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008ba2:	7bbb      	ldrb	r3, [r7, #14]
 8008ba4:	7b3a      	ldrb	r2, [r7, #12]
 8008ba6:	4911      	ldr	r1, [pc, #68]	@ (8008bec <UARTEx_SetNbDataToProcess+0x94>)
 8008ba8:	5c8a      	ldrb	r2, [r1, r2]
 8008baa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008bae:	7b3a      	ldrb	r2, [r7, #12]
 8008bb0:	490f      	ldr	r1, [pc, #60]	@ (8008bf0 <UARTEx_SetNbDataToProcess+0x98>)
 8008bb2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008bb4:	fb93 f3f2 	sdiv	r3, r3, r2
 8008bb8:	b29a      	uxth	r2, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008bc0:	7bfb      	ldrb	r3, [r7, #15]
 8008bc2:	7b7a      	ldrb	r2, [r7, #13]
 8008bc4:	4909      	ldr	r1, [pc, #36]	@ (8008bec <UARTEx_SetNbDataToProcess+0x94>)
 8008bc6:	5c8a      	ldrb	r2, [r1, r2]
 8008bc8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008bcc:	7b7a      	ldrb	r2, [r7, #13]
 8008bce:	4908      	ldr	r1, [pc, #32]	@ (8008bf0 <UARTEx_SetNbDataToProcess+0x98>)
 8008bd0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008bd2:	fb93 f3f2 	sdiv	r3, r3, r2
 8008bd6:	b29a      	uxth	r2, r3
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008bde:	bf00      	nop
 8008be0:	3714      	adds	r7, #20
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop
 8008bec:	08008ebc 	.word	0x08008ebc
 8008bf0:	08008ec4 	.word	0x08008ec4

08008bf4 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b087      	sub	sp, #28
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
  assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	681a      	ldr	r2, [r3, #0]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c08:	683a      	ldr	r2, [r7, #0]
 8008c0a:	6812      	ldr	r2, [r2, #0]
 8008c0c:	f023 0101 	bic.w	r1, r3, #1
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	2b08      	cmp	r3, #8
 8008c1c:	d102      	bne.n	8008c24 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008c1e:	2340      	movs	r3, #64	@ 0x40
 8008c20:	617b      	str	r3, [r7, #20]
 8008c22:	e001      	b.n	8008c28 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8008c24:	2300      	movs	r3, #0
 8008c26:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8008c34:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8008c3a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8008c40:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8008c46:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8008c4c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8008c52:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8008c58:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 8008c5e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 8008c64:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c72:	693a      	ldr	r2, [r7, #16]
 8008c74:	4313      	orrs	r3, r2
 8008c76:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c7c:	693a      	ldr	r2, [r7, #16]
 8008c7e:	4313      	orrs	r3, r2
 8008c80:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c86:	693a      	ldr	r2, [r7, #16]
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8008c8c:	4b20      	ldr	r3, [pc, #128]	@ (8008d10 <FMC_NORSRAM_Init+0x11c>)
 8008c8e:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008c96:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008c9e:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8008ca6:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	681a      	ldr	r2, [r3, #0]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	43db      	mvns	r3, r3
 8008cb6:	ea02 0103 	and.w	r1, r2, r3
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	681a      	ldr	r2, [r3, #0]
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	4319      	orrs	r1, r3
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ccc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008cd0:	d10c      	bne.n	8008cec <FMC_NORSRAM_Init+0xf8>
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d008      	beq.n	8008cec <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ce6:	431a      	orrs	r2, r3
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d006      	beq.n	8008d02 <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681a      	ldr	r2, [r3, #0]
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cfc:	431a      	orrs	r2, r3
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008d02:	2300      	movs	r3, #0
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	371c      	adds	r7, #28
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0e:	4770      	bx	lr
 8008d10:	0008fb7f 	.word	0x0008fb7f

08008d14 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008d14:	b480      	push	{r7}
 8008d16:	b087      	sub	sp, #28
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	60f8      	str	r0, [r7, #12]
 8008d1c:	60b9      	str	r1, [r7, #8]
 8008d1e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	1c5a      	adds	r2, r3, #1
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d2a:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	011b      	lsls	r3, r3, #4
 8008d38:	431a      	orrs	r2, r3
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	689b      	ldr	r3, [r3, #8]
 8008d3e:	021b      	lsls	r3, r3, #8
 8008d40:	431a      	orrs	r2, r3
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	68db      	ldr	r3, [r3, #12]
 8008d46:	041b      	lsls	r3, r3, #16
 8008d48:	431a      	orrs	r2, r3
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	691b      	ldr	r3, [r3, #16]
 8008d4e:	3b01      	subs	r3, #1
 8008d50:	051b      	lsls	r3, r3, #20
 8008d52:	431a      	orrs	r2, r3
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	695b      	ldr	r3, [r3, #20]
 8008d58:	3b02      	subs	r3, #2
 8008d5a:	061b      	lsls	r3, r3, #24
 8008d5c:	431a      	orrs	r2, r3
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	699b      	ldr	r3, [r3, #24]
 8008d62:	4313      	orrs	r3, r2
 8008d64:	687a      	ldr	r2, [r7, #4]
 8008d66:	3201      	adds	r2, #1
 8008d68:	4319      	orrs	r1, r3
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008d78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d7c:	d113      	bne.n	8008da6 <FMC_NORSRAM_Timing_Init+0x92>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	685b      	ldr	r3, [r3, #4]
 8008d82:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008d86:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	691b      	ldr	r3, [r3, #16]
 8008d8c:	3b01      	subs	r3, #1
 8008d8e:	051b      	lsls	r3, r3, #20
 8008d90:	697a      	ldr	r2, [r7, #20]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	431a      	orrs	r2, r3
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8008da6:	2300      	movs	r3, #0
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	371c      	adds	r7, #28
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr

08008db4 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b085      	sub	sp, #20
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	60f8      	str	r0, [r7, #12]
 8008dbc:	60b9      	str	r1, [r7, #8]
 8008dbe:	607a      	str	r2, [r7, #4]
 8008dc0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008dc8:	d11d      	bne.n	8008e06 <FMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	687a      	ldr	r2, [r7, #4]
 8008dce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008dd2:	4b13      	ldr	r3, [pc, #76]	@ (8008e20 <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8008dd4:	4013      	ands	r3, r2
 8008dd6:	68ba      	ldr	r2, [r7, #8]
 8008dd8:	6811      	ldr	r1, [r2, #0]
 8008dda:	68ba      	ldr	r2, [r7, #8]
 8008ddc:	6852      	ldr	r2, [r2, #4]
 8008dde:	0112      	lsls	r2, r2, #4
 8008de0:	4311      	orrs	r1, r2
 8008de2:	68ba      	ldr	r2, [r7, #8]
 8008de4:	6892      	ldr	r2, [r2, #8]
 8008de6:	0212      	lsls	r2, r2, #8
 8008de8:	4311      	orrs	r1, r2
 8008dea:	68ba      	ldr	r2, [r7, #8]
 8008dec:	6992      	ldr	r2, [r2, #24]
 8008dee:	4311      	orrs	r1, r2
 8008df0:	68ba      	ldr	r2, [r7, #8]
 8008df2:	68d2      	ldr	r2, [r2, #12]
 8008df4:	0412      	lsls	r2, r2, #16
 8008df6:	430a      	orrs	r2, r1
 8008df8:	ea43 0102 	orr.w	r1, r3, r2
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	687a      	ldr	r2, [r7, #4]
 8008e00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008e04:	e005      	b.n	8008e12 <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	687a      	ldr	r2, [r7, #4]
 8008e0a:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8008e0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8008e12:	2300      	movs	r3, #0
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3714      	adds	r7, #20
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr
 8008e20:	cff00000 	.word	0xcff00000

08008e24 <memset>:
 8008e24:	4402      	add	r2, r0
 8008e26:	4603      	mov	r3, r0
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d100      	bne.n	8008e2e <memset+0xa>
 8008e2c:	4770      	bx	lr
 8008e2e:	f803 1b01 	strb.w	r1, [r3], #1
 8008e32:	e7f9      	b.n	8008e28 <memset+0x4>

08008e34 <__libc_init_array>:
 8008e34:	b570      	push	{r4, r5, r6, lr}
 8008e36:	4d0d      	ldr	r5, [pc, #52]	@ (8008e6c <__libc_init_array+0x38>)
 8008e38:	4c0d      	ldr	r4, [pc, #52]	@ (8008e70 <__libc_init_array+0x3c>)
 8008e3a:	1b64      	subs	r4, r4, r5
 8008e3c:	10a4      	asrs	r4, r4, #2
 8008e3e:	2600      	movs	r6, #0
 8008e40:	42a6      	cmp	r6, r4
 8008e42:	d109      	bne.n	8008e58 <__libc_init_array+0x24>
 8008e44:	4d0b      	ldr	r5, [pc, #44]	@ (8008e74 <__libc_init_array+0x40>)
 8008e46:	4c0c      	ldr	r4, [pc, #48]	@ (8008e78 <__libc_init_array+0x44>)
 8008e48:	f000 f818 	bl	8008e7c <_init>
 8008e4c:	1b64      	subs	r4, r4, r5
 8008e4e:	10a4      	asrs	r4, r4, #2
 8008e50:	2600      	movs	r6, #0
 8008e52:	42a6      	cmp	r6, r4
 8008e54:	d105      	bne.n	8008e62 <__libc_init_array+0x2e>
 8008e56:	bd70      	pop	{r4, r5, r6, pc}
 8008e58:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e5c:	4798      	blx	r3
 8008e5e:	3601      	adds	r6, #1
 8008e60:	e7ee      	b.n	8008e40 <__libc_init_array+0xc>
 8008e62:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e66:	4798      	blx	r3
 8008e68:	3601      	adds	r6, #1
 8008e6a:	e7f2      	b.n	8008e52 <__libc_init_array+0x1e>
 8008e6c:	08008ed4 	.word	0x08008ed4
 8008e70:	08008ed4 	.word	0x08008ed4
 8008e74:	08008ed4 	.word	0x08008ed4
 8008e78:	08008ed8 	.word	0x08008ed8

08008e7c <_init>:
 8008e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e7e:	bf00      	nop
 8008e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e82:	bc08      	pop	{r3}
 8008e84:	469e      	mov	lr, r3
 8008e86:	4770      	bx	lr

08008e88 <_fini>:
 8008e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e8a:	bf00      	nop
 8008e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e8e:	bc08      	pop	{r3}
 8008e90:	469e      	mov	lr, r3
 8008e92:	4770      	bx	lr
