strict digraph "" {
	node [label="\N"];
	"170:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fa03f8b4f50>",
		def_var="['data']",
		fillcolor=deepskyblue,
		label="170:AS
data = start_bit | cmd[0] & (bit[5:0] == 6'b000111) | cmd[1] & (bit[5:0] == 6'b000110) | cmd[2] & (bit[5:0] == 6'b000101) | \
cmd[3] & (bit[5:0] == 6'b000100) | CMD1_dat | arg16_bit & ((cmd == 4'b0011) | (cmd == 4'b0111)) | crc_bit | stop_bit;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['start_bit', 'cmd', 'bit', 'cmd', 'bit', 'cmd', 'bit', 'cmd', 'bit', 'CMD1_dat', 'arg16_bit', 'cmd', 'cmd', 'crc_bit', 'stop_bit']"];
}
