<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN"><HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 7.0/HTML Export Filter">
<LINK REL="STYLESHEET" HREF="ipexpress_tab.css" CHARSET="ISO-8859-1" TYPE="text/css">
<TITLE> DDR_MEM</TITLE>
</HEAD>
<BODY BGCOLOR="#ffffff">
<DIV>
<H4 CLASS="Heading3">
<A NAME="0_pgfId-1181544"></A><A NAME="0_WP0167"></A>DDR_MEM</H4>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180034"></A>Description:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180031"></A>Generates a module that can be used to interface a DDR Memory. It generates the bidirectional port and the associated clocking scheme.</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180002"></A>Devices Supported:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180003"></A>ECP5U, ECP5UM,
LatticeEC, LatticeECP, LatticeECP2, LatticeECP2M, LatticeECP3,
LatticeXP, LatticeXP2, Platform Manager 2</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180004"></A>Version: </H6>
  <P CLASS="Body"><A NAME="0_pgfId-1176025"></A>6.0</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1176026"></A>Revision History:</H6>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    6.0: Added LIFMD support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.8: Added support for IOL on ECP5 with uneven sides.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.7: Added MachXO3L MIPI support. ECP5 update.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.6: Updated synchronization logic and I/O ports. Added ECP5 support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.5: The DEL_ADJ and DEL_VAL attributes can no longer be accessed in the HDL code.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180281"></A>
    5.4: Bug fixes and minor updates.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  5.3: LatticeECP4 update.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  5.2: Minor updates.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  5.1: Added DDR3_MEM for LatticeECP3.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  5.0: Major changes for LatticeECP3. 
  (Skipped version 4 to align version number with DDR_GENERIC module.)</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  3.0: For LatticeECP3, removed ddrclk output.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  2.5: Updated LatticeECP3 elements.</P>
<P CLASS="Body"><A NAME="0_pgfId-1176027"></A>
  2.4: Added "wire" declaration in Verilog output.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180007"></A>
  2.3: Added syn_noprune for I/O Assistant flow (LatticeECP2).</P>
<P CLASS="Body"><A NAME="0_pgfId-1186075"></A>
  2.2: Updated reset. Inputs now have no reset.</P>
<P CLASS="Body"><A NAME="0_pgfId-1186074"></A>
  2.1: Additional device support.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180008"></A>
  2.0: Updated for compatibility with IPexpress.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180009"></A>
  1.0: Original released version.</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180010"></A>References</H6>
<P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=50467" CLASS="URL">TN1265</A></SPAN>
  - ECP5 High-Speed I/O Interface</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1180012"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/lit/docs/technotes/tn1050.pdf" CLASS="URL">TN1050</A></SPAN>
  - LatticeECP/EC and LatticeXP DDR Usage Guide</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=39084" CLASS="URL">TN1203</A></SPAN>
  - Implementing High-Speed Interfaces with MachXO2 Devices</P>
</DIV>
</DIV>
</BODY>
</HTML>
