<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">/* ****************************************************************** */</span>
<span class="sail-comment">/* This file specifies the instructions in the 'Zicsr' extension.     */</span>

<span class="sail-comment">/* ****************************************************************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">CSR</span>  : (<span class="sail-id">bits</span>(<span class="sail-literal">12</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">bool</span>, <span class="sail-id">csrop</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_csrop</span> : <span class="sail-id">csrop</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">2</span>) = {
  <span class="sail-id">CSRRW</span> &lt;-&gt; <span class="sail-literal">0b01</span>,
  <span class="sail-id">CSRRS</span> &lt;-&gt; <span class="sail-literal">0b10</span>,
  <span class="sail-id">CSRRC</span> &lt;-&gt; <span class="sail-literal">0b11</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">CSR</span>(<span class="sail-id">csr</span>, <span class="sail-id">rs1</span>, <span class="sail-id">rd</span>, <span class="sail-id">is_imm</span>, <span class="sail-id">op</span>)
  &lt;-&gt; <span class="sail-id">csr</span> @ <span class="sail-id">rs1</span> @ <span class="sail-id">bool_bits</span>(<span class="sail-id">is_imm</span>) @ <span class="sail-id">encdec_csrop</span>(<span class="sail-id">op</span>) @ <span class="sail-id">rd</span> @ <span class="sail-literal">0b1110011</span>

<span class="sail-keyword">function</span> <span class="sail-id">readCSR</span> <span class="sail-id">csr</span> : <span class="sail-id">csreg</span> -&gt; <span class="sail-id">xlenbits</span> = {
  <span class="sail-keyword">let</span> <span class="sail-id">res</span> : <span class="sail-id">xlenbits</span> =
  <span class="sail-keyword">match</span> (<span class="sail-id">csr</span>, <span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>)) {
    <span class="sail-comment">/* machine mode */</span>
    (<span class="sail-literal">0xF11</span>,  _) =&gt; <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_sys_regs.html#L513"><span class="sail-id">mvendorid</span></a>),
    (<span class="sail-literal">0xF12</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L515"><span class="sail-id">marchid</span></a>,
    (<span class="sail-literal">0xF13</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L514"><span class="sail-id">mimpid</span></a>,
    (<span class="sail-literal">0xF14</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L517"><span class="sail-id">mhartid</span></a>,
    (<span class="sail-literal">0xF15</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L518"><span class="sail-id">mconfigptr</span></a>,
    (<span class="sail-literal">0x300</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L207"><span class="sail-id">mstatus</span></a>.<span class="sail-id">bits</span>,
    (<span class="sail-literal">0x301</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>.<span class="sail-id">bits</span>,
    (<span class="sail-literal">0x302</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L391"><span class="sail-id">medeleg</span></a>.<span class="sail-id">bits</span>,
    (<span class="sail-literal">0x303</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L339"><span class="sail-id">mideleg</span></a>.<span class="sail-id">bits</span>,
    (<span class="sail-literal">0x304</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L338"><span class="sail-id">mie</span></a>.<span class="sail-id">bits</span>,
    (<span class="sail-literal">0x305</span>,  _) =&gt; <a href="../model/riscv_sys_exceptions.html#L65"><span class="sail-id">get_mtvec</span></a>(),
    (<span class="sail-literal">0x306</span>,  _) =&gt; <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_sys_regs.html#L465"><span class="sail-id">mcounteren</span></a>.<span class="sail-id">bits</span>),
    (<span class="sail-literal">0x30A</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L807"><span class="sail-id">menvcfg</span></a>.<span class="sail-id">bits</span>[<span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>],
    (<span class="sail-literal">0x310</span>, <span class="sail-literal">32</span>) =&gt; <a href="../model/riscv_sys_regs.html#L169"><span class="sail-id">mstatush</span></a>.<span class="sail-id">bits</span>,
    (<span class="sail-literal">0x31A</span>, <span class="sail-literal">32</span>) =&gt; <a href="../model/riscv_sys_regs.html#L807"><span class="sail-id">menvcfg</span></a>.<span class="sail-id">bits</span>[<span class="sail-literal">63</span> .. <span class="sail-literal">32</span>],
    (<span class="sail-literal">0x320</span>,  _) =&gt; <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_sys_regs.html#L483"><span class="sail-id">mcountinhibit</span></a>.<span class="sail-id">bits</span>),

    (<span class="sail-literal">0x340</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L454"><span class="sail-id">mscratch</span></a>,
    (<span class="sail-literal">0x341</span>,  _) =&gt; <a href="../model/riscv_sys_exceptions.html#L41"><span class="sail-id">get_xret_target</span></a>(<span class="sail-id">Machine</span>) <span class="sail-operator">&amp;</span> <a href="../model/riscv_sys_regs.html#L448"><span class="sail-id">pc_alignment_mask</span></a>(),
    (<span class="sail-literal">0x342</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L419"><span class="sail-id">mcause</span></a>.<span class="sail-id">bits</span>,
    (<span class="sail-literal">0x343</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L453"><span class="sail-id">mtval</span></a>,
    (<span class="sail-literal">0x344</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L337"><span class="sail-id">mip</span></a>.<span class="sail-id">bits</span>,

    <span class="sail-comment">// pmpcfgN
</span>    (<span class="sail-literal">0x3A</span> @ <span class="sail-id">idx</span> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>),  _) <span class="sail-keyword">if</span> <span class="sail-id">idx</span>[<span class="sail-literal">0</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitzero</span> <span class="sail-operator">|</span> <span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>) <span class="sail-operator">==</span> <span class="sail-literal">32</span> =&gt; <a href="../model/riscv_pmp_regs.html#L48"><span class="sail-id">pmpReadCfgReg</span></a>(<span class="sail-id">unsigned</span>(<span class="sail-id">idx</span>)),
    <span class="sail-comment">// pmpaddrN. Unfortunately the PMP index does not nicely align with the CSR index bits.
</span>    (<span class="sail-literal">0x3B</span> @ <span class="sail-id">idx</span> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>),  _) =&gt; <a href="../model/riscv_pmp_regs.html#L69"><span class="sail-id">pmpReadAddrReg</span></a>(<span class="sail-id">unsigned</span>(<span class="sail-literal">0b00</span> @ <span class="sail-id">idx</span>)),
    (<span class="sail-literal">0x3C</span> @ <span class="sail-id">idx</span> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>),  _) =&gt; <a href="../model/riscv_pmp_regs.html#L69"><span class="sail-id">pmpReadAddrReg</span></a>(<span class="sail-id">unsigned</span>(<span class="sail-literal">0b01</span> @ <span class="sail-id">idx</span>)),
    (<span class="sail-literal">0x3D</span> @ <span class="sail-id">idx</span> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>),  _) =&gt; <a href="../model/riscv_pmp_regs.html#L69"><span class="sail-id">pmpReadAddrReg</span></a>(<span class="sail-id">unsigned</span>(<span class="sail-literal">0b10</span> @ <span class="sail-id">idx</span>)),
    (<span class="sail-literal">0x3E</span> @ <span class="sail-id">idx</span> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>),  _) =&gt; <a href="../model/riscv_pmp_regs.html#L69"><span class="sail-id">pmpReadAddrReg</span></a>(<span class="sail-id">unsigned</span>(<span class="sail-literal">0b11</span> @ <span class="sail-id">idx</span>)),

    <span class="sail-comment">/* machine mode counters */</span>
    (<span class="sail-literal">0xB00</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L489"><span class="sail-id">mcycle</span></a>[(<span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span>) .. <span class="sail-literal">0</span>],
    (<span class="sail-literal">0xB02</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L503"><span class="sail-id">minstret</span></a>[(<span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span>) .. <span class="sail-literal">0</span>],
    (<span class="sail-literal">0xB80</span>, <span class="sail-literal">32</span>) =&gt; <a href="../model/riscv_sys_regs.html#L489"><span class="sail-id">mcycle</span></a>[<span class="sail-literal">63</span> .. <span class="sail-literal">32</span>],
    (<span class="sail-literal">0xB82</span>, <span class="sail-literal">32</span>) =&gt; <a href="../model/riscv_sys_regs.html#L503"><span class="sail-id">minstret</span></a>[<span class="sail-literal">63</span> .. <span class="sail-literal">32</span>],

    <span class="sail-comment">/* vector */</span>
    (<span class="sail-literal">0x008</span>, _) =&gt; <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a>),
    (<span class="sail-literal">0x009</span>, _) =&gt; <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_sys_regs.html#L836"><span class="sail-id">vxsat</span></a>),
    (<span class="sail-literal">0x00A</span>, _) =&gt; <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_sys_regs.html#L837"><span class="sail-id">vxrm</span></a>),
    (<span class="sail-literal">0x00F</span>, _) =&gt; <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_vext_regs.html#L228"><span class="sail-id">vcsr</span></a>.<span class="sail-id">bits</span>),
    (<span class="sail-literal">0xC20</span>, _) =&gt; <a href="../model/riscv_sys_regs.html#L838"><span class="sail-id">vl</span></a>,
    (<span class="sail-literal">0xC21</span>, _) =&gt; <a href="../model/riscv_sys_regs.html#L849"><span class="sail-id">vtype</span></a>.<span class="sail-id">bits</span>,
    (<span class="sail-literal">0xC22</span>, _) =&gt; <a href="../model/riscv_sys_regs.html#L839"><span class="sail-id">vlenb</span></a>,

    <span class="sail-comment">/* trigger/debug */</span>
    (<span class="sail-literal">0x7a0</span>,  _) =&gt; <span class="sail-id">~</span>(<a href="../model/riscv_sys_regs.html#L720"><span class="sail-id">tselect</span></a>),  <span class="sail-comment">/* this indicates we don't have any trigger support */</span>

    <span class="sail-comment">/* supervisor mode */</span>
    (<span class="sail-literal">0x100</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L552"><span class="sail-id">lower_mstatus</span></a>(<a href="../model/riscv_sys_regs.html#L207"><span class="sail-id">mstatus</span></a>).<span class="sail-id">bits</span>,
    (<span class="sail-literal">0x102</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L604"><span class="sail-id">sedeleg</span></a>.<span class="sail-id">bits</span>,
    (<span class="sail-literal">0x103</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L679"><span class="sail-id">sideleg</span></a>.<span class="sail-id">bits</span>,
    (<span class="sail-literal">0x104</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L635"><span class="sail-id">lower_mie</span></a>(<a href="../model/riscv_sys_regs.html#L338"><span class="sail-id">mie</span></a>, <a href="../model/riscv_sys_regs.html#L339"><span class="sail-id">mideleg</span></a>).<span class="sail-id">bits</span>,
    (<span class="sail-literal">0x105</span>,  _) =&gt; <a href="../model/riscv_sys_exceptions.html#L68"><span class="sail-id">get_stvec</span></a>(),
    (<span class="sail-literal">0x106</span>,  _) =&gt; <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_sys_regs.html#L466"><span class="sail-id">scounteren</span></a>.<span class="sail-id">bits</span>),
    (<span class="sail-literal">0x10A</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L808"><span class="sail-id">senvcfg</span></a>.<span class="sail-id">bits</span>[<span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>],
    (<span class="sail-literal">0x140</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L683"><span class="sail-id">sscratch</span></a>,
    (<span class="sail-literal">0x141</span>,  _) =&gt; <a href="../model/riscv_sys_exceptions.html#L41"><span class="sail-id">get_xret_target</span></a>(<span class="sail-id">Supervisor</span>) <span class="sail-operator">&amp;</span> <a href="../model/riscv_sys_regs.html#L448"><span class="sail-id">pc_alignment_mask</span></a>(),
    (<span class="sail-literal">0x142</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L685"><span class="sail-id">scause</span></a>.<span class="sail-id">bits</span>,
    (<span class="sail-literal">0x143</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L686"><span class="sail-id">stval</span></a>,
    (<span class="sail-literal">0x144</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L622"><span class="sail-id">lower_mip</span></a>(<a href="../model/riscv_sys_regs.html#L337"><span class="sail-id">mip</span></a>, <a href="../model/riscv_sys_regs.html#L339"><span class="sail-id">mideleg</span></a>).<span class="sail-id">bits</span>,
    (<span class="sail-literal">0x180</span>,  _) =&gt; <a href="../model/riscv_vmem.html#L178"><span class="sail-id">satp</span></a>,

    <span class="sail-comment">/* user mode counters */</span>
    (<span class="sail-literal">0xC00</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L489"><span class="sail-id">mcycle</span></a>[(<span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span>) .. <span class="sail-literal">0</span>],
    (<span class="sail-literal">0xC01</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a>[(<span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span>) .. <span class="sail-literal">0</span>],
    (<span class="sail-literal">0xC02</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L503"><span class="sail-id">minstret</span></a>[(<span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span>) .. <span class="sail-literal">0</span>],
    (<span class="sail-literal">0xC80</span>, <span class="sail-literal">32</span>) =&gt; <a href="../model/riscv_sys_regs.html#L489"><span class="sail-id">mcycle</span></a>[<span class="sail-literal">63</span> .. <span class="sail-literal">32</span>],
    (<span class="sail-literal">0xC81</span>, <span class="sail-literal">32</span>) =&gt; <a href="../model/riscv_sys_regs.html#L490"><span class="sail-id">mtime</span></a>[<span class="sail-literal">63</span> .. <span class="sail-literal">32</span>],
    (<span class="sail-literal">0xC82</span>, <span class="sail-literal">32</span>) =&gt; <a href="../model/riscv_sys_regs.html#L503"><span class="sail-id">minstret</span></a>[<span class="sail-literal">63</span> .. <span class="sail-literal">32</span>],

    <span class="sail-comment">/* user mode: Zkr */</span>
    (<span class="sail-literal">0x015</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L765"><span class="sail-id">read_seed_csr</span></a>(),

    _           =&gt; <span class="sail-comment">/* check extensions */</span>
                   <span class="sail-keyword">match</span> <a href="../model/riscv_csr_ext.html#L20"><span class="sail-id">ext_read_CSR</span></a>(<span class="sail-id">csr</span>) {
                     <span class="sail-id">Some</span>(<span class="sail-id">res</span>) =&gt; <span class="sail-id">res</span>,
                     <span class="sail-id">None</span>()    =&gt; { <span class="sail-id">print_bits</span>(<span class="sail-string">"unhandled read to CSR "</span>, <span class="sail-id">csr</span>);
                                    <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-literal">0x0</span>) }
                   }
  };
  <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L84"><span class="sail-id">get_config_print_reg</span></a>()
  <span class="sail-keyword">then</span> <a href="../model/prelude.html#L73"><span class="sail-id">print_reg</span></a>(<span class="sail-string">"CSR "</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<span class="sail-id">csr</span>) <span class="sail-operator">^</span> <span class="sail-string">" -&gt; "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">res</span>));
  <span class="sail-id">res</span>
}

<span class="sail-keyword">function</span> <span class="sail-id">writeCSR</span> (<span class="sail-id">csr</span> : <span class="sail-id">csreg</span>, <span class="sail-id">value</span> : <span class="sail-id">xlenbits</span>) -&gt; <span class="sail-id">unit</span> = {
  <span class="sail-keyword">let</span> <span class="sail-id">res</span> : <span class="sail-id">option</span>(<span class="sail-id">xlenbits</span>) =
  <span class="sail-keyword">match</span> (<span class="sail-id">csr</span>, <span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>)) {
    <span class="sail-comment">/* machine mode */</span>
    (<span class="sail-literal">0x300</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L207"><span class="sail-id">mstatus</span></a> = <a href="../model/riscv_sys_regs.html#L244"><span class="sail-id">legalize_mstatus</span></a>(<a href="../model/riscv_sys_regs.html#L207"><span class="sail-id">mstatus</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L207"><span class="sail-id">mstatus</span></a>.<span class="sail-id">bits</span>) },
    (<span class="sail-literal">0x301</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a> = <a href="../model/riscv_sys_regs.html#L111"><span class="sail-id">legalize_misa</span></a>(<a href="../model/riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L79"><span class="sail-id">misa</span></a>.<span class="sail-id">bits</span>) },
    (<span class="sail-literal">0x302</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L391"><span class="sail-id">medeleg</span></a> = <a href="../model/riscv_sys_regs.html#L393"><span class="sail-id">legalize_medeleg</span></a>(<a href="../model/riscv_sys_regs.html#L391"><span class="sail-id">medeleg</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L391"><span class="sail-id">medeleg</span></a>.<span class="sail-id">bits</span>) },
    (<span class="sail-literal">0x303</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L339"><span class="sail-id">mideleg</span></a> = <a href="../model/riscv_sys_regs.html#L367"><span class="sail-id">legalize_mideleg</span></a>(<a href="../model/riscv_sys_regs.html#L339"><span class="sail-id">mideleg</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L339"><span class="sail-id">mideleg</span></a>.<span class="sail-id">bits</span>) },
    (<span class="sail-literal">0x304</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L338"><span class="sail-id">mie</span></a> = <a href="../model/riscv_sys_regs.html#L351"><span class="sail-id">legalize_mie</span></a>(<a href="../model/riscv_sys_regs.html#L338"><span class="sail-id">mie</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L338"><span class="sail-id">mie</span></a>.<span class="sail-id">bits</span>) },
    (<span class="sail-literal">0x305</span>,  _) =&gt; { <span class="sail-id">Some</span>(<a href="../model/riscv_sys_exceptions.html#L74"><span class="sail-id">set_mtvec</span></a>(<span class="sail-id">value</span>)) },
    (<span class="sail-literal">0x306</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L465"><span class="sail-id">mcounteren</span></a> = <a href="../model/riscv_sys_regs.html#L468"><span class="sail-id">legalize_mcounteren</span></a>(<a href="../model/riscv_sys_regs.html#L465"><span class="sail-id">mcounteren</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_sys_regs.html#L465"><span class="sail-id">mcounteren</span></a>.<span class="sail-id">bits</span>)) },
    (<span class="sail-literal">0x30A</span>, <span class="sail-literal">32</span>) =&gt; { <a href="../model/riscv_sys_regs.html#L807"><span class="sail-id">menvcfg</span></a> = <a href="../model/riscv_sys_regs.html#L810"><span class="sail-id">legalize_menvcfg</span></a>(<a href="../model/riscv_sys_regs.html#L807"><span class="sail-id">menvcfg</span></a>, <a href="../model/riscv_sys_regs.html#L807"><span class="sail-id">menvcfg</span></a>.<span class="sail-id">bits</span>[<span class="sail-literal">63</span> .. <span class="sail-literal">32</span>] @ <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L807"><span class="sail-id">menvcfg</span></a>.<span class="sail-id">bits</span>[<span class="sail-literal">31</span> .. <span class="sail-literal">0</span>]) },
    (<span class="sail-literal">0x30A</span>, <span class="sail-literal">64</span>) =&gt; { <a href="../model/riscv_sys_regs.html#L807"><span class="sail-id">menvcfg</span></a> = <a href="../model/riscv_sys_regs.html#L810"><span class="sail-id">legalize_menvcfg</span></a>(<a href="../model/riscv_sys_regs.html#L807"><span class="sail-id">menvcfg</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L807"><span class="sail-id">menvcfg</span></a>.<span class="sail-id">bits</span>) },
    (<span class="sail-literal">0x310</span>, <span class="sail-literal">32</span>) =&gt; { <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L169"><span class="sail-id">mstatush</span></a>.<span class="sail-id">bits</span>) }, <span class="sail-comment">// ignore writes for now
</span>    (<span class="sail-literal">0x31A</span>, <span class="sail-literal">32</span>) =&gt; { <a href="../model/riscv_sys_regs.html#L807"><span class="sail-id">menvcfg</span></a> = <a href="../model/riscv_sys_regs.html#L810"><span class="sail-id">legalize_menvcfg</span></a>(<a href="../model/riscv_sys_regs.html#L807"><span class="sail-id">menvcfg</span></a>, <span class="sail-id">value</span> @ <a href="../model/riscv_sys_regs.html#L807"><span class="sail-id">menvcfg</span></a>.<span class="sail-id">bits</span>[<span class="sail-literal">31</span> .. <span class="sail-literal">0</span>]); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L807"><span class="sail-id">menvcfg</span></a>.<span class="sail-id">bits</span>[<span class="sail-literal">63</span> .. <span class="sail-literal">32</span>]) },
    (<span class="sail-literal">0x320</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L483"><span class="sail-id">mcountinhibit</span></a> = <a href="../model/riscv_sys_regs.html#L485"><span class="sail-id">legalize_mcountinhibit</span></a>(<a href="../model/riscv_sys_regs.html#L483"><span class="sail-id">mcountinhibit</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_sys_regs.html#L483"><span class="sail-id">mcountinhibit</span></a>.<span class="sail-id">bits</span>)) },
    (<span class="sail-literal">0x340</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L454"><span class="sail-id">mscratch</span></a> = <span class="sail-id">value</span>; <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L454"><span class="sail-id">mscratch</span></a>) },
    (<span class="sail-literal">0x341</span>,  _) =&gt; { <span class="sail-id">Some</span>(<a href="../model/riscv_sys_exceptions.html#L49"><span class="sail-id">set_xret_target</span></a>(<span class="sail-id">Machine</span>, <span class="sail-id">value</span>)) },
    (<span class="sail-literal">0x342</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L419"><span class="sail-id">mcause</span></a>.<span class="sail-id">bits</span> = <span class="sail-id">value</span>; <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L419"><span class="sail-id">mcause</span></a>.<span class="sail-id">bits</span>) },
    (<span class="sail-literal">0x343</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L453"><span class="sail-id">mtval</span></a> = <span class="sail-id">value</span>; <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L453"><span class="sail-id">mtval</span></a>) },
    (<span class="sail-literal">0x344</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L337"><span class="sail-id">mip</span></a> = <a href="../model/riscv_sys_regs.html#L341"><span class="sail-id">legalize_mip</span></a>(<a href="../model/riscv_sys_regs.html#L337"><span class="sail-id">mip</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L337"><span class="sail-id">mip</span></a>.<span class="sail-id">bits</span>) },

    <span class="sail-comment">// pmpcfgN
</span>    (<span class="sail-literal">0x3A</span> @ <span class="sail-id">idx</span> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>),  _) <span class="sail-keyword">if</span> <span class="sail-id">idx</span>[<span class="sail-literal">0</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitzero</span> <span class="sail-operator">|</span> <span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>) <span class="sail-operator">==</span> <span class="sail-literal">32</span> =&gt; {
      <span class="sail-keyword">let</span> <span class="sail-id">idx</span> = <span class="sail-id">unsigned</span>(<span class="sail-id">idx</span>);
      <a href="../model/riscv_pmp_regs.html#L119"><span class="sail-id">pmpWriteCfgReg</span></a>(<span class="sail-id">idx</span>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_pmp_regs.html#L48"><span class="sail-id">pmpReadCfgReg</span></a>(<span class="sail-id">idx</span>))
    },

    <span class="sail-comment">// pmpaddrN. Unfortunately the PMP index does not nicely align with the CSR index bits.
</span>    (<span class="sail-literal">0x3B</span> @ <span class="sail-id">idx</span> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>),  _) =&gt; { <span class="sail-keyword">let</span> <span class="sail-id">idx</span> = <span class="sail-id">unsigned</span>(<span class="sail-literal">0b00</span> @ <span class="sail-id">idx</span>); <a href="../model/riscv_pmp_regs.html#L141"><span class="sail-id">pmpWriteAddrReg</span></a>(<span class="sail-id">idx</span>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_pmp_regs.html#L69"><span class="sail-id">pmpReadAddrReg</span></a>(<span class="sail-id">idx</span>)) },
    (<span class="sail-literal">0x3C</span> @ <span class="sail-id">idx</span> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>),  _) =&gt; { <span class="sail-keyword">let</span> <span class="sail-id">idx</span> = <span class="sail-id">unsigned</span>(<span class="sail-literal">0b01</span> @ <span class="sail-id">idx</span>); <a href="../model/riscv_pmp_regs.html#L141"><span class="sail-id">pmpWriteAddrReg</span></a>(<span class="sail-id">idx</span>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_pmp_regs.html#L69"><span class="sail-id">pmpReadAddrReg</span></a>(<span class="sail-id">idx</span>)) },
    (<span class="sail-literal">0x3D</span> @ <span class="sail-id">idx</span> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>),  _) =&gt; { <span class="sail-keyword">let</span> <span class="sail-id">idx</span> = <span class="sail-id">unsigned</span>(<span class="sail-literal">0b10</span> @ <span class="sail-id">idx</span>); <a href="../model/riscv_pmp_regs.html#L141"><span class="sail-id">pmpWriteAddrReg</span></a>(<span class="sail-id">idx</span>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_pmp_regs.html#L69"><span class="sail-id">pmpReadAddrReg</span></a>(<span class="sail-id">idx</span>)) },
    (<span class="sail-literal">0x3E</span> @ <span class="sail-id">idx</span> : <span class="sail-id">bits</span>(<span class="sail-literal">4</span>),  _) =&gt; { <span class="sail-keyword">let</span> <span class="sail-id">idx</span> = <span class="sail-id">unsigned</span>(<span class="sail-literal">0b11</span> @ <span class="sail-id">idx</span>); <a href="../model/riscv_pmp_regs.html#L141"><span class="sail-id">pmpWriteAddrReg</span></a>(<span class="sail-id">idx</span>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_pmp_regs.html#L69"><span class="sail-id">pmpReadAddrReg</span></a>(<span class="sail-id">idx</span>)) },

    <span class="sail-comment">/* machine mode counters */</span>
    (<span class="sail-literal">0xB00</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L489"><span class="sail-id">mcycle</span></a>[(<span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span>) .. <span class="sail-literal">0</span>] = <span class="sail-id">value</span>; <span class="sail-id">Some</span>(<span class="sail-id">value</span>) },
    (<span class="sail-literal">0xB02</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L503"><span class="sail-id">minstret</span></a>[(<span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span>) .. <span class="sail-literal">0</span>] = <span class="sail-id">value</span>; <a href="../model/riscv_sys_regs.html#L506"><span class="sail-id">minstret_increment</span></a> = <span class="sail-literal">false</span>; <span class="sail-id">Some</span>(<span class="sail-id">value</span>) },
    (<span class="sail-literal">0xB80</span>, <span class="sail-literal">32</span>) =&gt; { <a href="../model/riscv_sys_regs.html#L489"><span class="sail-id">mcycle</span></a>[<span class="sail-literal">63</span> .. <span class="sail-literal">32</span>] = <span class="sail-id">value</span>; <span class="sail-id">Some</span>(<span class="sail-id">value</span>) },
    (<span class="sail-literal">0xB82</span>, <span class="sail-literal">32</span>) =&gt; { <a href="../model/riscv_sys_regs.html#L503"><span class="sail-id">minstret</span></a>[<span class="sail-literal">63</span> .. <span class="sail-literal">32</span>] = <span class="sail-id">value</span>; <a href="../model/riscv_sys_regs.html#L506"><span class="sail-id">minstret_increment</span></a> = <span class="sail-literal">false</span>; <span class="sail-id">Some</span>(<span class="sail-id">value</span>) },

    <span class="sail-comment">/* trigger/debug */</span>
    (<span class="sail-literal">0x7a0</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L720"><span class="sail-id">tselect</span></a> = <span class="sail-id">value</span>; <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L720"><span class="sail-id">tselect</span></a>) },

    <span class="sail-comment">/* supervisor mode */</span>
    (<span class="sail-literal">0x100</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L207"><span class="sail-id">mstatus</span></a> = <a href="../model/riscv_sys_regs.html#L589"><span class="sail-id">legalize_sstatus</span></a>(<a href="../model/riscv_sys_regs.html#L207"><span class="sail-id">mstatus</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L207"><span class="sail-id">mstatus</span></a>.<span class="sail-id">bits</span>) },
    (<span class="sail-literal">0x102</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L604"><span class="sail-id">sedeleg</span></a> = <a href="../model/riscv_sys_regs.html#L606"><span class="sail-id">legalize_sedeleg</span></a>(<a href="../model/riscv_sys_regs.html#L604"><span class="sail-id">sedeleg</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L604"><span class="sail-id">sedeleg</span></a>.<span class="sail-id">bits</span>) },
    (<span class="sail-literal">0x103</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L679"><span class="sail-id">sideleg</span></a>.<span class="sail-id">bits</span> = <span class="sail-id">value</span>; <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L679"><span class="sail-id">sideleg</span></a>.<span class="sail-id">bits</span>) }, <span class="sail-comment">/* TODO: does this need legalization? */</span>
    (<span class="sail-literal">0x104</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L338"><span class="sail-id">mie</span></a> = <a href="../model/riscv_sys_regs.html#L675"><span class="sail-id">legalize_sie</span></a>(<a href="../model/riscv_sys_regs.html#L338"><span class="sail-id">mie</span></a>, <a href="../model/riscv_sys_regs.html#L339"><span class="sail-id">mideleg</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L338"><span class="sail-id">mie</span></a>.<span class="sail-id">bits</span>) },
    (<span class="sail-literal">0x105</span>,  _) =&gt; { <span class="sail-id">Some</span>(<a href="../model/riscv_sys_exceptions.html#L79"><span class="sail-id">set_stvec</span></a>(<span class="sail-id">value</span>)) },
    (<span class="sail-literal">0x106</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L466"><span class="sail-id">scounteren</span></a> = <a href="../model/riscv_sys_regs.html#L473"><span class="sail-id">legalize_scounteren</span></a>(<a href="../model/riscv_sys_regs.html#L466"><span class="sail-id">scounteren</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_sys_regs.html#L466"><span class="sail-id">scounteren</span></a>.<span class="sail-id">bits</span>)) },
    (<span class="sail-literal">0x10A</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L808"><span class="sail-id">senvcfg</span></a> = <a href="../model/riscv_sys_regs.html#L817"><span class="sail-id">legalize_senvcfg</span></a>(<a href="../model/riscv_sys_regs.html#L808"><span class="sail-id">senvcfg</span></a>, <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">value</span>)); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L808"><span class="sail-id">senvcfg</span></a>.<span class="sail-id">bits</span>[<span class="sail-keyword">sizeof</span>(<span class="sail-id">xlen</span>) <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>]) },
    (<span class="sail-literal">0x140</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L683"><span class="sail-id">sscratch</span></a> = <span class="sail-id">value</span>; <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L683"><span class="sail-id">sscratch</span></a>) },
    (<span class="sail-literal">0x141</span>,  _) =&gt; { <span class="sail-id">Some</span>(<a href="../model/riscv_sys_exceptions.html#L49"><span class="sail-id">set_xret_target</span></a>(<span class="sail-id">Supervisor</span>, <span class="sail-id">value</span>)) },
    (<span class="sail-literal">0x142</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L685"><span class="sail-id">scause</span></a>.<span class="sail-id">bits</span> = <span class="sail-id">value</span>; <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L685"><span class="sail-id">scause</span></a>.<span class="sail-id">bits</span>) },
    (<span class="sail-literal">0x143</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L686"><span class="sail-id">stval</span></a> = <span class="sail-id">value</span>; <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L686"><span class="sail-id">stval</span></a>) },
    (<span class="sail-literal">0x144</span>,  _) =&gt; { <a href="../model/riscv_sys_regs.html#L337"><span class="sail-id">mip</span></a> = <a href="../model/riscv_sys_regs.html#L657"><span class="sail-id">legalize_sip</span></a>(<a href="../model/riscv_sys_regs.html#L337"><span class="sail-id">mip</span></a>, <a href="../model/riscv_sys_regs.html#L339"><span class="sail-id">mideleg</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L337"><span class="sail-id">mip</span></a>.<span class="sail-id">bits</span>) },
    (<span class="sail-literal">0x180</span>,  _) =&gt; { <a href="../model/riscv_vmem.html#L178"><span class="sail-id">satp</span></a> = <a href="../model/riscv_vmem.html#L183"><span class="sail-id">legalize_satp</span></a>(<a href="../model/riscv_sys_regs.html#L289"><span class="sail-id">cur_Architecture</span></a>(), <a href="../model/riscv_vmem.html#L178"><span class="sail-id">satp</span></a>, <span class="sail-id">value</span>); <span class="sail-id">Some</span>(<a href="../model/riscv_vmem.html#L178"><span class="sail-id">satp</span></a>) },

    <span class="sail-comment">/* user mode: seed (entropy source). writes are ignored */</span>
    (<span class="sail-literal">0x015</span>,  _) =&gt; <a href="../model/riscv_sys_regs.html#L773"><span class="sail-id">write_seed_csr</span></a>(),

    <span class="sail-comment">/* vector */</span>
    (<span class="sail-literal">0x008</span>, _) =&gt; { <span class="sail-keyword">let</span> <span class="sail-id">vstart_length</span> = <a href="../model/riscv_vlen.html#L26"><span class="sail-id">get_vlen_pow</span></a>(); <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-literal">16</span>, <span class="sail-id">value</span>[(<span class="sail-id">vstart_length</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>) .. <span class="sail-literal">0</span>]); <span class="sail-id">Some</span>(<a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a>)) },
    (<span class="sail-literal">0x009</span>, _) =&gt; { <a href="../model/riscv_sys_regs.html#L836"><span class="sail-id">vxsat</span></a> = <span class="sail-id">value</span>[<span class="sail-literal">0</span> .. <span class="sail-literal">0</span>]; <span class="sail-id">Some</span>(<a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_sys_regs.html#L836"><span class="sail-id">vxsat</span></a>)) },
    (<span class="sail-literal">0x00A</span>, _) =&gt; { <a href="../model/riscv_sys_regs.html#L837"><span class="sail-id">vxrm</span></a> = <span class="sail-id">value</span>[<span class="sail-literal">1</span> .. <span class="sail-literal">0</span>]; <span class="sail-id">Some</span>(<a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_sys_regs.html#L837"><span class="sail-id">vxrm</span></a>)) },
    (<span class="sail-literal">0x00F</span>, _) =&gt; { <a href="../model/riscv_vext_regs.html#L228"><span class="sail-id">vcsr</span></a>.<span class="sail-id">bits</span> = <span class="sail-id">value</span>[<span class="sail-literal">2</span> ..<span class="sail-literal">0</span>]; <span class="sail-id">Some</span>(<a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<a href="../model/riscv_vext_regs.html#L228"><span class="sail-id">vcsr</span></a>.<span class="sail-id">bits</span>)) },
    (<span class="sail-literal">0xC20</span>, _) =&gt; { <a href="../model/riscv_sys_regs.html#L838"><span class="sail-id">vl</span></a> = <span class="sail-id">value</span>; <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L838"><span class="sail-id">vl</span></a>) },
    (<span class="sail-literal">0xC21</span>, _) =&gt; { <a href="../model/riscv_sys_regs.html#L849"><span class="sail-id">vtype</span></a>.<span class="sail-id">bits</span> = <span class="sail-id">value</span>; <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L849"><span class="sail-id">vtype</span></a>.<span class="sail-id">bits</span>) },
    (<span class="sail-literal">0xC22</span>, _) =&gt; { <a href="../model/riscv_sys_regs.html#L839"><span class="sail-id">vlenb</span></a> = <span class="sail-id">value</span>; <span class="sail-id">Some</span>(<a href="../model/riscv_sys_regs.html#L839"><span class="sail-id">vlenb</span></a>) },

    _           =&gt; <a href="../model/riscv_csr_ext.html#L23"><span class="sail-id">ext_write_CSR</span></a>(<span class="sail-id">csr</span>, <span class="sail-id">value</span>)
  };
  <span class="sail-keyword">match</span> <span class="sail-id">res</span> {
    <span class="sail-id">Some</span>(<span class="sail-id">v</span>) =&gt; <span class="sail-keyword">if</span>   <a href="../model/prelude.html#L84"><span class="sail-id">get_config_print_reg</span></a>()
               <span class="sail-keyword">then</span> <a href="../model/prelude.html#L73"><span class="sail-id">print_reg</span></a>(<span class="sail-string">"CSR "</span> <span class="sail-operator">^</span> <span class="sail-id">to_str</span>(<span class="sail-id">csr</span>) <span class="sail-operator">^</span> <span class="sail-string">" &lt;- "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">v</span>) <span class="sail-operator">^</span> <span class="sail-string">" (input: "</span> <span class="sail-operator">^</span> <span class="sail-id">BitStr</span>(<span class="sail-id">value</span>) <span class="sail-operator">^</span> <span class="sail-string">")"</span>),
    <span class="sail-id">None</span>()  =&gt; <span class="sail-id">print_bits</span>(<span class="sail-string">"unhandled write to CSR "</span>, <span class="sail-id">csr</span>)
  }
}

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> <span class="sail-id">CSR</span>(<span class="sail-id">csr</span>, <span class="sail-id">rs1</span>, <span class="sail-id">rd</span>, <span class="sail-id">is_imm</span>, <span class="sail-id">op</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span> : <span class="sail-id">xlenbits</span> = <span class="sail-keyword">if</span> <span class="sail-id">is_imm</span> <span class="sail-keyword">then</span> <a href="../model/prelude.html#L92"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">rs1</span>) <span class="sail-keyword">else</span> <span class="sail-id">X</span>(<span class="sail-id">rs1</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">isWrite</span> : <span class="sail-id">bool</span> = <span class="sail-keyword">match</span> <span class="sail-id">op</span> {
    <span class="sail-id">CSRRW</span>  =&gt; <span class="sail-literal">true</span>,
    _      =&gt; <span class="sail-keyword">if</span> <span class="sail-id">is_imm</span> <span class="sail-keyword">then</span> <span class="sail-id">unsigned</span>(<span class="sail-id">rs1_val</span>) <span class="sail-operator">!=</span> <span class="sail-literal">0</span> <span class="sail-keyword">else</span> <span class="sail-id">unsigned</span>(<span class="sail-id">rs1</span>) <span class="sail-operator">!=</span> <span class="sail-literal">0</span>
  };
  <span class="sail-keyword">if</span> <a href="../model/prelude.html#L27"><span class="sail-id">not</span></a>(<a href="../model/riscv_sys_control.html#L139"><span class="sail-id">check_CSR</span></a>(<span class="sail-id">csr</span>, <a href="../model/riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>, <span class="sail-id">isWrite</span>))
  <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-id">RETIRE_FAIL</span> }
  <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <a href="../model/prelude.html#L27"><span class="sail-id">not</span></a>(<a href="../model/riscv_ext_regs.html#L32"><span class="sail-id">ext_check_CSR</span></a>(<span class="sail-id">csr</span>, <a href="../model/riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>, <span class="sail-id">isWrite</span>))
  <span class="sail-keyword">then</span> { <a href="../model/riscv_ext_regs.html#L39"><span class="sail-id">ext_check_CSR_fail</span></a>(); <span class="sail-id">RETIRE_FAIL</span> }
  <span class="sail-keyword">else</span> {
    <span class="sail-keyword">let</span> <span class="sail-id">csr_val</span> = <a href="../model/riscv_insts_zicsr.html#L24"><span class="sail-id">readCSR</span></a>(<span class="sail-id">csr</span>); <span class="sail-comment">/* could have side-effects, so technically shouldn't perform for CSRW[I] with rd == 0 */</span>
    <span class="sail-keyword">if</span> <span class="sail-id">isWrite</span> <span class="sail-keyword">then</span> {
      <span class="sail-keyword">let</span> <span class="sail-id">new_val</span> : <span class="sail-id">xlenbits</span> = <span class="sail-keyword">match</span> <span class="sail-id">op</span> {
        <span class="sail-id">CSRRW</span> =&gt; <span class="sail-id">rs1_val</span>,
        <span class="sail-id">CSRRS</span> =&gt; <span class="sail-id">csr_val</span> <span class="sail-operator">|</span> <span class="sail-id">rs1_val</span>,
        <span class="sail-id">CSRRC</span> =&gt; <span class="sail-id">csr_val</span> <span class="sail-operator">&amp;</span> <span class="sail-id">~</span>(<span class="sail-id">rs1_val</span>)
      };
      <a href="../model/riscv_insts_zicsr.html#L115"><span class="sail-id">writeCSR</span></a>(<span class="sail-id">csr</span>, <span class="sail-id">new_val</span>)
    };
    <span class="sail-id">X</span>(<span class="sail-id">rd</span>) = <span class="sail-id">csr_val</span>;
    <span class="sail-id">RETIRE_SUCCESS</span>
  }
}

<span class="sail-keyword">mapping</span> <span class="sail-id">maybe_i</span> : <span class="sail-id">bool</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-literal">true</span>  &lt;-&gt; <span class="sail-string">"i"</span>,
  <span class="sail-literal">false</span> &lt;-&gt; <span class="sail-string">""</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">csr_mnemonic</span> : <span class="sail-id">csrop</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">CSRRW</span> &lt;-&gt; <span class="sail-string">"csrrw"</span>,
  <span class="sail-id">CSRRS</span> &lt;-&gt; <span class="sail-string">"csrrs"</span>,
  <span class="sail-id">CSRRC</span> &lt;-&gt; <span class="sail-string">"csrrc"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">CSR</span>(<span class="sail-id">csr</span>, <span class="sail-id">rs1</span>, <span class="sail-id">rd</span>, <span class="sail-literal">true</span>, <span class="sail-id">op</span>)
  &lt;-&gt; <span class="sail-id">csr_mnemonic</span>(<span class="sail-id">op</span>) <span class="sail-operator">^</span> <span class="sail-string">"i"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rd</span>)  <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">csr_name_map</span>(<span class="sail-id">csr</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">hex_bits_5</span>(<span class="sail-id">rs1</span>)
<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">CSR</span>(<span class="sail-id">csr</span>, <span class="sail-id">rs1</span>, <span class="sail-id">rd</span>, <span class="sail-literal">false</span>, <span class="sail-id">op</span>)
  &lt;-&gt; <span class="sail-id">csr_mnemonic</span>(<span class="sail-id">op</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">csr_name_map</span>(<span class="sail-id">csr</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rs1</span>)
</pre>
</div>
</div>
</body>
</html>