{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742400517629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742400517645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 12:08:37 2025 " "Processing started: Wed Mar 19 12:08:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742400517645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742400517645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCycleProc -c singleCycleProc " "Command: quartus_map --read_settings_files=on --write_settings_files=off singleCycleProc -c singleCycleProc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742400517645 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742400519973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor8bit-rtl " "Found design unit 1: subtractor8bit-rtl" {  } { { "subtractor8bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/subtractor8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520770 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor8bit " "Found entity 1: subtractor8bit" {  } { { "subtractor8bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/subtractor8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400520770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile_8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile_8x8-struct " "Found design unit 1: RegisterFile_8x8-struct" {  } { { "RegisterFile_8x8.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RegisterFile_8x8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520786 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_8x8 " "Found entity 1: RegisterFile_8x8" {  } { { "RegisterFile_8x8.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RegisterFile_8x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400520786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8bit-struct " "Found design unit 1: register8bit-struct" {  } { { "register8bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/register8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520817 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8bit " "Found entity 1: register8bit" {  } { { "register8bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/register8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400520817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520832 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400520832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrmem-SYN " "Found design unit 1: instrmem-SYN" {  } { { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrMem.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520864 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrMem " "Found entity 1: instrMem" {  } { { "instrMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrMem.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400520864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520895 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400520895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-SYN " "Found design unit 1: datamem-SYN" {  } { { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/dataMem.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520926 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/dataMem.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400520926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder8bit-rtl " "Found design unit 1: adder8bit-rtl" {  } { { "8bitadder.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/8bitadder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520942 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder8bit " "Found entity 1: adder8bit" {  } { { "8bitadder.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/8bitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400520942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsh2bitreg_32.vhd 1 1 " "Found 1 design units, including 1 entities, in source file lsh2bitreg_32.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 lsh2bitReg_32 " "Found entity 1: lsh2bitReg_32" {  } { { "lsh2bitReg_32.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/lsh2bitReg_32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400520973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400520973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32bit-rtl " "Found design unit 1: adder32bit-rtl" {  } { { "adder32bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/adder32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521004 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32bit " "Found entity 1: adder32bit" {  } { { "adder32bit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/adder32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521020 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProc-rtl " "Found design unit 1: singleCycleProc-rtl" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521051 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProc " "Found entity 1: singleCycleProc" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend16to32-rtl " "Found design unit 1: signExtend16to32-rtl" {  } { { "signExtend16to32.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/signExtend16to32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521083 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend16to32 " "Found entity 1: signExtend16to32" {  } { { "signExtend16to32.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/signExtend16to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-rtl " "Found design unit 1: mux2to1-rtl" {  } { { "mux2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521098 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_2to1-rtl " "Found design unit 1: mux8_2to1-rtl" {  } { { "mux8_2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8_2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521129 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_2to1 " "Found entity 1: mux8_2to1" {  } { { "mux8_2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_2to1-rtl " "Found design unit 1: mux32_2to1-rtl" {  } { { "mux32_2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux32_2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521161 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_2to1 " "Found entity 1: mux32_2to1" {  } { { "mux32_2to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux32_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "ALU.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521192 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/eightBitComparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521208 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/eightBitComparator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-struct " "Found design unit 1: mux8to1-struct" {  } { { "mux8to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521239 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_8to1-struct " "Found design unit 1: mux8_8to1-struct" {  } { { "mux8_8to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8_8to1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521254 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_8to1 " "Found entity 1: mux8_8to1" {  } { { "mux8_8to1.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8_8to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-rtl " "Found design unit 1: controlUnit-rtl" {  } { { "controlUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521286 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/controlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-rtl " "Found design unit 1: ALUControlUnit-rtl" {  } { { "ALUControlUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ALUControlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521317 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControlUnit.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ALUControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romfile-SYN " "Found design unit 1: romfile-SYN" {  } { { "ROMFile.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ROMFile.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521333 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMFile " "Found entity 1: ROMFile" {  } { { "ROMFile.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ROMFile.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramfile-SYN " "Found design unit 1: ramfile-SYN" {  } { { "RAMFile.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RAMFile.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521364 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMFile " "Found entity 1: RAMFile" {  } { { "RAMFile.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RAMFile.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_3x8-struct " "Found design unit 1: Decoder_3x8-struct" {  } { { "Decoder_3x8.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/Decoder_3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521395 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3x8 " "Found entity 1: Decoder_3x8" {  } { { "Decoder_3x8.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/Decoder_3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400521395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400521395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singleCycleProc " "Elaborating entity \"singleCycleProc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742400521864 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MuxOut singleCycleProc.vhd(9) " "VHDL Signal Declaration warning at singleCycleProc.vhd(9): used implicit default value for signal \"MuxOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InstructionOut singleCycleProc.vhd(10) " "VHDL Signal Declaration warning at singleCycleProc.vhd(10): used implicit default value for signal \"InstructionOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BranchOut singleCycleProc.vhd(11) " "VHDL Signal Declaration warning at singleCycleProc.vhd(11): used implicit default value for signal \"BranchOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWriteOut singleCycleProc.vhd(11) " "VHDL Signal Declaration warning at singleCycleProc.vhd(11): used implicit default value for signal \"MemWriteOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWriteOut singleCycleProc.vhd(11) " "VHDL Signal Declaration warning at singleCycleProc.vhd(11): used implicit default value for signal \"RegWriteOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_pcIncrement singleCycleProc.vhd(99) " "VHDL Signal Declaration warning at singleCycleProc.vhd(99): used implicit default value for signal \"int_pcIncrement\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_instructionAddExt singleCycleProc.vhd(100) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(100): object \"int_instructionAddExt\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ALUOperandB singleCycleProc.vhd(109) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(109): object \"int_ALUOperandB\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ALUResult singleCycleProc.vhd(109) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(109): object \"int_ALUResult\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ReadDataMem singleCycleProc.vhd(114) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(114): object \"int_ReadDataMem\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_MemToReg singleCycleProc.vhd(118) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(118): object \"int_MemToReg\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_RegWrite singleCycleProc.vhd(118) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(118): object \"int_RegWrite\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_MemRead singleCycleProc.vhd(118) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(118): object \"int_MemRead\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_Branch singleCycleProc.vhd(118) " "Verilog HDL or VHDL warning at singleCycleProc.vhd(118): object \"int_Branch\" assigned a value but never read" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742400521879 "|singleCycleProc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8bit register8bit:ProgramCounter " "Elaborating entity \"register8bit\" for hierarchy \"register8bit:ProgramCounter\"" {  } { { "singleCycleProc.vhd" "ProgramCounter" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 register8bit:ProgramCounter\|enARdFF_2:DFF_0 " "Elaborating entity \"enARdFF_2\" for hierarchy \"register8bit:ProgramCounter\|enARdFF_2:DFF_0\"" {  } { { "register8bit.vhd" "DFF_0" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/register8bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend16to32 signExtend16to32:signExtend " "Elaborating entity \"signExtend16to32\" for hierarchy \"signExtend16to32:signExtend\"" {  } { { "singleCycleProc.vhd" "signExtend" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:DataMemory " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:DataMemory\"" {  } { { "singleCycleProc.vhd" "DataMemory" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMem:DataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMem:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "datamem.vhd" "altsyncram_component" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/datamem.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMem:DataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMem:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "datamem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/datamem.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMem:DataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMem:DataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522348 ""}  } { { "datamem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/datamem.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742400522348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3g1 " "Found entity 1: altsyncram_h3g1" {  } { { "db/altsyncram_h3g1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_h3g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400522489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400522489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h3g1 dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated " "Elaborating entity \"altsyncram_h3g1\" for hierarchy \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile_8x8 RegisterFile_8x8:RegFile " "Elaborating entity \"RegisterFile_8x8\" for hierarchy \"RegisterFile_8x8:RegFile\"" {  } { { "singleCycleProc.vhd" "RegFile" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3x8 RegisterFile_8x8:RegFile\|Decoder_3x8:Decoder " "Elaborating entity \"Decoder_3x8\" for hierarchy \"RegisterFile_8x8:RegFile\|Decoder_3x8:Decoder\"" {  } { { "RegisterFile_8x8.vhd" "Decoder" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RegisterFile_8x8.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_8to1 RegisterFile_8x8:RegFile\|mux8_8to1:Read_mux1 " "Elaborating entity \"mux8_8to1\" for hierarchy \"RegisterFile_8x8:RegFile\|mux8_8to1:Read_mux1\"" {  } { { "RegisterFile_8x8.vhd" "Read_mux1" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RegisterFile_8x8.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400522989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 RegisterFile_8x8:RegFile\|mux8_8to1:Read_mux1\|mux8to1:mux0 " "Elaborating entity \"mux8to1\" for hierarchy \"RegisterFile_8x8:RegFile\|mux8_8to1:Read_mux1\|mux8to1:mux0\"" {  } { { "mux8_8to1.vhd" "mux0" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8_8to1.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrMem instrMem:MemoryInstruction " "Elaborating entity \"instrMem\" for hierarchy \"instrMem:MemoryInstruction\"" {  } { { "singleCycleProc.vhd" "MemoryInstruction" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instrMem:MemoryInstruction\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\"" {  } { { "instrmem.vhd" "altsyncram_component" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\"" {  } { { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component " "Instantiated megafunction \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAMFile.mif " "Parameter \"init_file\" = \"RAMFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523161 ""}  } { { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742400523161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dc91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dc91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dc91 " "Found entity 1: altsyncram_dc91" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742400523301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742400523301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dc91 instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated " "Elaborating entity \"altsyncram_dc91\" for hierarchy \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_2to1 mux8_2to1:RegDstMux " "Elaborating entity \"mux8_2to1\" for hierarchy \"mux8_2to1:RegDstMux\"" {  } { { "singleCycleProc.vhd" "RegDstMux" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux8_2to1:RegDstMux\|mux2to1:\\mux8BitGenerate:0:mux_i " "Elaborating entity \"mux2to1\" for hierarchy \"mux8_2to1:RegDstMux\|mux2to1:\\mux8BitGenerate:0:mux_i\"" {  } { { "mux8_2to1.vhd" "\\mux8BitGenerate:0:mux_i" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8_2to1.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:RegisterALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:RegisterALU\"" {  } { { "singleCycleProc.vhd" "RegisterALU" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523395 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Zero ALU.vhd(10) " "VHDL Signal Declaration warning at ALU.vhd(10): used implicit default value for signal \"Zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ALU.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1742400523411 "|singleCycleProc|ALU:RegisterALU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Overflow ALU.vhd(10) " "VHDL Signal Declaration warning at ALU.vhd(10): used implicit default value for signal \"Overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ALU.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1742400523411 "|singleCycleProc|ALU:RegisterALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator ALU:RegisterALU\|eightBitComparator:SLTResult " "Elaborating entity \"eightBitComparator\" for hierarchy \"ALU:RegisterALU\|eightBitComparator:SLTResult\"" {  } { { "ALU.vhd" "SLTResult" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ALU.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator ALU:RegisterALU\|eightBitComparator:SLTResult\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"ALU:RegisterALU\|eightBitComparator:SLTResult\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/eightBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CPUControlUnit " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CPUControlUnit\"" {  } { { "singleCycleProc.vhd" "CPUControlUnit" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControlUnit ALUControlUnit:RegisterALUControlUnit " "Elaborating entity \"ALUControlUnit\" for hierarchy \"ALUControlUnit:RegisterALUControlUnit\"" {  } { { "singleCycleProc.vhd" "RegisterALUControlUnit" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742400523614 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[0\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[1\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[2\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[3\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[4\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[5\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[6\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[7\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[8\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[9\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[10\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[21\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[22\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[23\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[24\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[25\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[0\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_h3g1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_h3g1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datamem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/datamem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_h3g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[1\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_h3g1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_h3g1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datamem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/datamem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_h3g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[2\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_h3g1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_h3g1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datamem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/datamem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_h3g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[3\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_h3g1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_h3g1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datamem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/datamem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_h3g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[4\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_h3g1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_h3g1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datamem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/datamem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_h3g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[5\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_h3g1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_h3g1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datamem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/datamem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_h3g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[6\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_h3g1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_h3g1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datamem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/datamem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_h3g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[7\] " "Synthesized away node \"dataMem:DataMemory\|altsyncram:altsyncram_component\|altsyncram_h3g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_h3g1.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_h3g1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "datamem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/datamem.vhd" 82 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_h3g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[11\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[12\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[13\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[14\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[15\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[16\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[17\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[18\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[19\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[20\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[26\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[27\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[28\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[29\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[30\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[31\] " "Synthesized away node \"instrMem:MemoryInstruction\|altsyncram:altsyncram_component\|altsyncram_dc91:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_dc91.tdf" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instrmem.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrmem.vhd" 77 0 0 } } { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400524005 "|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1742400524005 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1742400524005 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MuxOut\[0\] GND " "Pin \"MuxOut\[0\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|MuxOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MuxOut\[1\] GND " "Pin \"MuxOut\[1\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|MuxOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MuxOut\[2\] GND " "Pin \"MuxOut\[2\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|MuxOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MuxOut\[3\] GND " "Pin \"MuxOut\[3\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|MuxOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MuxOut\[4\] GND " "Pin \"MuxOut\[4\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|MuxOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MuxOut\[5\] GND " "Pin \"MuxOut\[5\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|MuxOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MuxOut\[6\] GND " "Pin \"MuxOut\[6\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|MuxOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MuxOut\[7\] GND " "Pin \"MuxOut\[7\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|MuxOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[0\] GND " "Pin \"InstructionOut\[0\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[1\] GND " "Pin \"InstructionOut\[1\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[2\] GND " "Pin \"InstructionOut\[2\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[3\] GND " "Pin \"InstructionOut\[3\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[4\] GND " "Pin \"InstructionOut\[4\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[5\] GND " "Pin \"InstructionOut\[5\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[6\] GND " "Pin \"InstructionOut\[6\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[7\] GND " "Pin \"InstructionOut\[7\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[8\] GND " "Pin \"InstructionOut\[8\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[9\] GND " "Pin \"InstructionOut\[9\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[10\] GND " "Pin \"InstructionOut\[10\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[11\] GND " "Pin \"InstructionOut\[11\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[12\] GND " "Pin \"InstructionOut\[12\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[13\] GND " "Pin \"InstructionOut\[13\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[14\] GND " "Pin \"InstructionOut\[14\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[15\] GND " "Pin \"InstructionOut\[15\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[16\] GND " "Pin \"InstructionOut\[16\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[17\] GND " "Pin \"InstructionOut\[17\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[18\] GND " "Pin \"InstructionOut\[18\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[19\] GND " "Pin \"InstructionOut\[19\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[20\] GND " "Pin \"InstructionOut\[20\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[21\] GND " "Pin \"InstructionOut\[21\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[22\] GND " "Pin \"InstructionOut\[22\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[23\] GND " "Pin \"InstructionOut\[23\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[24\] GND " "Pin \"InstructionOut\[24\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[25\] GND " "Pin \"InstructionOut\[25\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[26\] GND " "Pin \"InstructionOut\[26\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[27\] GND " "Pin \"InstructionOut\[27\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[28\] GND " "Pin \"InstructionOut\[28\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[29\] GND " "Pin \"InstructionOut\[29\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[30\] GND " "Pin \"InstructionOut\[30\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstructionOut\[31\] GND " "Pin \"InstructionOut\[31\]\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|InstructionOut[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BranchOut GND " "Pin \"BranchOut\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|BranchOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZeroOut GND " "Pin \"ZeroOut\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|ZeroOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWriteOut GND " "Pin \"MemWriteOut\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|MemWriteOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegWriteOut GND " "Pin \"RegWriteOut\" is stuck at GND" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742400524676 "|singleCycleProc|RegWriteOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1742400524676 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1742400524723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742400526411 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400526411 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ValueSelect\[0\] " "No output dependent on input pin \"ValueSelect\[0\]\"" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400530208 "|singleCycleProc|ValueSelect[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ValueSelect\[1\] " "No output dependent on input pin \"ValueSelect\[1\]\"" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400530208 "|singleCycleProc|ValueSelect[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ValueSelect\[2\] " "No output dependent on input pin \"ValueSelect\[2\]\"" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400530208 "|singleCycleProc|ValueSelect[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GClock " "No output dependent on input pin \"GClock\"" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400530208 "|singleCycleProc|GClock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GReset " "No output dependent on input pin \"GReset\"" {  } { { "singleCycleProc.vhd" "" { Text "H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742400530208 "|singleCycleProc|GReset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1742400530208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742400530208 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742400530208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742400530208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742400530380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 12:08:50 2025 " "Processing ended: Wed Mar 19 12:08:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742400530380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742400530380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742400530380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742400530380 ""}
