# A-RISC-CPU
Design and implementation of a RISC CPU 

The design of the CPU structure can execute 9 instructions, including the clock module, fetch module, operation module, storage module and write back module, using VHDL language realization of each module, and then downloaded to the FPGA chip test.
