
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf3_readFilters30'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf3_readFilters30
Automatically selected td_fused_top_tdf3_readFilters30 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_readFilters30

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_readFilters30
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:244$101 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:236$93 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:228$87 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:220$81 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:212$79 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:204$71 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:196$67 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:188$63 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:180$61 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:172$59 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:146$33 in module td_fused_top_tdf3_readFilters30.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:132$20 in module td_fused_top_tdf3_readFilters30.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:120$7 in module td_fused_top_tdf3_readFilters30.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:108$3 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:100$1 in module td_fused_top_tdf3_readFilters30.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 16 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:0$129'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:0$129'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:313$128'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:287$121'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:244$101'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:236$93'.
     1/1: $1\weight_vecs_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:228$87'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:220$81'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:212$79'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:204$71'.
     1/1: $1\ap_phi_mux_kk_0_0_i_phi_fu_85_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:196$67'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:188$63'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:180$61'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:172$59'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:166$57'.
     1/1: $0\tmp_reg_132[8:5]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:160$53'.
     1/1: $0\icmp_ln48_reg_142[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:154$47'.
     1/1: $0\add_ln48_reg_137[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:146$33'.
     1/1: $0\kk_0_0_i_reg_81[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:132$20'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:120$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:108$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:100$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_block_state1' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:287$121'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_NS_fsm' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:244$101'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\weight_vecs_0_0_0_we0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:236$93'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:228$87'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\filter_data_ce0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:220$81'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_ready' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:212$79'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_phi_mux_kk_0_0_i_phi_fu_85_p4' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:204$71'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_idle_pp0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:196$67'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_idle' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:188$63'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_done' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:180$61'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:172$59'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf3_readFilters30.\tmp_reg_132 [4:0]' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:313$128'.
  created $dff cell `$procdff$228' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\tmp_reg_132 [8:5]' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:166$57'.
  created $dff cell `$procdff$229' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\icmp_ln48_reg_142' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:160$53'.
  created $dff cell `$procdff$230' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\add_ln48_reg_137' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:154$47'.
  created $dff cell `$procdff$231' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\kk_0_0_i_reg_81' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:146$33'.
  created $dff cell `$procdff$232' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:132$20'.
  created $dff cell `$procdff$233' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:120$7'.
  created $dff cell `$procdff$234' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_done_reg' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:108$3'.
  created $dff cell `$procdff$235' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_CS_fsm' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:100$1'.
  created $dff cell `$procdff$236' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:0$129'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:313$128'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:287$121'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:244$101'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:244$101'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:236$93'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:236$93'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:228$87'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:228$87'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:220$81'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:220$81'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:212$79'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:212$79'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:204$71'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:204$71'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:196$67'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:196$67'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:188$63'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:188$63'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:180$61'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:180$61'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:172$59'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:172$59'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:166$57'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:166$57'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:160$53'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:160$53'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:154$47'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:154$47'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:146$33'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:146$33'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:132$20'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:132$20'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:120$7'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:120$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:108$3'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:108$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:100$1'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:100$1'.
Cleaned up 29 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_readFilters30.
<suppressed ~91 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_readFilters30.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$145.
    dead port 1/2 on $mux $procmux$198.
    dead port 2/2 on $mux $procmux$198.
    dead port 2/2 on $mux $procmux$133.
    dead port 2/2 on $mux $procmux$136.
    dead port 2/2 on $mux $procmux$138.
    dead port 2/2 on $mux $procmux$153.
Removed 7 multiplexer ports.
<suppressed ~18 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$236 ($dff) from module td_fused_top_tdf3_readFilters30 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$235 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$217_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$234 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$209_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$245 ($sdff) from module td_fused_top_tdf3_readFilters30 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$233 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$204_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $procdff$232 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$196_Y, Q = \kk_0_0_i_reg_81).
Setting constant 0-bit at position 0 on $procdff$228 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 1 on $procdff$228 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 2 on $procdff$228 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 3 on $procdff$228 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 4 on $procdff$228 ($dff) from module td_fused_top_tdf3_readFilters30.
Adding EN signal on $procdff$230 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:299$127_Y, Q = \icmp_ln48_reg_142).
Adding EN signal on $procdff$229 ($dff) from module td_fused_top_tdf3_readFilters30 (D = \k_21, Q = \tmp_reg_132 [8:5]).
Adding EN signal on $procdff$231 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v:271$119_Y, Q = \add_ln48_reg_137).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Removed 16 unused cells and 197 unused wires.
<suppressed ~20 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_readFilters30.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_readFilters30.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf3_readFilters30 ===

   Number of wires:                 66
   Number of wire bits:            307
   Number of public wires:          42
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           15
     $and                            8
     $dffe                          17
     $eq                            15
     $mux                           33
     $not                            4
     $or                             1
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           5
     $sdffe                          1

End of script. Logfile hash: e33b544f54, CPU: user 0.08s system 0.00s, MEM: 12.25 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 29% 4x opt_expr (0 sec), 29% 2x read_verilog (0 sec), ...
