15:32:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
15:32:07 INFO  : Registering command handlers for Vitis TCF services
15:32:07 INFO  : Platform repository initialization has completed.
15:32:11 INFO  : XSCT server has started successfully.
15:32:12 INFO  : Successfully done setting XSCT server connection channel  
15:32:12 INFO  : plnx-install-location is set to ''
15:32:12 INFO  : Successfully done query RDI_DATADIR 
15:32:12 INFO  : Successfully done setting workspace for the tool. 
15:43:41 INFO  : Result from executing command 'getProjects': logicanalyze
15:43:41 INFO  : Result from executing command 'getPlatforms': 
15:43:41 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:43:41 INFO  : Platform 'logicanalyze' is added to custom repositories.
15:44:00 INFO  : Platform 'logicanalyze' is added to custom repositories.
15:48:11 INFO  : Result from executing command 'getProjects': logicanalyze
15:48:11 INFO  : Result from executing command 'getPlatforms': logicanalyze|E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/logicanalyze.xpfm
15:48:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:49:23 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:50:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:03 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:50:03 INFO  : 'jtag frequency' command is executed.
15:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:50:07 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:50:08 INFO  : Context for processor 'microblaze_0' is selected.
15:50:09 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:50:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:50:10 INFO  : Context for processor 'microblaze_0' is selected.
15:50:10 INFO  : System reset is completed.
15:50:13 INFO  : 'after 3000' command is executed.
15:50:13 INFO  : Context for processor 'microblaze_0' is selected.
15:50:14 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:50:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:50:15 INFO  : Context for processor 'microblaze_0' is selected.
15:50:15 INFO  : 'con' command is executed.
15:50:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:50:15 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:11:39 INFO  : Disconnected from the channel tcfchan#2.
20:25:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:25:55 INFO  : Registering command handlers for Vitis TCF services
20:25:55 INFO  : Platform repository initialization has completed.
20:25:55 INFO  : XSCT server has started successfully.
20:25:55 INFO  : plnx-install-location is set to ''
20:25:56 INFO  : Successfully done setting XSCT server connection channel  
20:25:56 INFO  : Successfully done query RDI_DATADIR 
20:25:56 INFO  : Successfully done setting workspace for the tool. 
20:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:49 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:51:50 INFO  : 'jtag frequency' command is executed.
20:51:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:51:53 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:51:54 INFO  : Context for processor 'microblaze_0' is selected.
20:51:54 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:51:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:51:55 INFO  : Context for processor 'microblaze_0' is selected.
20:51:56 INFO  : System reset is completed.
20:51:59 INFO  : 'after 3000' command is executed.
20:51:59 INFO  : Context for processor 'microblaze_0' is selected.
20:51:59 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:52:00 INFO  : Context for processor 'microblaze_0' is selected.
20:52:00 INFO  : 'con' command is executed.
20:52:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:52:00 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:52:56 INFO  : Disconnected from the channel tcfchan#1.
20:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:53:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:53:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:13 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:53:13 INFO  : 'jtag frequency' command is executed.
20:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:53:15 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:53:15 INFO  : Context for processor 'microblaze_0' is selected.
20:53:23 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:53:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:53:23 INFO  : Context for processor 'microblaze_0' is selected.
20:53:24 INFO  : System reset is completed.
20:53:27 INFO  : 'after 3000' command is executed.
20:53:27 INFO  : Context for processor 'microblaze_0' is selected.
20:53:27 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:53:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:53:28 INFO  : Context for processor 'microblaze_0' is selected.
20:53:28 INFO  : 'con' command is executed.
20:53:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:53:28 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:21:56 INFO  : Disconnected from the channel tcfchan#2.
16:57:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
16:57:23 INFO  : Registering command handlers for Vitis TCF services
16:57:23 INFO  : Platform repository initialization has completed.
16:57:24 INFO  : XSCT server has started successfully.
16:57:24 INFO  : Successfully done setting XSCT server connection channel  
16:57:24 INFO  : plnx-install-location is set to ''
16:57:24 INFO  : Successfully done setting workspace for the tool. 
16:57:24 INFO  : Successfully done query RDI_DATADIR 
16:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:48 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:57:48 INFO  : 'jtag frequency' command is executed.
16:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:57:52 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:57:53 INFO  : Context for processor 'microblaze_0' is selected.
16:57:53 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:57:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:57:55 INFO  : Context for processor 'microblaze_0' is selected.
16:57:55 INFO  : System reset is completed.
16:57:58 INFO  : 'after 3000' command is executed.
16:57:58 INFO  : Context for processor 'microblaze_0' is selected.
16:57:58 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:57:59 INFO  : Context for processor 'microblaze_0' is selected.
16:58:00 INFO  : 'con' command is executed.
16:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:58:00 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:58:16 INFO  : Disconnected from the channel tcfchan#1.
16:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:58:27 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:32 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:58:32 INFO  : 'jtag frequency' command is executed.
16:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:58:34 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:58:34 INFO  : Context for processor 'microblaze_0' is selected.
16:58:42 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:58:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:58:42 INFO  : Context for processor 'microblaze_0' is selected.
16:58:43 INFO  : System reset is completed.
16:58:46 INFO  : 'after 3000' command is executed.
16:58:46 INFO  : Context for processor 'microblaze_0' is selected.
16:58:46 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:58:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:58:47 INFO  : Context for processor 'microblaze_0' is selected.
16:58:47 INFO  : 'con' command is executed.
16:58:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:58:47 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:05:11 INFO  : Disconnected from the channel tcfchan#2.
17:05:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:05:22 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:05:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:58 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:05:58 INFO  : 'jtag frequency' command is executed.
17:05:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:06:00 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:06:00 INFO  : Context for processor 'microblaze_0' is selected.
17:06:10 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:06:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:06:10 INFO  : Context for processor 'microblaze_0' is selected.
17:06:10 INFO  : System reset is completed.
17:06:13 INFO  : 'after 3000' command is executed.
17:06:13 INFO  : Context for processor 'microblaze_0' is selected.
17:06:14 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:06:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:06:14 INFO  : Context for processor 'microblaze_0' is selected.
17:06:14 INFO  : 'con' command is executed.
17:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:06:14 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:06:37 INFO  : Disconnected from the channel tcfchan#3.
17:06:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:00 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:07:00 INFO  : 'jtag frequency' command is executed.
17:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:07:02 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:07:02 INFO  : Context for processor 'microblaze_0' is selected.
17:07:15 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:07:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:07:15 INFO  : Context for processor 'microblaze_0' is selected.
17:07:15 INFO  : System reset is completed.
17:07:18 INFO  : 'after 3000' command is executed.
17:07:19 INFO  : Context for processor 'microblaze_0' is selected.
17:07:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:07:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:07:19 INFO  : Context for processor 'microblaze_0' is selected.
17:07:20 INFO  : 'con' command is executed.
17:07:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:07:20 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:20:57 INFO  : Disconnected from the channel tcfchan#4.
17:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:21:07 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:21:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:14 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:21:14 INFO  : 'jtag frequency' command is executed.
17:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:21:15 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:21:16 INFO  : Context for processor 'microblaze_0' is selected.
17:21:25 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:21:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:21:25 INFO  : Context for processor 'microblaze_0' is selected.
17:21:25 INFO  : System reset is completed.
17:21:28 INFO  : 'after 3000' command is executed.
17:21:29 INFO  : Context for processor 'microblaze_0' is selected.
17:21:29 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:21:30 INFO  : Context for processor 'microblaze_0' is selected.
17:21:30 INFO  : 'con' command is executed.
17:21:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:21:30 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:26:00 INFO  : Disconnected from the channel tcfchan#5.
17:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:26:10 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:17 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:26:17 INFO  : 'jtag frequency' command is executed.
17:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:26:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:26:19 INFO  : Context for processor 'microblaze_0' is selected.
17:26:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:26:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:26:30 INFO  : Context for processor 'microblaze_0' is selected.
17:26:30 INFO  : System reset is completed.
17:26:33 INFO  : 'after 3000' command is executed.
17:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:33 INFO  : Context for processor 'microblaze_0' is selected.
17:26:34 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:26:35 INFO  : Context for processor 'microblaze_0' is selected.
17:26:35 INFO  : 'con' command is executed.
17:26:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:26:35 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:26:35 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:26:35 INFO  : 'jtag frequency' command is executed.
17:26:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:26:38 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:26:38 INFO  : Context for processor 'microblaze_0' is selected.
17:26:38 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:26:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:26:38 INFO  : Context for processor 'microblaze_0' is selected.
17:26:38 INFO  : System reset is completed.
17:26:41 INFO  : 'after 3000' command is executed.
17:26:41 INFO  : Context for processor 'microblaze_0' is selected.
17:26:42 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:26:42 INFO  : Context for processor 'microblaze_0' is selected.
17:26:42 INFO  : 'con' command is executed.
17:26:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:26:42 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:34:13 INFO  : Disconnected from the channel tcfchan#6.
17:34:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:15 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:34:15 INFO  : 'jtag frequency' command is executed.
17:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:34:17 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:34:17 INFO  : Context for processor 'microblaze_0' is selected.
17:34:26 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:34:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:34:26 INFO  : Context for processor 'microblaze_0' is selected.
17:34:26 INFO  : System reset is completed.
17:34:30 INFO  : 'after 3000' command is executed.
17:34:30 INFO  : Context for processor 'microblaze_0' is selected.
17:34:30 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:34:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:34:30 INFO  : Context for processor 'microblaze_0' is selected.
17:34:31 INFO  : 'con' command is executed.
17:34:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:34:31 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:36:16 INFO  : Disconnected from the channel tcfchan#7.
17:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:17 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:36:17 INFO  : 'jtag frequency' command is executed.
17:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:36:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:36:20 INFO  : Context for processor 'microblaze_0' is selected.
17:36:29 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:36:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:36:29 INFO  : Context for processor 'microblaze_0' is selected.
17:36:29 INFO  : System reset is completed.
17:36:32 INFO  : 'after 3000' command is executed.
17:36:33 INFO  : Context for processor 'microblaze_0' is selected.
17:36:33 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:36:34 INFO  : Context for processor 'microblaze_0' is selected.
17:36:34 INFO  : 'con' command is executed.
17:36:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:36:34 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:39:11 INFO  : Disconnected from the channel tcfchan#8.
20:19:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:19:41 INFO  : Platform repository initialization has completed.
20:19:41 INFO  : Registering command handlers for Vitis TCF services
20:19:41 INFO  : XSCT server has started successfully.
20:19:43 INFO  : plnx-install-location is set to ''
20:19:43 INFO  : Successfully done setting XSCT server connection channel  
20:19:43 INFO  : Successfully done query RDI_DATADIR 
20:19:43 INFO  : Successfully done setting workspace for the tool. 
13:51:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:51:22 INFO  : Platform repository initialization has completed.
13:51:22 INFO  : Registering command handlers for Vitis TCF services
13:51:23 INFO  : XSCT server has started successfully.
13:51:23 INFO  : plnx-install-location is set to ''
13:51:23 INFO  : Successfully done setting XSCT server connection channel  
13:51:24 INFO  : Successfully done setting workspace for the tool. 
13:51:24 INFO  : Successfully done query RDI_DATADIR 
14:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:40 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:11:40 INFO  : 'jtag frequency' command is executed.
14:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:11:44 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:11:45 INFO  : Context for processor 'microblaze_0' is selected.
14:11:45 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:11:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:11:47 INFO  : Context for processor 'microblaze_0' is selected.
14:11:47 INFO  : System reset is completed.
14:11:50 INFO  : 'after 3000' command is executed.
14:11:50 INFO  : Context for processor 'microblaze_0' is selected.
14:11:51 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:11:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:11:51 INFO  : Context for processor 'microblaze_0' is selected.
14:11:52 INFO  : 'con' command is executed.
14:11:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:11:52 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:36:13 INFO  : Disconnected from the channel tcfchan#1.
14:36:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:36:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:36:29 INFO  : 'jtag frequency' command is executed.
14:36:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:36:31 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:36:31 INFO  : Context for processor 'microblaze_0' is selected.
14:36:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:36:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:36:50 INFO  : Context for processor 'microblaze_0' is selected.
14:36:51 INFO  : System reset is completed.
14:36:54 INFO  : 'after 3000' command is executed.
14:36:54 INFO  : Context for processor 'microblaze_0' is selected.
14:36:54 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:36:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:36:55 INFO  : Context for processor 'microblaze_0' is selected.
14:36:55 INFO  : 'con' command is executed.
14:36:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:36:55 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:54:05 INFO  : Disconnected from the channel tcfchan#2.
17:34:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
17:34:20 INFO  : Registering command handlers for Vitis TCF services
17:34:20 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_test-Default'. 
Make sure that the application 'test' is built properly for configuration 'Debug' before launching.
17:34:20 INFO  : Platform repository initialization has completed.
17:34:21 INFO  : XSCT server has started successfully.
17:34:22 INFO  : plnx-install-location is set to ''
17:34:22 INFO  : Successfully done setting XSCT server connection channel  
17:34:22 INFO  : Successfully done query RDI_DATADIR 
17:34:22 INFO  : Successfully done setting workspace for the tool. 
17:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:35:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:35:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:36:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:16 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:36:16 INFO  : 'jtag frequency' command is executed.
17:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:36:20 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:36:21 INFO  : Context for processor 'microblaze_0' is selected.
17:36:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:36:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:36:23 INFO  : Context for processor 'microblaze_0' is selected.
17:36:23 INFO  : System reset is completed.
17:36:26 INFO  : 'after 3000' command is executed.
17:36:26 INFO  : Context for processor 'microblaze_0' is selected.
17:36:26 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:36:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:36:27 INFO  : Context for processor 'microblaze_0' is selected.
17:36:27 INFO  : 'con' command is executed.
17:36:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:36:27 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:36:43 INFO  : Disconnected from the channel tcfchan#1.
17:36:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:44 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:36:45 INFO  : 'jtag frequency' command is executed.
17:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:36:46 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:36:47 INFO  : Context for processor 'microblaze_0' is selected.
17:37:02 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:37:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:37:02 INFO  : Context for processor 'microblaze_0' is selected.
17:37:02 INFO  : System reset is completed.
17:37:05 INFO  : 'after 3000' command is executed.
17:37:05 INFO  : Context for processor 'microblaze_0' is selected.
17:37:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:37:06 INFO  : Context for processor 'microblaze_0' is selected.
17:37:07 INFO  : 'con' command is executed.
17:37:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:37:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:48:25 INFO  : Disconnected from the channel tcfchan#2.
17:48:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:27 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:48:27 INFO  : 'jtag frequency' command is executed.
17:48:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:48:29 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:48:30 INFO  : Context for processor 'microblaze_0' is selected.
17:48:49 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:48:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:48:49 INFO  : Context for processor 'microblaze_0' is selected.
17:48:49 INFO  : System reset is completed.
17:48:52 INFO  : 'after 3000' command is executed.
17:48:52 INFO  : Context for processor 'microblaze_0' is selected.
17:48:53 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:48:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:48:53 INFO  : Context for processor 'microblaze_0' is selected.
17:48:53 INFO  : 'con' command is executed.
17:48:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:48:53 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:49:16 INFO  : Disconnected from the channel tcfchan#3.
17:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:49:27 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:49 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:49:50 INFO  : 'jtag frequency' command is executed.
17:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:49:51 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:49:52 INFO  : Context for processor 'microblaze_0' is selected.
17:50:06 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:50:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:50:06 INFO  : Context for processor 'microblaze_0' is selected.
17:50:06 INFO  : System reset is completed.
17:50:09 INFO  : 'after 3000' command is executed.
17:50:10 INFO  : Context for processor 'microblaze_0' is selected.
17:50:10 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:50:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:50:11 INFO  : Context for processor 'microblaze_0' is selected.
17:50:11 INFO  : 'con' command is executed.
17:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:50:11 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:07:02 INFO  : Disconnected from the channel tcfchan#4.
20:07:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:04 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:07:04 INFO  : 'jtag frequency' command is executed.
20:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:07:05 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:07:06 INFO  : Context for processor 'microblaze_0' is selected.
20:07:18 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:07:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:07:18 INFO  : Context for processor 'microblaze_0' is selected.
20:07:18 INFO  : System reset is completed.
20:07:21 INFO  : 'after 3000' command is executed.
20:07:21 INFO  : Context for processor 'microblaze_0' is selected.
20:07:21 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:07:22 INFO  : Context for processor 'microblaze_0' is selected.
20:07:22 INFO  : 'con' command is executed.
20:07:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:07:22 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:07:37 INFO  : Disconnected from the channel tcfchan#5.
20:07:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:07:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:07:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:55 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:07:55 INFO  : 'jtag frequency' command is executed.
20:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:07:56 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:07:57 INFO  : Context for processor 'microblaze_0' is selected.
20:08:08 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:08:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:08:08 INFO  : Context for processor 'microblaze_0' is selected.
20:08:08 INFO  : System reset is completed.
20:08:11 INFO  : 'after 3000' command is executed.
20:08:11 INFO  : Context for processor 'microblaze_0' is selected.
20:08:12 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:08:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:08:12 INFO  : Context for processor 'microblaze_0' is selected.
20:08:13 INFO  : 'con' command is executed.
20:08:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:08:13 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:36:51 INFO  : Disconnected from the channel tcfchan#6.
20:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:36:52 INFO  : 'jtag frequency' command is executed.
20:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:36:54 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:36:54 INFO  : Context for processor 'microblaze_0' is selected.
20:37:07 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:37:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:37:07 INFO  : Context for processor 'microblaze_0' is selected.
20:37:07 INFO  : System reset is completed.
20:37:11 INFO  : 'after 3000' command is executed.
20:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:11 INFO  : Context for processor 'microblaze_0' is selected.
20:37:11 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:37:12 INFO  : Context for processor 'microblaze_0' is selected.
20:37:12 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:37:13 INFO  : 'con' command is executed.
20:37:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:37:13 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:37:13 INFO  : 'jtag frequency' command is executed.
20:37:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:37:15 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:37:16 INFO  : Context for processor 'microblaze_0' is selected.
20:37:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:37:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:37:16 INFO  : Context for processor 'microblaze_0' is selected.
20:37:16 INFO  : System reset is completed.
20:37:19 INFO  : 'after 3000' command is executed.
20:37:19 INFO  : Context for processor 'microblaze_0' is selected.
20:37:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:37:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:37:20 INFO  : Context for processor 'microblaze_0' is selected.
20:37:20 INFO  : 'con' command is executed.
20:37:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:37:20 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:42:36 INFO  : Disconnected from the channel tcfchan#7.
14:52:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:52:21 INFO  : XSCT server has started successfully.
14:52:21 INFO  : Successfully done setting XSCT server connection channel  
14:52:21 INFO  : plnx-install-location is set to ''
14:52:21 INFO  : Successfully done setting workspace for the tool. 
14:52:22 INFO  : Platform repository initialization has completed.
14:52:22 INFO  : Registering command handlers for Vitis TCF services
14:52:22 INFO  : Successfully done query RDI_DATADIR 
14:52:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:46 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:52:47 INFO  : 'jtag frequency' command is executed.
14:52:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:52:50 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:52:51 INFO  : Context for processor 'microblaze_0' is selected.
14:52:51 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:52:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:52:52 INFO  : Context for processor 'microblaze_0' is selected.
14:52:53 INFO  : System reset is completed.
14:52:56 INFO  : 'after 3000' command is executed.
14:52:56 INFO  : Context for processor 'microblaze_0' is selected.
14:52:56 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:52:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:52:57 INFO  : Context for processor 'microblaze_0' is selected.
14:52:57 INFO  : 'con' command is executed.
14:52:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:52:57 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:53:38 INFO  : Disconnected from the channel tcfchan#1.
14:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:53:49 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:53 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:53:53 INFO  : 'jtag frequency' command is executed.
14:53:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:53:55 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:53:55 INFO  : Context for processor 'microblaze_0' is selected.
14:54:04 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:54:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:54:05 INFO  : Context for processor 'microblaze_0' is selected.
14:54:05 INFO  : System reset is completed.
14:54:08 INFO  : 'after 3000' command is executed.
14:54:08 INFO  : Context for processor 'microblaze_0' is selected.
14:54:08 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:54:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:54:09 INFO  : Context for processor 'microblaze_0' is selected.
14:54:09 INFO  : 'con' command is executed.
14:54:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:54:09 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:04:33 INFO  : Disconnected from the channel tcfchan#2.
16:14:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
16:14:57 INFO  : Registering command handlers for Vitis TCF services
16:14:57 INFO  : Platform repository initialization has completed.
16:14:58 INFO  : XSCT server has started successfully.
16:14:58 INFO  : plnx-install-location is set to ''
16:14:58 INFO  : Successfully done setting XSCT server connection channel  
16:14:58 INFO  : Successfully done query RDI_DATADIR 
16:14:58 INFO  : Successfully done setting workspace for the tool. 
16:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:11 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:15:11 INFO  : 'jtag frequency' command is executed.
16:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:15:14 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:15:15 INFO  : Context for processor 'microblaze_0' is selected.
16:15:15 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:15:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:15:16 INFO  : Context for processor 'microblaze_0' is selected.
16:15:16 INFO  : System reset is completed.
16:15:19 INFO  : 'after 3000' command is executed.
16:15:20 INFO  : Context for processor 'microblaze_0' is selected.
16:15:21 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:15:21 INFO  : Context for processor 'microblaze_0' is selected.
16:15:21 INFO  : 'con' command is executed.
16:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:15:21 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:15:47 INFO  : Disconnected from the channel tcfchan#1.
16:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:48 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:15:48 INFO  : 'jtag frequency' command is executed.
16:15:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:15:49 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:15:50 INFO  : Context for processor 'microblaze_0' is selected.
16:15:55 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:15:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:15:55 INFO  : Context for processor 'microblaze_0' is selected.
16:15:55 INFO  : System reset is completed.
16:15:58 INFO  : 'after 3000' command is executed.
16:15:58 INFO  : Context for processor 'microblaze_0' is selected.
16:15:58 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:15:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:15:59 INFO  : Context for processor 'microblaze_0' is selected.
16:15:59 INFO  : 'con' command is executed.
16:15:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:15:59 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:04:50 INFO  : Disconnected from the channel tcfchan#2.
12:18:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:18:32 INFO  : Platform repository initialization has completed.
12:18:32 INFO  : Registering command handlers for Vitis TCF services
12:18:32 INFO  : XSCT server has started successfully.
12:18:33 INFO  : plnx-install-location is set to ''
12:18:33 INFO  : Successfully done setting XSCT server connection channel  
12:18:33 INFO  : Successfully done query RDI_DATADIR 
12:18:33 INFO  : Successfully done setting workspace for the tool. 
12:21:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:51 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:21:51 INFO  : 'jtag frequency' command is executed.
12:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:21:55 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:21:57 INFO  : Context for processor 'microblaze_0' is selected.
12:21:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:21:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:21:58 INFO  : Context for processor 'microblaze_0' is selected.
12:21:59 INFO  : System reset is completed.
12:22:02 INFO  : 'after 3000' command is executed.
12:22:02 INFO  : Context for processor 'microblaze_0' is selected.
12:22:03 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:22:03 INFO  : Context for processor 'microblaze_0' is selected.
12:22:03 INFO  : 'con' command is executed.
12:22:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:22:03 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:22:42 INFO  : Disconnected from the channel tcfchan#1.
12:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:23:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:21 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:23:21 INFO  : 'jtag frequency' command is executed.
12:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:23:24 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:23:25 INFO  : Context for processor 'microblaze_0' is selected.
12:23:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:23:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:23:33 INFO  : Context for processor 'microblaze_0' is selected.
12:23:33 INFO  : System reset is completed.
12:23:36 INFO  : 'after 3000' command is executed.
12:23:36 INFO  : Context for processor 'microblaze_0' is selected.
12:23:37 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:23:38 INFO  : Context for processor 'microblaze_0' is selected.
12:23:38 INFO  : 'con' command is executed.
12:23:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:23:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:31:14 INFO  : Disconnected from the channel tcfchan#2.
17:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:15 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:31:15 INFO  : 'jtag frequency' command is executed.
17:31:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:31:17 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:31:17 INFO  : Context for processor 'microblaze_0' is selected.
17:31:34 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:31:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:31:34 INFO  : Context for processor 'microblaze_0' is selected.
17:31:34 INFO  : System reset is completed.
17:31:37 INFO  : 'after 3000' command is executed.
17:31:37 INFO  : Context for processor 'microblaze_0' is selected.
17:31:38 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:31:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:31:38 INFO  : Context for processor 'microblaze_0' is selected.
17:31:38 INFO  : 'con' command is executed.
17:31:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:31:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:32:17 INFO  : Disconnected from the channel tcfchan#3.
17:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:19 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:32:19 INFO  : 'jtag frequency' command is executed.
17:32:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:32:21 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:32:21 INFO  : Context for processor 'microblaze_0' is selected.
17:32:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:32:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:32:39 INFO  : Context for processor 'microblaze_0' is selected.
17:32:40 INFO  : System reset is completed.
17:32:43 INFO  : 'after 3000' command is executed.
17:32:43 INFO  : Context for processor 'microblaze_0' is selected.
17:32:43 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:32:44 INFO  : Context for processor 'microblaze_0' is selected.
17:32:44 INFO  : 'con' command is executed.
17:32:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:32:44 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
23:20:30 INFO  : Disconnected from the channel tcfchan#4.
19:50:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
19:50:35 INFO  : Registering command handlers for Vitis TCF services
19:50:35 INFO  : Platform repository initialization has completed.
19:50:36 INFO  : XSCT server has started successfully.
19:50:36 INFO  : Successfully done setting XSCT server connection channel  
19:50:36 INFO  : plnx-install-location is set to ''
19:50:37 INFO  : Successfully done setting workspace for the tool. 
19:50:37 INFO  : Successfully done query RDI_DATADIR 
19:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:14 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:51:14 INFO  : 'jtag frequency' command is executed.
19:51:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:51:17 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:51:17 INFO  : Context for processor 'microblaze_0' is selected.
19:51:18 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:51:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:51:18 INFO  : Context for processor 'microblaze_0' is selected.
19:51:19 INFO  : System reset is completed.
19:51:22 INFO  : 'after 3000' command is executed.
19:51:22 INFO  : Context for processor 'microblaze_0' is selected.
19:51:23 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:51:24 INFO  : Context for processor 'microblaze_0' is selected.
19:51:24 INFO  : 'con' command is executed.
19:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:51:24 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:52:06 INFO  : Disconnected from the channel tcfchan#1.
19:52:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:52:16 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:34 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
19:52:34 INFO  : 'jtag frequency' command is executed.
19:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
19:52:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
19:52:36 INFO  : Context for processor 'microblaze_0' is selected.
19:52:41 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:52:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:52:41 INFO  : Context for processor 'microblaze_0' is selected.
19:52:41 INFO  : System reset is completed.
19:52:44 INFO  : 'after 3000' command is executed.
19:52:44 INFO  : Context for processor 'microblaze_0' is selected.
19:52:44 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

19:52:45 INFO  : Context for processor 'microblaze_0' is selected.
19:52:45 INFO  : 'con' command is executed.
19:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:52:45 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:42:13 INFO  : Disconnected from the channel tcfchan#2.
14:21:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:21:56 INFO  : XSCT server has started successfully.
14:21:56 INFO  : plnx-install-location is set to ''
14:21:56 INFO  : Successfully done setting XSCT server connection channel  
14:21:56 INFO  : Successfully done setting workspace for the tool. 
14:21:57 INFO  : Platform repository initialization has completed.
14:21:57 INFO  : Registering command handlers for Vitis TCF services
14:21:58 INFO  : Successfully done query RDI_DATADIR 
14:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:10 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:22:10 INFO  : 'jtag frequency' command is executed.
14:22:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:22:13 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:22:14 INFO  : Context for processor 'microblaze_0' is selected.
14:22:14 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:22:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:22:14 INFO  : Context for processor 'microblaze_0' is selected.
14:22:14 INFO  : System reset is completed.
14:22:17 INFO  : 'after 3000' command is executed.
14:22:18 INFO  : Context for processor 'microblaze_0' is selected.
14:22:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:22:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:22:20 INFO  : Context for processor 'microblaze_0' is selected.
14:22:20 INFO  : 'con' command is executed.
14:22:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:22:20 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:22:54 INFO  : Disconnected from the channel tcfchan#1.
14:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:23:04 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:24:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:24:38 INFO  : 'jtag frequency' command is executed.
14:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:24:40 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:24:40 INFO  : Context for processor 'microblaze_0' is selected.
14:24:46 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:24:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:24:46 INFO  : Context for processor 'microblaze_0' is selected.
14:24:46 INFO  : System reset is completed.
14:24:49 INFO  : 'after 3000' command is executed.
14:24:49 INFO  : Context for processor 'microblaze_0' is selected.
14:24:49 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:24:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:24:50 INFO  : Context for processor 'microblaze_0' is selected.
14:24:50 INFO  : 'con' command is executed.
14:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:24:50 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:42:55 INFO  : Disconnected from the channel tcfchan#2.
14:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:43:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:43:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:47 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:43:47 INFO  : 'jtag frequency' command is executed.
14:43:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:43:49 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:43:49 INFO  : Context for processor 'microblaze_0' is selected.
14:43:55 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:43:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:43:55 INFO  : Context for processor 'microblaze_0' is selected.
14:43:55 INFO  : System reset is completed.
14:43:58 INFO  : 'after 3000' command is executed.
14:43:58 INFO  : Context for processor 'microblaze_0' is selected.
14:43:58 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:43:59 INFO  : Context for processor 'microblaze_0' is selected.
14:43:59 INFO  : 'con' command is executed.
14:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:43:59 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:57:06 INFO  : Disconnected from the channel tcfchan#3.
16:50:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
16:50:21 INFO  : Registering command handlers for Vitis TCF services
16:50:21 INFO  : Platform repository initialization has completed.
16:50:23 INFO  : XSCT server has started successfully.
16:50:38 INFO  : plnx-install-location is set to ''
16:50:38 INFO  : Successfully done setting XSCT server connection channel  
16:50:38 INFO  : Successfully done setting workspace for the tool. 
16:50:38 INFO  : Successfully done query RDI_DATADIR 
16:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:51:03 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:11 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:52:11 INFO  : 'jtag frequency' command is executed.
16:52:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:52:13 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:52:13 INFO  : Context for processor 'microblaze_0' is selected.
16:52:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:52:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:52:13 INFO  : Context for processor 'microblaze_0' is selected.
16:52:13 INFO  : System reset is completed.
16:52:16 INFO  : 'after 3000' command is executed.
16:52:16 INFO  : Context for processor 'microblaze_0' is selected.
16:52:17 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:52:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:52:18 INFO  : Context for processor 'microblaze_0' is selected.
16:52:18 INFO  : 'con' command is executed.
16:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:52:18 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:53:06 INFO  : Disconnected from the channel tcfchan#1.
16:53:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:08 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:53:08 INFO  : 'jtag frequency' command is executed.
16:53:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:53:10 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:53:10 INFO  : Context for processor 'microblaze_0' is selected.
16:53:23 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:53:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:53:23 INFO  : Context for processor 'microblaze_0' is selected.
16:53:23 INFO  : System reset is completed.
16:53:26 INFO  : 'after 3000' command is executed.
16:53:26 INFO  : Context for processor 'microblaze_0' is selected.
16:53:26 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:53:27 INFO  : Context for processor 'microblaze_0' is selected.
16:53:27 INFO  : 'con' command is executed.
16:53:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:53:27 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:56:19 INFO  : Disconnected from the channel tcfchan#2.
12:47:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:47:07 INFO  : XSCT server has started successfully.
12:47:07 INFO  : plnx-install-location is set to ''
12:47:07 INFO  : Successfully done setting XSCT server connection channel  
12:47:07 INFO  : Successfully done setting workspace for the tool. 
12:47:09 INFO  : Platform repository initialization has completed.
12:47:09 INFO  : Registering command handlers for Vitis TCF services
12:47:09 INFO  : Successfully done query RDI_DATADIR 
12:47:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:25 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:47:25 INFO  : 'jtag frequency' command is executed.
12:47:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:47:28 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:47:30 INFO  : Context for processor 'microblaze_0' is selected.
12:47:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:47:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:47:31 INFO  : Context for processor 'microblaze_0' is selected.
12:47:31 INFO  : System reset is completed.
12:47:34 INFO  : 'after 3000' command is executed.
12:47:34 INFO  : Context for processor 'microblaze_0' is selected.
12:47:34 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:47:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:47:35 INFO  : Context for processor 'microblaze_0' is selected.
12:47:35 INFO  : 'con' command is executed.
12:47:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:47:35 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:48:21 INFO  : Disconnected from the channel tcfchan#1.
12:48:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:48:31 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:48:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:48:39 INFO  : 'jtag frequency' command is executed.
12:48:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:48:40 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:48:40 INFO  : Context for processor 'microblaze_0' is selected.
12:48:48 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:48:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:48:48 INFO  : Context for processor 'microblaze_0' is selected.
12:48:49 INFO  : System reset is completed.
12:48:52 INFO  : 'after 3000' command is executed.
12:48:52 INFO  : Context for processor 'microblaze_0' is selected.
12:48:52 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:48:53 INFO  : Context for processor 'microblaze_0' is selected.
12:48:53 INFO  : 'con' command is executed.
12:48:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:48:53 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:04:46 INFO  : Disconnected from the channel tcfchan#2.
13:37:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:37:12 INFO  : Platform repository initialization has completed.
13:37:12 INFO  : Registering command handlers for Vitis TCF services
13:37:13 INFO  : XSCT server has started successfully.
13:37:13 INFO  : Successfully done setting XSCT server connection channel  
13:37:13 INFO  : plnx-install-location is set to ''
13:37:14 INFO  : Successfully done setting workspace for the tool. 
13:37:14 INFO  : Successfully done query RDI_DATADIR 
13:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:37:53 INFO  : 'jtag frequency' command is executed.
13:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:37:57 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:37:58 INFO  : Context for processor 'microblaze_0' is selected.
13:37:58 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:37:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:38:00 INFO  : Context for processor 'microblaze_0' is selected.
13:38:00 INFO  : System reset is completed.
13:38:03 INFO  : 'after 3000' command is executed.
13:38:03 INFO  : Context for processor 'microblaze_0' is selected.
13:38:04 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:38:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:38:04 INFO  : Context for processor 'microblaze_0' is selected.
13:38:05 INFO  : 'con' command is executed.
13:38:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:38:05 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:38:31 INFO  : Disconnected from the channel tcfchan#1.
13:38:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:33 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:38:33 INFO  : 'jtag frequency' command is executed.
13:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:38:35 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:38:35 INFO  : Context for processor 'microblaze_0' is selected.
13:38:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:38:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:38:57 INFO  : Context for processor 'microblaze_0' is selected.
13:38:57 INFO  : System reset is completed.
13:39:00 INFO  : 'after 3000' command is executed.
13:39:01 INFO  : Context for processor 'microblaze_0' is selected.
13:39:01 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:39:02 INFO  : Context for processor 'microblaze_0' is selected.
13:39:02 INFO  : 'con' command is executed.
13:39:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:39:02 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:30:05 INFO  : Disconnected from the channel tcfchan#2.
15:15:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
15:15:36 INFO  : Registering command handlers for Vitis TCF services
15:15:36 INFO  : Platform repository initialization has completed.
15:15:37 INFO  : XSCT server has started successfully.
15:15:37 INFO  : Successfully done setting XSCT server connection channel  
15:15:38 INFO  : plnx-install-location is set to ''
15:15:38 INFO  : Successfully done setting workspace for the tool. 
15:15:38 INFO  : Successfully done query RDI_DATADIR 
15:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:56 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:16:56 INFO  : 'jtag frequency' command is executed.
15:16:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:17:00 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:17:01 INFO  : Context for processor 'microblaze_0' is selected.
15:17:01 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:17:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:17:02 INFO  : Context for processor 'microblaze_0' is selected.
15:17:02 INFO  : System reset is completed.
15:17:05 INFO  : 'after 3000' command is executed.
15:17:05 INFO  : Context for processor 'microblaze_0' is selected.
15:17:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:17:07 INFO  : Context for processor 'microblaze_0' is selected.
15:17:07 INFO  : 'con' command is executed.
15:17:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:17:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:17:51 INFO  : Disconnected from the channel tcfchan#1.
15:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:17:52 INFO  : 'jtag frequency' command is executed.
15:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:17:54 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:17:54 INFO  : Context for processor 'microblaze_0' is selected.
15:18:03 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:18:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:18:03 INFO  : Context for processor 'microblaze_0' is selected.
15:18:03 INFO  : System reset is completed.
15:18:06 INFO  : 'after 3000' command is executed.
15:18:06 INFO  : Context for processor 'microblaze_0' is selected.
15:18:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:18:07 INFO  : Context for processor 'microblaze_0' is selected.
15:18:07 INFO  : 'con' command is executed.
15:18:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:18:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:18:46 INFO  : Disconnected from the channel tcfchan#2.
15:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:47 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:18:47 INFO  : 'jtag frequency' command is executed.
15:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:18:49 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:18:49 INFO  : Context for processor 'microblaze_0' is selected.
15:18:58 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:18:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:18:58 INFO  : Context for processor 'microblaze_0' is selected.
15:18:58 INFO  : System reset is completed.
15:19:01 INFO  : 'after 3000' command is executed.
15:19:01 INFO  : Context for processor 'microblaze_0' is selected.
15:19:02 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:19:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:19:02 INFO  : Context for processor 'microblaze_0' is selected.
15:19:03 INFO  : 'con' command is executed.
15:19:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:19:03 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:22:01 INFO  : Disconnected from the channel tcfchan#3.
13:30:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:30:55 INFO  : Registering command handlers for Vitis TCF services
13:30:56 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_test-Default'. 
Make sure that the application 'test' is built properly for configuration 'Debug' before launching.
13:30:56 INFO  : Platform repository initialization has completed.
13:30:56 INFO  : XSCT server has started successfully.
13:30:56 INFO  : plnx-install-location is set to ''
13:30:56 INFO  : Successfully done setting XSCT server connection channel  
13:30:56 INFO  : Successfully done query RDI_DATADIR 
13:30:56 INFO  : Successfully done setting workspace for the tool. 
13:31:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:15 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:31:16 INFO  : 'jtag frequency' command is executed.
13:31:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:31:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:31:20 INFO  : Context for processor 'microblaze_0' is selected.
13:31:20 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:31:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:31:22 INFO  : Context for processor 'microblaze_0' is selected.
13:31:22 INFO  : System reset is completed.
13:31:25 INFO  : 'after 3000' command is executed.
13:31:25 INFO  : Context for processor 'microblaze_0' is selected.
13:31:25 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:31:26 INFO  : Context for processor 'microblaze_0' is selected.
13:31:26 INFO  : 'con' command is executed.
13:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:31:26 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:31:43 INFO  : Disconnected from the channel tcfchan#1.
13:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:44 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:31:45 INFO  : 'jtag frequency' command is executed.
13:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:31:46 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:31:47 INFO  : Context for processor 'microblaze_0' is selected.
13:31:55 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:31:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:31:55 INFO  : Context for processor 'microblaze_0' is selected.
13:31:55 INFO  : System reset is completed.
13:31:58 INFO  : 'after 3000' command is executed.
13:31:58 INFO  : Context for processor 'microblaze_0' is selected.
13:31:59 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:31:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:31:59 INFO  : Context for processor 'microblaze_0' is selected.
13:31:59 INFO  : 'con' command is executed.
13:31:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:32:00 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:54:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:54:24 INFO  : Platform repository initialization has completed.
20:54:25 INFO  : Registering command handlers for Vitis TCF services
20:54:28 INFO  : XSCT server has started successfully.
20:54:28 INFO  : Successfully done setting XSCT server connection channel  
20:54:29 INFO  : plnx-install-location is set to ''
20:54:29 INFO  : Successfully done setting workspace for the tool. 
20:54:29 INFO  : Successfully done query RDI_DATADIR 
20:54:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:54:52 INFO  : 'jtag frequency' command is executed.
20:54:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:54:56 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:54:57 INFO  : Context for processor 'microblaze_0' is selected.
20:54:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:54:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:54:59 INFO  : Context for processor 'microblaze_0' is selected.
20:54:59 INFO  : System reset is completed.
20:55:02 INFO  : 'after 3000' command is executed.
20:55:02 INFO  : Context for processor 'microblaze_0' is selected.
20:55:03 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:55:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:55:03 INFO  : Context for processor 'microblaze_0' is selected.
20:55:03 INFO  : 'con' command is executed.
20:55:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:55:03 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:55:39 INFO  : Disconnected from the channel tcfchan#1.
20:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:41 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:55:41 INFO  : 'jtag frequency' command is executed.
20:55:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:55:43 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:55:43 INFO  : Context for processor 'microblaze_0' is selected.
20:55:51 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:55:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:55:51 INFO  : Context for processor 'microblaze_0' is selected.
20:55:51 INFO  : System reset is completed.
20:55:54 INFO  : 'after 3000' command is executed.
20:55:55 INFO  : Context for processor 'microblaze_0' is selected.
20:55:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:55:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:55:55 INFO  : Context for processor 'microblaze_0' is selected.
20:55:56 INFO  : 'con' command is executed.
20:55:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:55:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:57:39 INFO  : Disconnected from the channel tcfchan#2.
12:58:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:58:10 INFO  : XSCT server has started successfully.
12:58:10 INFO  : Successfully done setting XSCT server connection channel  
12:58:10 INFO  : plnx-install-location is set to ''
12:58:10 INFO  : Successfully done setting workspace for the tool. 
12:58:10 INFO  : Platform repository initialization has completed.
12:58:11 INFO  : Registering command handlers for Vitis TCF services
12:58:11 INFO  : Successfully done query RDI_DATADIR 
12:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:58:30 INFO  : 'jtag frequency' command is executed.
12:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:58:33 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:58:34 INFO  : Context for processor 'microblaze_0' is selected.
12:58:34 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:58:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:58:35 INFO  : Context for processor 'microblaze_0' is selected.
12:58:36 INFO  : System reset is completed.
12:58:39 INFO  : 'after 3000' command is executed.
12:58:39 INFO  : Context for processor 'microblaze_0' is selected.
12:58:39 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:58:40 INFO  : Context for processor 'microblaze_0' is selected.
12:58:40 INFO  : 'con' command is executed.
12:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:58:40 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:59:19 INFO  : Disconnected from the channel tcfchan#1.
12:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:21 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:59:21 INFO  : 'jtag frequency' command is executed.
12:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:59:23 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:59:23 INFO  : Context for processor 'microblaze_0' is selected.
12:59:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:59:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:59:32 INFO  : Context for processor 'microblaze_0' is selected.
12:59:32 INFO  : System reset is completed.
12:59:35 INFO  : 'after 3000' command is executed.
12:59:35 INFO  : Context for processor 'microblaze_0' is selected.
12:59:36 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:59:36 INFO  : Context for processor 'microblaze_0' is selected.
12:59:36 INFO  : 'con' command is executed.
12:59:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:59:36 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:10:58 INFO  : Disconnected from the channel tcfchan#2.
14:10:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:00 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:11:00 INFO  : 'jtag frequency' command is executed.
14:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:11:02 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:11:02 INFO  : Context for processor 'microblaze_0' is selected.
14:11:12 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:11:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:11:12 INFO  : Context for processor 'microblaze_0' is selected.
14:11:12 INFO  : System reset is completed.
14:11:15 INFO  : 'after 3000' command is executed.
14:11:15 INFO  : Context for processor 'microblaze_0' is selected.
14:11:15 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:11:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:11:16 INFO  : Context for processor 'microblaze_0' is selected.
14:11:16 INFO  : 'con' command is executed.
14:11:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:11:16 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:11:56 INFO  : Disconnected from the channel tcfchan#3.
14:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:58 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:11:58 INFO  : 'jtag frequency' command is executed.
14:11:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:11:59 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:12:00 INFO  : Context for processor 'microblaze_0' is selected.
14:12:08 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:12:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:12:08 INFO  : Context for processor 'microblaze_0' is selected.
14:12:08 INFO  : System reset is completed.
14:12:11 INFO  : 'after 3000' command is executed.
14:12:11 INFO  : Context for processor 'microblaze_0' is selected.
14:12:11 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:12:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:12:12 INFO  : Context for processor 'microblaze_0' is selected.
14:12:12 INFO  : 'con' command is executed.
14:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:12:12 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:42:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
17:42:46 INFO  : Platform repository initialization has completed.
17:42:46 INFO  : Registering command handlers for Vitis TCF services
17:42:47 INFO  : XSCT server has started successfully.
17:42:47 INFO  : plnx-install-location is set to ''
17:42:47 INFO  : Successfully done setting XSCT server connection channel  
17:42:47 INFO  : Successfully done setting workspace for the tool. 
17:42:47 INFO  : Successfully done query RDI_DATADIR 
17:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:43:36 INFO  : 'jtag frequency' command is executed.
17:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:43:39 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:43:40 INFO  : Context for processor 'microblaze_0' is selected.
17:43:41 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:43:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:43:42 INFO  : Context for processor 'microblaze_0' is selected.
17:43:43 INFO  : System reset is completed.
17:43:46 INFO  : 'after 3000' command is executed.
17:43:46 INFO  : Context for processor 'microblaze_0' is selected.
17:43:46 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:43:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:43:47 INFO  : Context for processor 'microblaze_0' is selected.
17:43:47 INFO  : 'con' command is executed.
17:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:43:47 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:45:14 INFO  : Disconnected from the channel tcfchan#1.
17:45:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:45:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:57 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:45:57 INFO  : 'jtag frequency' command is executed.
17:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:45:59 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:45:59 INFO  : Context for processor 'microblaze_0' is selected.
17:46:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:46:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:46:13 INFO  : Context for processor 'microblaze_0' is selected.
17:46:13 INFO  : System reset is completed.
17:46:16 INFO  : 'after 3000' command is executed.
17:46:16 INFO  : Context for processor 'microblaze_0' is selected.
17:46:17 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:46:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:46:17 INFO  : Context for processor 'microblaze_0' is selected.
17:46:18 INFO  : 'con' command is executed.
17:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:46:18 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:01:34 INFO  : Disconnected from the channel tcfchan#2.
21:01:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:01:44 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:01:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:59 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:01:59 INFO  : 'jtag frequency' command is executed.
21:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:02:01 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:02:01 INFO  : Context for processor 'microblaze_0' is selected.
21:02:12 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:02:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:02:12 INFO  : Context for processor 'microblaze_0' is selected.
21:02:12 INFO  : System reset is completed.
21:02:16 INFO  : 'after 3000' command is executed.
21:02:16 INFO  : Context for processor 'microblaze_0' is selected.
21:02:16 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:02:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:02:17 INFO  : Context for processor 'microblaze_0' is selected.
21:02:17 INFO  : 'con' command is executed.
21:02:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:02:17 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:02:47 INFO  : Disconnected from the channel tcfchan#3.
21:02:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:02:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:03:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:03:38 INFO  : 'jtag frequency' command is executed.
21:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:03:40 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:03:40 INFO  : Context for processor 'microblaze_0' is selected.
21:03:51 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:03:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:03:51 INFO  : Context for processor 'microblaze_0' is selected.
21:03:51 INFO  : System reset is completed.
21:03:54 INFO  : 'after 3000' command is executed.
21:03:55 INFO  : Context for processor 'microblaze_0' is selected.
21:03:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:03:55 INFO  : Context for processor 'microblaze_0' is selected.
21:03:56 INFO  : 'con' command is executed.
21:03:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:03:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:14:44 INFO  : Disconnected from the channel tcfchan#4.
21:14:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:14:55 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:15:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:03 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:15:03 INFO  : 'jtag frequency' command is executed.
21:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:15:05 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:15:05 INFO  : Context for processor 'microblaze_0' is selected.
21:15:15 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:15:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:15:15 INFO  : Context for processor 'microblaze_0' is selected.
21:15:16 INFO  : System reset is completed.
21:15:19 INFO  : 'after 3000' command is executed.
21:15:19 INFO  : Context for processor 'microblaze_0' is selected.
21:15:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:15:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:15:20 INFO  : Context for processor 'microblaze_0' is selected.
21:15:20 INFO  : 'con' command is executed.
21:15:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:15:20 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:15:55 INFO  : Disconnected from the channel tcfchan#5.
21:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:16:05 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:09 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:16:09 INFO  : 'jtag frequency' command is executed.
21:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:16:11 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:16:11 INFO  : Context for processor 'microblaze_0' is selected.
21:16:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:16:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:16:22 INFO  : Context for processor 'microblaze_0' is selected.
21:16:22 INFO  : System reset is completed.
21:16:25 INFO  : 'after 3000' command is executed.
21:16:25 INFO  : Context for processor 'microblaze_0' is selected.
21:16:26 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:16:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:16:26 INFO  : Context for processor 'microblaze_0' is selected.
21:16:26 INFO  : 'con' command is executed.
21:16:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:16:26 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:36:15 INFO  : Disconnected from the channel tcfchan#6.
13:49:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:49:56 INFO  : Platform repository initialization has completed.
13:49:56 INFO  : Registering command handlers for Vitis TCF services
13:49:59 INFO  : XSCT server has started successfully.
13:49:59 INFO  : plnx-install-location is set to ''
13:49:59 INFO  : Successfully done setting XSCT server connection channel  
13:49:59 INFO  : Successfully done query RDI_DATADIR 
13:49:59 INFO  : Successfully done setting workspace for the tool. 
13:51:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:46 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:51:47 INFO  : 'jtag frequency' command is executed.
13:51:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:51:50 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:51:51 INFO  : Context for processor 'microblaze_0' is selected.
13:51:51 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:51:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:51:51 INFO  : Context for processor 'microblaze_0' is selected.
13:51:51 INFO  : System reset is completed.
13:51:54 INFO  : 'after 3000' command is executed.
13:51:55 INFO  : Context for processor 'microblaze_0' is selected.
13:51:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:51:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:51:56 INFO  : Context for processor 'microblaze_0' is selected.
13:51:56 INFO  : 'con' command is executed.
13:51:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:51:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:03:07 INFO  : Disconnected from the channel tcfchan#1.
14:03:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:03:17 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:05 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:08:05 INFO  : 'jtag frequency' command is executed.
14:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:08:06 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:08:06 INFO  : Context for processor 'microblaze_0' is selected.
14:08:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:08:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:08:13 INFO  : Context for processor 'microblaze_0' is selected.
14:08:13 INFO  : System reset is completed.
14:08:16 INFO  : 'after 3000' command is executed.
14:08:16 INFO  : Context for processor 'microblaze_0' is selected.
14:08:16 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:08:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:08:17 INFO  : Context for processor 'microblaze_0' is selected.
14:08:17 INFO  : 'con' command is executed.
14:08:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:08:17 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:24:35 INFO  : Disconnected from the channel tcfchan#2.
16:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:24:36 INFO  : 'jtag frequency' command is executed.
16:24:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:24:38 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:24:38 INFO  : Context for processor 'microblaze_0' is selected.
16:24:44 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:24:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:24:44 INFO  : Context for processor 'microblaze_0' is selected.
16:24:44 INFO  : System reset is completed.
16:24:47 INFO  : 'after 3000' command is executed.
16:24:47 INFO  : Context for processor 'microblaze_0' is selected.
16:24:47 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:24:47 INFO  : Context for processor 'microblaze_0' is selected.
16:24:47 INFO  : 'con' command is executed.
16:24:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:24:47 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:52:40 INFO  : Disconnected from the channel tcfchan#3.
16:52:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:52:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:12 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:53:12 INFO  : 'jtag frequency' command is executed.
16:53:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:53:14 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:53:14 INFO  : Context for processor 'microblaze_0' is selected.
16:53:27 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:53:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:53:27 INFO  : Context for processor 'microblaze_0' is selected.
16:53:27 INFO  : System reset is completed.
16:53:30 INFO  : 'after 3000' command is executed.
16:53:30 INFO  : Context for processor 'microblaze_0' is selected.
16:53:31 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:53:31 INFO  : Context for processor 'microblaze_0' is selected.
16:53:31 INFO  : 'con' command is executed.
16:53:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:53:31 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:54:38 INFO  : Disconnected from the channel tcfchan#4.
16:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:41 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:54:41 INFO  : 'jtag frequency' command is executed.
16:54:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:54:43 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:54:43 INFO  : Context for processor 'microblaze_0' is selected.
16:54:52 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:54:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:54:52 INFO  : Context for processor 'microblaze_0' is selected.
16:54:52 INFO  : System reset is completed.
16:54:55 INFO  : 'after 3000' command is executed.
16:54:55 INFO  : Context for processor 'microblaze_0' is selected.
16:54:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:54:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:54:55 INFO  : Context for processor 'microblaze_0' is selected.
16:54:55 INFO  : 'con' command is executed.
16:54:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:54:55 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:55:10 INFO  : Disconnected from the channel tcfchan#5.
16:55:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:55:21 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:25 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:55:25 INFO  : 'jtag frequency' command is executed.
16:55:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:55:27 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:55:27 INFO  : Context for processor 'microblaze_0' is selected.
16:55:34 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:55:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:55:34 INFO  : Context for processor 'microblaze_0' is selected.
16:55:34 INFO  : System reset is completed.
16:55:37 INFO  : 'after 3000' command is executed.
16:55:37 INFO  : Context for processor 'microblaze_0' is selected.
16:55:38 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:55:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:55:38 INFO  : Context for processor 'microblaze_0' is selected.
16:55:38 INFO  : 'con' command is executed.
16:55:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:55:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:25:02 INFO  : Disconnected from the channel tcfchan#6.
17:25:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:25:12 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:15 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:25:16 INFO  : 'jtag frequency' command is executed.
17:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:25:17 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:25:17 INFO  : Context for processor 'microblaze_0' is selected.
17:25:26 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:25:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:25:26 INFO  : Context for processor 'microblaze_0' is selected.
17:25:26 INFO  : System reset is completed.
17:25:29 INFO  : 'after 3000' command is executed.
17:25:29 INFO  : Context for processor 'microblaze_0' is selected.
17:25:29 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:25:29 INFO  : Context for processor 'microblaze_0' is selected.
17:25:29 INFO  : 'con' command is executed.
17:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:25:29 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:36:27 INFO  : Disconnected from the channel tcfchan#7.
18:36:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:36:46 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:36:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:37:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:23 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:38:23 INFO  : 'jtag frequency' command is executed.
18:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:38:24 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:38:25 INFO  : Context for processor 'microblaze_0' is selected.
18:38:34 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:38:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:38:34 INFO  : Context for processor 'microblaze_0' is selected.
18:38:34 INFO  : System reset is completed.
18:38:37 INFO  : 'after 3000' command is executed.
18:38:37 INFO  : Context for processor 'microblaze_0' is selected.
18:38:38 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:38:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:38:38 INFO  : Context for processor 'microblaze_0' is selected.
18:38:38 INFO  : 'con' command is executed.
18:38:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:38:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:38:59 INFO  : Disconnected from the channel tcfchan#8.
18:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:39:10 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:39:36 INFO  : 'jtag frequency' command is executed.
18:39:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:39:38 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:39:38 INFO  : Context for processor 'microblaze_0' is selected.
18:39:46 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:39:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:39:46 INFO  : Context for processor 'microblaze_0' is selected.
18:39:46 INFO  : System reset is completed.
18:39:49 INFO  : 'after 3000' command is executed.
18:39:49 INFO  : Context for processor 'microblaze_0' is selected.
18:39:49 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:39:50 INFO  : Context for processor 'microblaze_0' is selected.
18:39:50 INFO  : 'con' command is executed.
18:39:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:39:50 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:44:48 INFO  : Disconnected from the channel tcfchan#9.
20:23:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:23:56 INFO  : Registering command handlers for Vitis TCF services
20:23:56 INFO  : Platform repository initialization has completed.
20:23:57 INFO  : XSCT server has started successfully.
20:23:57 INFO  : plnx-install-location is set to ''
20:23:57 INFO  : Successfully done setting XSCT server connection channel  
20:23:57 INFO  : Successfully done query RDI_DATADIR 
20:23:57 INFO  : Successfully done setting workspace for the tool. 
20:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:22 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:24:22 INFO  : 'jtag frequency' command is executed.
20:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:24:26 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:24:27 INFO  : Context for processor 'microblaze_0' is selected.
20:24:27 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:24:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:24:29 INFO  : Context for processor 'microblaze_0' is selected.
20:24:29 INFO  : System reset is completed.
20:24:32 INFO  : 'after 3000' command is executed.
20:24:32 INFO  : Context for processor 'microblaze_0' is selected.
20:24:32 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:24:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:24:33 INFO  : Context for processor 'microblaze_0' is selected.
20:24:33 INFO  : 'con' command is executed.
20:24:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:24:33 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:29:49 INFO  : Disconnected from the channel tcfchan#1.
20:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:30:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:04 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:30:04 INFO  : 'jtag frequency' command is executed.
20:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:30:05 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:30:06 INFO  : Context for processor 'microblaze_0' is selected.
20:30:11 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:30:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:30:11 INFO  : Context for processor 'microblaze_0' is selected.
20:30:11 INFO  : System reset is completed.
20:30:14 INFO  : 'after 3000' command is executed.
20:30:14 INFO  : Context for processor 'microblaze_0' is selected.
20:30:14 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:30:15 INFO  : Context for processor 'microblaze_0' is selected.
20:30:15 INFO  : 'con' command is executed.
20:30:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:30:15 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:30:33 INFO  : Disconnected from the channel tcfchan#2.
20:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:35 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:30:35 INFO  : 'jtag frequency' command is executed.
20:30:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:30:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:30:36 INFO  : Context for processor 'microblaze_0' is selected.
20:30:42 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:30:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:30:42 INFO  : Context for processor 'microblaze_0' is selected.
20:30:42 INFO  : System reset is completed.
20:30:45 INFO  : 'after 3000' command is executed.
20:30:45 INFO  : Context for processor 'microblaze_0' is selected.
20:30:45 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:30:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:30:45 INFO  : Context for processor 'microblaze_0' is selected.
20:30:46 INFO  : 'con' command is executed.
20:30:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:30:46 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:01:48 INFO  : Disconnected from the channel tcfchan#3.
18:20:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
18:20:33 INFO  : XSCT server has started successfully.
18:20:33 INFO  : plnx-install-location is set to ''
18:20:33 INFO  : Successfully done setting XSCT server connection channel  
18:20:33 INFO  : Successfully done setting workspace for the tool. 
18:20:33 INFO  : Platform repository initialization has completed.
18:20:34 INFO  : Registering command handlers for Vitis TCF services
18:20:34 INFO  : Successfully done query RDI_DATADIR 
18:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:00 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:21:01 INFO  : 'jtag frequency' command is executed.
18:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:21:04 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:21:05 INFO  : Context for processor 'microblaze_0' is selected.
18:21:06 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:21:06 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:21:07 INFO  : Context for processor 'microblaze_0' is selected.
18:21:08 INFO  : System reset is completed.
18:21:11 INFO  : 'after 3000' command is executed.
18:21:11 INFO  : Context for processor 'microblaze_0' is selected.
18:21:11 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:21:12 INFO  : Context for processor 'microblaze_0' is selected.
18:21:12 INFO  : 'con' command is executed.
18:21:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:21:12 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:22:37 INFO  : Disconnected from the channel tcfchan#1.
18:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:22:48 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:22:52 INFO  : 'jtag frequency' command is executed.
18:22:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:22:53 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:22:54 INFO  : Context for processor 'microblaze_0' is selected.
18:23:07 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:23:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:23:07 INFO  : Context for processor 'microblaze_0' is selected.
18:23:07 INFO  : System reset is completed.
18:23:10 INFO  : 'after 3000' command is executed.
18:23:10 INFO  : Context for processor 'microblaze_0' is selected.
18:23:11 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:23:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:23:11 INFO  : Context for processor 'microblaze_0' is selected.
18:23:12 INFO  : 'con' command is executed.
18:23:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:23:12 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
18:47:48 INFO  : Disconnected from the channel tcfchan#2.
18:47:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:48:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:48:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:37 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
18:48:38 INFO  : 'jtag frequency' command is executed.
18:48:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
18:48:41 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
18:48:42 INFO  : Context for processor 'microblaze_0' is selected.
18:48:53 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:48:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:48:53 INFO  : Context for processor 'microblaze_0' is selected.
18:48:53 INFO  : System reset is completed.
18:48:56 INFO  : 'after 3000' command is executed.
18:48:56 INFO  : Context for processor 'microblaze_0' is selected.
18:48:57 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:48:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

18:48:57 INFO  : Context for processor 'microblaze_0' is selected.
18:48:58 INFO  : 'con' command is executed.
18:48:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:48:58 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
19:35:22 INFO  : Disconnected from the channel tcfchan#3.
20:32:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:32:18 INFO  : XSCT server has started successfully.
20:32:18 INFO  : plnx-install-location is set to ''
20:32:18 INFO  : Successfully done setting XSCT server connection channel  
20:32:18 INFO  : Successfully done setting workspace for the tool. 
20:32:19 INFO  : Platform repository initialization has completed.
20:32:19 INFO  : Successfully done query RDI_DATADIR 
20:32:19 INFO  : Registering command handlers for Vitis TCF services
20:32:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:43 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:32:44 INFO  : 'jtag frequency' command is executed.
20:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:32:48 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:32:49 INFO  : Context for processor 'microblaze_0' is selected.
20:32:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:32:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:32:51 INFO  : Context for processor 'microblaze_0' is selected.
20:32:51 INFO  : System reset is completed.
20:32:54 INFO  : 'after 3000' command is executed.
20:32:54 INFO  : Context for processor 'microblaze_0' is selected.
20:32:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:32:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:32:55 INFO  : Context for processor 'microblaze_0' is selected.
20:32:56 INFO  : 'con' command is executed.
20:32:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:32:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:34:09 INFO  : Disconnected from the channel tcfchan#1.
20:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:34:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:57 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
20:34:57 INFO  : 'jtag frequency' command is executed.
20:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
20:34:58 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:34:59 INFO  : Context for processor 'microblaze_0' is selected.
20:35:10 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:35:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:35:10 INFO  : Context for processor 'microblaze_0' is selected.
20:35:10 INFO  : System reset is completed.
20:35:13 INFO  : 'after 3000' command is executed.
20:35:14 INFO  : Context for processor 'microblaze_0' is selected.
20:35:14 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:35:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:35:15 INFO  : Context for processor 'microblaze_0' is selected.
20:35:15 INFO  : 'con' command is executed.
20:35:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:35:15 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:38:40 INFO  : Disconnected from the channel tcfchan#2.
10:56:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
10:56:41 INFO  : Registering command handlers for Vitis TCF services
10:56:41 INFO  : Platform repository initialization has completed.
10:56:42 INFO  : XSCT server has started successfully.
10:56:42 INFO  : plnx-install-location is set to ''
10:56:42 INFO  : Successfully done setting XSCT server connection channel  
10:56:43 INFO  : Successfully done setting workspace for the tool. 
10:56:43 INFO  : Successfully done query RDI_DATADIR 
10:58:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:51 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
10:58:51 INFO  : 'jtag frequency' command is executed.
10:58:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
10:58:54 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
10:58:56 INFO  : Context for processor 'microblaze_0' is selected.
10:58:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:58:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:58:57 INFO  : Context for processor 'microblaze_0' is selected.
10:58:57 INFO  : System reset is completed.
10:59:00 INFO  : 'after 3000' command is executed.
10:59:00 INFO  : Context for processor 'microblaze_0' is selected.
10:59:00 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

10:59:01 INFO  : Context for processor 'microblaze_0' is selected.
10:59:01 INFO  : 'con' command is executed.
10:59:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:59:01 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
11:00:35 INFO  : Disconnected from the channel tcfchan#1.
11:00:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
11:00:36 INFO  : 'jtag frequency' command is executed.
11:00:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
11:00:38 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
11:00:39 INFO  : Context for processor 'microblaze_0' is selected.
11:00:49 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
11:00:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:00:49 INFO  : Context for processor 'microblaze_0' is selected.
11:00:49 INFO  : System reset is completed.
11:00:52 INFO  : 'after 3000' command is executed.
11:00:53 INFO  : Context for processor 'microblaze_0' is selected.
11:00:53 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
11:00:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

11:00:54 INFO  : Context for processor 'microblaze_0' is selected.
11:00:54 INFO  : 'con' command is executed.
11:00:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:00:54 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
11:03:40 INFO  : Disconnected from the channel tcfchan#2.
15:17:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
15:17:04 INFO  : Platform repository initialization has completed.
15:17:04 INFO  : XSCT server has started successfully.
15:17:04 INFO  : Registering command handlers for Vitis TCF services
15:17:05 INFO  : Successfully done setting XSCT server connection channel  
15:17:05 INFO  : plnx-install-location is set to ''
15:17:05 INFO  : Successfully done query RDI_DATADIR 
15:17:05 INFO  : Successfully done setting workspace for the tool. 
15:17:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:23 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:17:23 INFO  : 'jtag frequency' command is executed.
15:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:17:26 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:17:27 INFO  : Context for processor 'microblaze_0' is selected.
15:17:28 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:17:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:17:28 INFO  : Context for processor 'microblaze_0' is selected.
15:17:29 INFO  : System reset is completed.
15:17:32 INFO  : 'after 3000' command is executed.
15:17:32 INFO  : Context for processor 'microblaze_0' is selected.
15:17:33 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:17:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:17:34 INFO  : Context for processor 'microblaze_0' is selected.
15:17:34 INFO  : 'con' command is executed.
15:17:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:17:34 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:18:13 INFO  : Disconnected from the channel tcfchan#1.
15:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:18:33 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:19:04 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:19:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:19:42 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:20:11 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:20:43 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:20:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:21:13 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:22:03 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:58 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:22:58 INFO  : 'jtag frequency' command is executed.
15:22:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:22:59 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:22:59 INFO  : Context for processor 'microblaze_0' is selected.
15:23:05 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:23:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:23:05 INFO  : Context for processor 'microblaze_0' is selected.
15:23:05 INFO  : System reset is completed.
15:23:08 INFO  : 'after 3000' command is executed.
15:23:08 INFO  : Context for processor 'microblaze_0' is selected.
15:23:08 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:23:09 INFO  : Context for processor 'microblaze_0' is selected.
15:23:09 INFO  : 'con' command is executed.
15:23:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:23:09 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:23:53 INFO  : Disconnected from the channel tcfchan#2.
15:23:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:24:12 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:24:41 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:25:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:25:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:25:53 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:26:34 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:50 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:27:50 INFO  : 'jtag frequency' command is executed.
15:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:27:52 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
15:27:52 INFO  : Context for processor 'microblaze_0' is selected.
15:27:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:27:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:27:57 INFO  : Context for processor 'microblaze_0' is selected.
15:27:57 INFO  : System reset is completed.
15:28:00 INFO  : 'after 3000' command is executed.
15:28:00 INFO  : Context for processor 'microblaze_0' is selected.
15:28:01 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:28:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

15:28:01 INFO  : Context for processor 'microblaze_0' is selected.
15:28:01 INFO  : 'con' command is executed.
15:28:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:28:01 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:23:44 INFO  : Disconnected from the channel tcfchan#3.
16:23:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:24:03 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:24:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:24:36 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:25:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:25:38 INFO  : 'jtag frequency' command is executed.
16:25:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:25:41 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:25:41 INFO  : Context for processor 'microblaze_0' is selected.
16:25:47 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:25:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:25:47 INFO  : Context for processor 'microblaze_0' is selected.
16:25:47 INFO  : System reset is completed.
16:25:50 INFO  : 'after 3000' command is executed.
16:25:50 INFO  : Context for processor 'microblaze_0' is selected.
16:25:51 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:25:51 INFO  : Context for processor 'microblaze_0' is selected.
16:25:52 INFO  : 'con' command is executed.
16:25:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:25:52 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:26:17 INFO  : Disconnected from the channel tcfchan#4.
16:26:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:26:36 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:27:02 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:27:26 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:27:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:00 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:28:00 INFO  : 'jtag frequency' command is executed.
16:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:28:01 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:28:02 INFO  : Context for processor 'microblaze_0' is selected.
16:28:07 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:28:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:28:07 INFO  : Context for processor 'microblaze_0' is selected.
16:28:07 INFO  : System reset is completed.
16:28:10 INFO  : 'after 3000' command is executed.
16:28:10 INFO  : Context for processor 'microblaze_0' is selected.
16:28:10 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:28:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:28:10 INFO  : Context for processor 'microblaze_0' is selected.
16:28:11 INFO  : 'con' command is executed.
16:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:28:11 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:28:55 INFO  : Disconnected from the channel tcfchan#5.
16:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:56 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:28:56 INFO  : 'jtag frequency' command is executed.
16:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:28:57 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:28:58 INFO  : Context for processor 'microblaze_0' is selected.
16:29:03 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:29:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:29:03 INFO  : Context for processor 'microblaze_0' is selected.
16:29:03 INFO  : System reset is completed.
16:29:06 INFO  : 'after 3000' command is executed.
16:29:06 INFO  : Context for processor 'microblaze_0' is selected.
16:29:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:29:07 INFO  : Context for processor 'microblaze_0' is selected.
16:29:07 INFO  : 'con' command is executed.
16:29:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:29:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:29:56 INFO  : Disconnected from the channel tcfchan#6.
16:29:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:30:15 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:30:54 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:31:42 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:32:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:32:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:32:27 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:32:51 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:33:15 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:04 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:34:04 INFO  : 'jtag frequency' command is executed.
16:34:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:34:08 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:34:09 INFO  : Context for processor 'microblaze_0' is selected.
16:34:14 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:34:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:34:14 INFO  : Context for processor 'microblaze_0' is selected.
16:34:14 INFO  : System reset is completed.
16:34:17 INFO  : 'after 3000' command is executed.
16:34:17 INFO  : Context for processor 'microblaze_0' is selected.
16:34:17 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:34:18 INFO  : Context for processor 'microblaze_0' is selected.
16:34:18 INFO  : 'con' command is executed.
16:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:34:18 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:34:58 INFO  : Disconnected from the channel tcfchan#7.
16:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:35:17 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:35:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:35:40 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:35:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:36:03 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:36:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:36:48 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:37:32 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:01:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:37 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:01:37 INFO  : 'jtag frequency' command is executed.
17:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:01:39 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:01:39 INFO  : Context for processor 'microblaze_0' is selected.
17:01:44 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:01:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:01:44 INFO  : Context for processor 'microblaze_0' is selected.
17:01:44 INFO  : System reset is completed.
17:01:47 INFO  : 'after 3000' command is executed.
17:01:47 INFO  : Context for processor 'microblaze_0' is selected.
17:01:48 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:01:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:01:48 INFO  : Context for processor 'microblaze_0' is selected.
17:01:49 INFO  : 'con' command is executed.
17:01:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:01:49 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:04:01 INFO  : Disconnected from the channel tcfchan#8.
17:04:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:04:20 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:05:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:05:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:30 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:07:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:08:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:08:54 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:03 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:10:03 INFO  : 'jtag frequency' command is executed.
17:10:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:10:04 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:10:05 INFO  : Context for processor 'microblaze_0' is selected.
17:10:10 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:10:10 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:10:10 INFO  : Context for processor 'microblaze_0' is selected.
17:10:10 INFO  : System reset is completed.
17:10:13 INFO  : 'after 3000' command is executed.
17:10:13 INFO  : Context for processor 'microblaze_0' is selected.
17:10:13 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:10:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:10:13 INFO  : Context for processor 'microblaze_0' is selected.
17:10:14 INFO  : 'con' command is executed.
17:10:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:10:14 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:11:15 INFO  : Disconnected from the channel tcfchan#9.
17:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:11:34 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:12:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:13:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:14:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:23 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:14:23 INFO  : 'jtag frequency' command is executed.
17:14:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:14:24 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:14:25 INFO  : Context for processor 'microblaze_0' is selected.
17:14:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:14:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:14:33 INFO  : Context for processor 'microblaze_0' is selected.
17:14:33 INFO  : System reset is completed.
17:14:36 INFO  : 'after 3000' command is executed.
17:14:36 INFO  : Context for processor 'microblaze_0' is selected.
17:14:36 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:14:37 INFO  : Context for processor 'microblaze_0' is selected.
17:14:38 INFO  : 'con' command is executed.
17:14:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:14:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:16:12 INFO  : Disconnected from the channel tcfchan#10.
17:16:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:16:23 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:16:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:28 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
17:16:28 INFO  : 'jtag frequency' command is executed.
17:16:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
17:16:29 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
17:16:29 INFO  : Context for processor 'microblaze_0' is selected.
17:16:35 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
17:16:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:16:35 INFO  : Context for processor 'microblaze_0' is selected.
17:16:35 INFO  : System reset is completed.
17:16:38 INFO  : 'after 3000' command is executed.
17:16:38 INFO  : Context for processor 'microblaze_0' is selected.
17:16:38 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
17:16:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

17:16:39 INFO  : Context for processor 'microblaze_0' is selected.
17:16:39 INFO  : 'con' command is executed.
17:16:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:16:39 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
17:22:27 INFO  : Disconnected from the channel tcfchan#11.
12:38:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
12:38:29 INFO  : Platform repository initialization has completed.
12:38:29 INFO  : Registering command handlers for Vitis TCF services
12:38:29 INFO  : XSCT server has started successfully.
12:38:29 INFO  : Successfully done setting XSCT server connection channel  
12:38:29 INFO  : plnx-install-location is set to ''
12:38:30 INFO  : Successfully done setting workspace for the tool. 
12:38:30 INFO  : Successfully done query RDI_DATADIR 
12:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:51 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:38:51 INFO  : 'jtag frequency' command is executed.
12:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:38:55 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:38:56 INFO  : Context for processor 'microblaze_0' is selected.
12:38:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:38:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:38:57 INFO  : Context for processor 'microblaze_0' is selected.
12:38:58 INFO  : System reset is completed.
12:39:01 INFO  : 'after 3000' command is executed.
12:39:01 INFO  : Context for processor 'microblaze_0' is selected.
12:39:01 ERROR : Code 16 Time 1659091141235 Format {Invalid context}
12:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:39:01 ERROR : Code 16 Time 1659091141235 Format {Invalid context}
12:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:43 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:39:43 INFO  : 'jtag frequency' command is executed.
12:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:39:46 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:39:47 INFO  : Context for processor 'microblaze_0' is selected.
12:39:47 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:39:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:39:47 INFO  : Context for processor 'microblaze_0' is selected.
12:39:47 INFO  : System reset is completed.
12:39:50 INFO  : 'after 3000' command is executed.
12:39:50 INFO  : Context for processor 'microblaze_0' is selected.
12:39:51 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:39:52 INFO  : Context for processor 'microblaze_0' is selected.
12:39:52 INFO  : 'con' command is executed.
12:39:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:39:52 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
12:40:27 INFO  : Disconnected from the channel tcfchan#1.
12:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:40:38 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:40:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:41 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
12:40:42 INFO  : 'jtag frequency' command is executed.
12:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
12:40:43 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
12:40:44 INFO  : Context for processor 'microblaze_0' is selected.
12:40:52 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:40:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:40:52 INFO  : Context for processor 'microblaze_0' is selected.
12:40:52 INFO  : System reset is completed.
12:40:55 INFO  : 'after 3000' command is executed.
12:40:55 INFO  : Context for processor 'microblaze_0' is selected.
12:40:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

12:40:56 INFO  : Context for processor 'microblaze_0' is selected.
12:40:56 INFO  : 'con' command is executed.
12:40:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:40:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:15:21 INFO  : Disconnected from the channel tcfchan#2.
13:20:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
13:20:50 INFO  : XSCT server has started successfully.
13:20:50 INFO  : Successfully done setting XSCT server connection channel  
13:20:50 INFO  : plnx-install-location is set to ''
13:20:50 INFO  : Successfully done setting workspace for the tool. 
13:20:51 INFO  : Platform repository initialization has completed.
13:20:51 INFO  : Successfully done query RDI_DATADIR 
13:20:51 INFO  : Registering command handlers for Vitis TCF services
13:21:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:07 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:21:07 INFO  : 'jtag frequency' command is executed.
13:21:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:21:11 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:21:12 INFO  : Context for processor 'microblaze_0' is selected.
13:21:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:21:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:21:14 INFO  : Context for processor 'microblaze_0' is selected.
13:21:14 INFO  : System reset is completed.
13:21:17 INFO  : 'after 3000' command is executed.
13:21:17 INFO  : Context for processor 'microblaze_0' is selected.
13:21:18 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:21:18 INFO  : Context for processor 'microblaze_0' is selected.
13:21:19 INFO  : 'con' command is executed.
13:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:21:19 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:22:22 INFO  : Disconnected from the channel tcfchan#1.
13:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:22:32 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:34 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:22:35 INFO  : 'jtag frequency' command is executed.
13:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:22:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
13:22:37 INFO  : Context for processor 'microblaze_0' is selected.
13:22:45 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:22:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:22:45 INFO  : Context for processor 'microblaze_0' is selected.
13:22:45 INFO  : System reset is completed.
13:22:48 INFO  : 'after 3000' command is executed.
13:22:48 INFO  : Context for processor 'microblaze_0' is selected.
13:22:49 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

13:22:49 INFO  : Context for processor 'microblaze_0' is selected.
13:22:50 INFO  : 'con' command is executed.
13:22:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:22:50 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
13:24:56 INFO  : Disconnected from the channel tcfchan#2.
14:13:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:13:12 INFO  : XSCT server has started successfully.
14:13:12 INFO  : plnx-install-location is set to ''
14:13:12 INFO  : Successfully done setting XSCT server connection channel  
14:13:12 INFO  : Successfully done setting workspace for the tool. 
14:13:13 INFO  : Platform repository initialization has completed.
14:13:13 INFO  : Successfully done query RDI_DATADIR 
14:13:14 INFO  : Registering command handlers for Vitis TCF services
14:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:13:30 INFO  : 'jtag frequency' command is executed.
14:13:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:13:34 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:13:35 INFO  : Context for processor 'microblaze_0' is selected.
14:13:35 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:13:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:13:36 INFO  : Context for processor 'microblaze_0' is selected.
14:13:36 INFO  : System reset is completed.
14:13:40 INFO  : 'after 3000' command is executed.
14:13:40 INFO  : Context for processor 'microblaze_0' is selected.
14:13:40 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:13:41 INFO  : Context for processor 'microblaze_0' is selected.
14:13:41 INFO  : 'con' command is executed.
14:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:13:41 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:14:27 INFO  : Disconnected from the channel tcfchan#1.
14:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:14:29 INFO  : 'jtag frequency' command is executed.
14:14:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:14:31 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:14:31 INFO  : Context for processor 'microblaze_0' is selected.
14:14:40 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:14:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:14:40 INFO  : Context for processor 'microblaze_0' is selected.
14:14:40 INFO  : System reset is completed.
14:14:43 INFO  : 'after 3000' command is executed.
14:14:44 INFO  : Context for processor 'microblaze_0' is selected.
14:14:44 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:14:45 INFO  : Context for processor 'microblaze_0' is selected.
14:14:45 INFO  : 'con' command is executed.
14:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:14:45 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:20:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
14:20:51 INFO  : XSCT server has started successfully.
14:20:51 INFO  : Platform repository initialization has completed.
14:20:51 INFO  : Registering command handlers for Vitis TCF services
14:20:52 INFO  : plnx-install-location is set to ''
14:20:52 INFO  : Successfully done setting XSCT server connection channel  
14:20:52 INFO  : Successfully done query RDI_DATADIR 
14:20:52 INFO  : Successfully done setting workspace for the tool. 
14:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:13 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:21:13 INFO  : 'jtag frequency' command is executed.
14:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:21:16 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:21:17 INFO  : Context for processor 'microblaze_0' is selected.
14:21:17 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:21:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:21:18 INFO  : Context for processor 'microblaze_0' is selected.
14:21:18 INFO  : System reset is completed.
14:21:21 INFO  : 'after 3000' command is executed.
14:21:21 INFO  : Context for processor 'microblaze_0' is selected.
14:21:22 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:21:23 INFO  : Context for processor 'microblaze_0' is selected.
14:21:23 INFO  : 'con' command is executed.
14:21:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:21:23 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:21:54 INFO  : Disconnected from the channel tcfchan#1.
14:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:22:13 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:22:38 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:22:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:22:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:22:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:23:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:23:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:23:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:23:40 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:24:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:24:49 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:16 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:25:16 INFO  : 'jtag frequency' command is executed.
14:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:25:18 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:25:19 INFO  : Context for processor 'microblaze_0' is selected.
14:25:25 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:25:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:25:25 INFO  : Context for processor 'microblaze_0' is selected.
14:25:25 INFO  : System reset is completed.
14:25:28 INFO  : 'after 3000' command is executed.
14:25:28 INFO  : Context for processor 'microblaze_0' is selected.
14:25:28 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:25:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:25:28 INFO  : Context for processor 'microblaze_0' is selected.
14:25:29 INFO  : 'con' command is executed.
14:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:25:29 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:30:07 INFO  : Disconnected from the channel tcfchan#2.
14:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:30:17 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:30:29 INFO  : 'jtag frequency' command is executed.
14:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:30:33 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:30:34 INFO  : Context for processor 'microblaze_0' is selected.
14:30:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:30:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:30:39 INFO  : Context for processor 'microblaze_0' is selected.
14:30:39 INFO  : System reset is completed.
14:30:42 INFO  : 'after 3000' command is executed.
14:30:42 INFO  : Context for processor 'microblaze_0' is selected.
14:30:43 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:30:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:30:43 INFO  : Context for processor 'microblaze_0' is selected.
14:30:43 INFO  : 'con' command is executed.
14:30:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:30:43 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
14:31:14 INFO  : Disconnected from the channel tcfchan#3.
14:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:31:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:31:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:26 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:31:26 INFO  : 'jtag frequency' command is executed.
14:31:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:31:27 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
14:31:27 INFO  : Context for processor 'microblaze_0' is selected.
14:31:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:31:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:31:33 INFO  : Context for processor 'microblaze_0' is selected.
14:31:33 INFO  : System reset is completed.
14:31:36 INFO  : 'after 3000' command is executed.
14:31:36 INFO  : Context for processor 'microblaze_0' is selected.
14:31:36 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:31:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

14:31:36 INFO  : Context for processor 'microblaze_0' is selected.
14:31:37 INFO  : 'con' command is executed.
14:31:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:31:37 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
15:41:12 INFO  : Disconnected from the channel tcfchan#4.
16:11:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
16:12:03 INFO  : Platform repository initialization has completed.
16:12:03 INFO  : Registering command handlers for Vitis TCF services
16:12:04 INFO  : XSCT server has started successfully.
16:12:04 INFO  : Successfully done setting XSCT server connection channel  
16:12:04 INFO  : plnx-install-location is set to ''
16:12:05 INFO  : Successfully done setting workspace for the tool. 
16:12:05 INFO  : Successfully done query RDI_DATADIR 
16:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:24 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:12:25 INFO  : 'jtag frequency' command is executed.
16:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:12:29 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:12:30 INFO  : Context for processor 'microblaze_0' is selected.
16:12:31 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:12:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:12:32 INFO  : Context for processor 'microblaze_0' is selected.
16:12:32 INFO  : System reset is completed.
16:12:35 INFO  : 'after 3000' command is executed.
16:12:35 INFO  : Context for processor 'microblaze_0' is selected.
16:12:36 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:12:36 INFO  : Context for processor 'microblaze_0' is selected.
16:12:37 INFO  : 'con' command is executed.
16:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:12:37 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:13:22 INFO  : Disconnected from the channel tcfchan#1.
16:13:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:13:32 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:35 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:13:35 INFO  : 'jtag frequency' command is executed.
16:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:13:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
16:13:37 INFO  : Context for processor 'microblaze_0' is selected.
16:13:44 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:13:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:13:44 INFO  : Context for processor 'microblaze_0' is selected.
16:13:44 INFO  : System reset is completed.
16:13:47 INFO  : 'after 3000' command is executed.
16:13:48 INFO  : Context for processor 'microblaze_0' is selected.
16:13:48 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

16:13:49 INFO  : Context for processor 'microblaze_0' is selected.
16:13:49 INFO  : 'con' command is executed.
16:13:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:13:49 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
16:18:20 INFO  : Disconnected from the channel tcfchan#2.
20:45:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
20:45:47 INFO  : Registering command handlers for Vitis TCF services
20:45:47 INFO  : Platform repository initialization has completed.
20:45:48 INFO  : XSCT server has started successfully.
20:45:48 INFO  : Successfully done setting XSCT server connection channel  
20:45:48 INFO  : plnx-install-location is set to ''
20:45:50 INFO  : Successfully done setting workspace for the tool. 
20:45:50 INFO  : Successfully done query RDI_DATADIR 
20:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:26 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
20:46:27 INFO  : 'jtag frequency' command is executed.
20:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
20:46:31 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:46:32 INFO  : Context for processor 'microblaze_0' is selected.
20:46:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:46:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:46:34 INFO  : Context for processor 'microblaze_0' is selected.
20:46:34 INFO  : System reset is completed.
20:46:37 INFO  : 'after 3000' command is executed.
20:46:37 INFO  : Context for processor 'microblaze_0' is selected.
20:46:38 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:46:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:46:38 INFO  : Context for processor 'microblaze_0' is selected.
20:46:38 INFO  : 'con' command is executed.
20:46:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:46:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
20:47:52 INFO  : Disconnected from the channel tcfchan#1.
20:47:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:48:04 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:26 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
20:55:26 INFO  : 'jtag frequency' command is executed.
20:55:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
20:55:27 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:55:28 INFO  : Context for processor 'microblaze_0' is selected.
20:55:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:55:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:55:39 INFO  : Context for processor 'microblaze_0' is selected.
20:55:39 INFO  : System reset is completed.
20:55:42 INFO  : 'after 3000' command is executed.
20:55:45 ERROR : no targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ". available targets: none
20:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
----------------End of Script----------------

20:55:45 ERROR : no targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ". available targets: none
20:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:53 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
20:55:53 INFO  : 'jtag frequency' command is executed.
20:55:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
20:55:57 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
20:55:58 INFO  : Context for processor 'microblaze_0' is selected.
20:55:58 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
20:55:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:55:58 INFO  : Context for processor 'microblaze_0' is selected.
20:55:58 INFO  : System reset is completed.
20:56:01 INFO  : 'after 3000' command is executed.
20:56:01 INFO  : Context for processor 'microblaze_0' is selected.
20:56:01 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
20:56:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

20:56:02 INFO  : Context for processor 'microblaze_0' is selected.
20:56:02 INFO  : 'con' command is executed.
20:56:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:56:02 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:16:35 INFO  : Disconnected from the channel tcfchan#2.
21:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:16:54 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:17:16 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:18:10 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:23:11 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:26 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:53:26 INFO  : 'jtag frequency' command is executed.
21:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:53:27 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:53:28 INFO  : Context for processor 'microblaze_0' is selected.
21:53:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:53:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:53:39 INFO  : Context for processor 'microblaze_0' is selected.
21:53:40 INFO  : System reset is completed.
21:53:43 INFO  : 'after 3000' command is executed.
21:53:43 INFO  : Context for processor 'microblaze_0' is selected.
21:53:43 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:53:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:53:43 INFO  : Context for processor 'microblaze_0' is selected.
21:53:44 INFO  : 'con' command is executed.
21:53:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:53:44 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:54:36 INFO  : Disconnected from the channel tcfchan#3.
21:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
21:54:38 INFO  : 'jtag frequency' command is executed.
21:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
21:54:42 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:54:43 INFO  : Context for processor 'microblaze_0' is selected.
21:54:59 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:54:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:54:59 INFO  : Context for processor 'microblaze_0' is selected.
21:54:59 INFO  : System reset is completed.
21:55:02 INFO  : 'after 3000' command is executed.
21:55:02 INFO  : Context for processor 'microblaze_0' is selected.
21:55:03 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:55:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:55:03 INFO  : Context for processor 'microblaze_0' is selected.
21:55:03 INFO  : 'con' command is executed.
21:55:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:55:03 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:56:50 INFO  : Disconnected from the channel tcfchan#4.
21:56:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:53 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
21:56:53 INFO  : 'jtag frequency' command is executed.
21:56:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
21:56:57 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:56:57 INFO  : Context for processor 'microblaze_0' is selected.
21:57:08 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:57:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:57:08 INFO  : Context for processor 'microblaze_0' is selected.
21:57:08 INFO  : System reset is completed.
21:57:11 INFO  : 'after 3000' command is executed.
21:57:11 INFO  : Context for processor 'microblaze_0' is selected.
21:57:11 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:57:12 INFO  : Context for processor 'microblaze_0' is selected.
21:57:12 INFO  : 'con' command is executed.
21:57:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:57:12 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:57:41 INFO  : Disconnected from the channel tcfchan#5.
21:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:57:52 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:57:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:55 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
21:57:55 INFO  : 'jtag frequency' command is executed.
21:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
21:57:57 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:57:57 INFO  : Context for processor 'microblaze_0' is selected.
21:58:09 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:58:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:58:09 INFO  : Context for processor 'microblaze_0' is selected.
21:58:09 INFO  : System reset is completed.
21:58:12 INFO  : 'after 3000' command is executed.
21:58:12 INFO  : Context for processor 'microblaze_0' is selected.
21:58:12 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:58:13 INFO  : Context for processor 'microblaze_0' is selected.
21:58:13 INFO  : 'con' command is executed.
21:58:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:58:13 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
21:59:07 INFO  : Disconnected from the channel tcfchan#6.
21:59:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:09 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
21:59:09 INFO  : 'jtag frequency' command is executed.
21:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
21:59:10 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
21:59:11 INFO  : Context for processor 'microblaze_0' is selected.
21:59:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:59:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:59:22 INFO  : Context for processor 'microblaze_0' is selected.
21:59:22 INFO  : System reset is completed.
21:59:25 INFO  : 'after 3000' command is executed.
21:59:25 INFO  : Context for processor 'microblaze_0' is selected.
21:59:26 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:59:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

21:59:26 INFO  : Context for processor 'microblaze_0' is selected.
21:59:26 INFO  : 'con' command is executed.
21:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:59:26 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:00:57 INFO  : Disconnected from the channel tcfchan#7.
22:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:01:07 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:01:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:17 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
22:01:17 INFO  : 'jtag frequency' command is executed.
22:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
22:01:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
22:01:19 INFO  : Context for processor 'microblaze_0' is selected.
22:01:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
22:01:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:01:30 INFO  : Context for processor 'microblaze_0' is selected.
22:01:31 INFO  : System reset is completed.
22:01:34 INFO  : 'after 3000' command is executed.
22:01:34 INFO  : Context for processor 'microblaze_0' is selected.
22:01:34 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
22:01:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

22:01:35 INFO  : Context for processor 'microblaze_0' is selected.
22:01:35 INFO  : 'con' command is executed.
22:01:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:01:35 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:01:48 INFO  : Disconnected from the channel tcfchan#8.
22:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:01:59 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:02:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:01 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
22:02:01 INFO  : 'jtag frequency' command is executed.
22:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
22:02:02 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
22:02:03 INFO  : Context for processor 'microblaze_0' is selected.
22:02:14 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
22:02:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:02:14 INFO  : Context for processor 'microblaze_0' is selected.
22:02:14 INFO  : System reset is completed.
22:02:17 INFO  : 'after 3000' command is executed.
22:02:17 INFO  : Context for processor 'microblaze_0' is selected.
22:02:17 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
22:02:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

22:02:18 INFO  : Context for processor 'microblaze_0' is selected.
22:02:18 INFO  : 'con' command is executed.
22:02:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:02:18 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:02:43 INFO  : Disconnected from the channel tcfchan#9.
22:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:45 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
22:02:46 INFO  : 'jtag frequency' command is executed.
22:02:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
22:02:50 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
22:02:50 INFO  : Context for processor 'microblaze_0' is selected.
22:03:02 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
22:03:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:03:02 INFO  : Context for processor 'microblaze_0' is selected.
22:03:02 INFO  : System reset is completed.
22:03:05 INFO  : 'after 3000' command is executed.
22:03:06 INFO  : Context for processor 'microblaze_0' is selected.
22:03:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
22:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

22:03:07 INFO  : Context for processor 'microblaze_0' is selected.
22:03:07 INFO  : 'con' command is executed.
22:03:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:03:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:03:56 INFO  : Disconnected from the channel tcfchan#10.
22:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:04:07 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:17 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
22:04:17 INFO  : 'jtag frequency' command is executed.
22:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
22:04:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
22:04:19 INFO  : Context for processor 'microblaze_0' is selected.
22:04:48 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
22:04:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:04:48 INFO  : Context for processor 'microblaze_0' is selected.
22:04:48 INFO  : System reset is completed.
22:04:51 INFO  : 'after 3000' command is executed.
22:04:52 INFO  : Context for processor 'microblaze_0' is selected.
22:04:52 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
22:04:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

22:04:53 INFO  : Context for processor 'microblaze_0' is selected.
22:04:53 INFO  : 'con' command is executed.
22:04:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:04:53 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:05:50 INFO  : Disconnected from the channel tcfchan#11.
22:05:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:06:01 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:34 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
22:06:34 INFO  : 'jtag frequency' command is executed.
22:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
22:06:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit"
22:06:37 INFO  : Context for processor 'microblaze_0' is selected.
22:06:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
22:06:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
22:06:57 INFO  : Context for processor 'microblaze_0' is selected.
22:06:57 INFO  : System reset is completed.
22:07:00 INFO  : 'after 3000' command is executed.
22:07:00 INFO  : Context for processor 'microblaze_0' is selected.
22:07:01 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
22:07:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel/test/Debug/test.elf
----------------End of Script----------------

22:07:01 INFO  : Context for processor 'microblaze_0' is selected.
22:07:01 INFO  : 'con' command is executed.
22:07:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

22:07:01 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel\test_system\_ide\scripts\debugger_test-default.tcl'
22:59:54 INFO  : Disconnected from the channel tcfchan#12.
23:05:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel\temp_xsdb_launch_script.tcl
23:05:15 INFO  : Platform repository initialization has completed.
23:05:16 INFO  : Registering command handlers for Vitis TCF services
23:05:17 INFO  : XSCT server has started successfully.
23:05:17 INFO  : Successfully done setting XSCT server connection channel  
23:05:17 INFO  : plnx-install-location is set to ''
23:05:17 INFO  : Successfully done query RDI_DATADIR 
23:05:17 INFO  : Successfully done setting workspace for the tool. 
23:15:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
23:15:26 INFO  : Platform repository initialization has completed.
23:15:26 INFO  : XSCT server has started successfully.
23:15:27 INFO  : plnx-install-location is set to ''
23:15:27 INFO  : Successfully done setting XSCT server connection channel  
23:15:27 INFO  : Successfully done query RDI_DATADIR 
23:15:27 INFO  : Successfully done setting workspace for the tool. 
23:15:27 INFO  : Registering command handlers for Vitis TCF services
23:15:57 INFO  : Result from executing command 'getProjects': logicanalyze
23:15:57 INFO  : Result from executing command 'getPlatforms': logicanalyze|E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/logicanalyze.xpfm
23:15:57 INFO  : Checking for BSP changes to sync application flags for project 'test'...
23:17:41 INFO  : Checking for BSP changes to sync application flags for project 'test'...
23:27:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
23:27:56 INFO  : XSCT server has started successfully.
23:27:56 INFO  : Successfully done setting XSCT server connection channel  
23:27:56 INFO  : plnx-install-location is set to ''
23:27:56 INFO  : Successfully done setting workspace for the tool. 
23:27:56 INFO  : Platform repository initialization has completed.
23:27:57 INFO  : Successfully done query RDI_DATADIR 
23:27:57 INFO  : Registering command handlers for Vitis TCF services
23:29:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
23:30:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
23:30:24 INFO  : Checking for BSP changes to sync application flags for project 'test'...
23:30:38 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:06:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
11:06:05 INFO  : Platform repository initialization has completed.
11:06:05 INFO  : Registering command handlers for Vitis TCF services
11:06:08 INFO  : XSCT server has started successfully.
11:06:08 INFO  : Successfully done setting XSCT server connection channel  
11:06:08 INFO  : plnx-install-location is set to ''
11:06:08 INFO  : Successfully done setting workspace for the tool. 
11:06:08 INFO  : Successfully done query RDI_DATADIR 
11:09:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
11:09:59 INFO  : XSCT server has started successfully.
11:09:59 INFO  : plnx-install-location is set to ''
11:09:59 INFO  : Successfully done setting XSCT server connection channel  
11:09:59 INFO  : Successfully done setting workspace for the tool. 
11:10:00 INFO  : Platform repository initialization has completed.
11:10:00 INFO  : Successfully done query RDI_DATADIR 
11:10:00 INFO  : Registering command handlers for Vitis TCF services
11:10:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:26 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
11:10:26 INFO  : 'jtag frequency' command is executed.
11:10:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
11:10:31 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
11:10:32 INFO  : Context for processor 'microblaze_0' is selected.
11:10:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
11:10:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:10:33 INFO  : Context for processor 'microblaze_0' is selected.
11:10:34 INFO  : System reset is completed.
11:10:37 INFO  : 'after 3000' command is executed.
11:10:37 INFO  : Context for processor 'microblaze_0' is selected.
11:10:37 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
11:10:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

11:10:38 INFO  : Context for processor 'microblaze_0' is selected.
11:10:38 INFO  : 'con' command is executed.
11:10:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:10:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
20:58:41 INFO  : Disconnected from the channel tcfchan#1.
16:19:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
16:20:00 INFO  : XSCT server has started successfully.
16:20:00 INFO  : plnx-install-location is set to ''
16:20:00 INFO  : Successfully done setting XSCT server connection channel  
16:20:00 INFO  : Successfully done setting workspace for the tool. 
16:20:00 INFO  : Platform repository initialization has completed.
16:20:00 INFO  : Registering command handlers for Vitis TCF services
16:20:00 INFO  : Successfully done query RDI_DATADIR 
16:45:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:26 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
16:45:27 INFO  : 'jtag frequency' command is executed.
16:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
16:45:31 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
16:45:32 INFO  : Context for processor 'microblaze_0' is selected.
16:45:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:45:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:45:34 INFO  : Context for processor 'microblaze_0' is selected.
16:45:34 INFO  : System reset is completed.
16:45:37 INFO  : 'after 3000' command is executed.
16:45:37 INFO  : Context for processor 'microblaze_0' is selected.
16:45:38 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:45:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

16:45:38 INFO  : Context for processor 'microblaze_0' is selected.
16:45:38 INFO  : 'con' command is executed.
16:45:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:45:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
16:45:42 INFO  : Disconnected from the channel tcfchan#1.
16:47:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
16:47:16 INFO  : XSCT server has started successfully.
16:47:16 INFO  : plnx-install-location is set to ''
16:47:16 INFO  : Successfully done setting XSCT server connection channel  
16:47:16 INFO  : Successfully done setting workspace for the tool. 
16:47:16 INFO  : Platform repository initialization has completed.
16:47:17 INFO  : Successfully done query RDI_DATADIR 
16:47:17 INFO  : Registering command handlers for Vitis TCF services
16:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:32 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
16:47:32 INFO  : 'jtag frequency' command is executed.
16:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
16:47:36 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
16:47:37 INFO  : Context for processor 'microblaze_0' is selected.
16:47:38 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:47:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:47:39 INFO  : Context for processor 'microblaze_0' is selected.
16:47:39 INFO  : System reset is completed.
16:47:42 INFO  : 'after 3000' command is executed.
16:47:45 ERROR : no targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ". available targets: none
16:47:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
----------------End of Script----------------

16:47:45 ERROR : no targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ". available targets: none
16:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:19 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
16:49:19 INFO  : 'jtag frequency' command is executed.
16:49:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
16:49:20 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
16:49:21 INFO  : Context for processor 'microblaze_0' is selected.
16:49:21 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:49:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:49:21 INFO  : Context for processor 'microblaze_0' is selected.
16:49:21 INFO  : System reset is completed.
16:49:24 INFO  : 'after 3000' command is executed.
16:49:24 INFO  : Context for processor 'microblaze_0' is selected.
16:49:25 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

16:49:25 INFO  : Context for processor 'microblaze_0' is selected.
16:49:26 INFO  : 'con' command is executed.
16:49:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:49:26 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
16:49:42 INFO  : Disconnected from the channel tcfchan#1.
16:52:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
16:52:32 INFO  : XSCT server has started successfully.
16:52:32 INFO  : plnx-install-location is set to ''
16:52:32 INFO  : Successfully done setting XSCT server connection channel  
16:52:32 INFO  : Successfully done setting workspace for the tool. 
16:52:33 INFO  : Platform repository initialization has completed.
16:52:33 INFO  : Successfully done query RDI_DATADIR 
16:52:34 INFO  : Registering command handlers for Vitis TCF services
16:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319B3E6C4A' is selected.
16:52:52 INFO  : 'jtag frequency' command is executed.
16:52:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}' command is executed.
16:52:55 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
16:52:57 INFO  : Context for processor 'microblaze_0' is selected.
16:52:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:52:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:52:59 INFO  : Context for processor 'microblaze_0' is selected.
16:52:59 INFO  : System reset is completed.
16:53:02 INFO  : 'after 3000' command is executed.
16:53:02 INFO  : Context for processor 'microblaze_0' is selected.
16:53:03 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319B3E6C4A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319B3E6C4A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

16:53:03 INFO  : Context for processor 'microblaze_0' is selected.
16:53:04 INFO  : 'con' command is executed.
16:53:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:53:04 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
19:48:04 INFO  : Disconnected from the channel tcfchan#1.
16:45:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
16:45:54 INFO  : XSCT server has started successfully.
16:45:54 INFO  : plnx-install-location is set to ''
16:45:54 INFO  : Successfully done setting XSCT server connection channel  
16:45:54 INFO  : Successfully done setting workspace for the tool. 
16:45:56 INFO  : Platform repository initialization has completed.
16:45:56 INFO  : Successfully done query RDI_DATADIR 
16:45:56 INFO  : Registering command handlers for Vitis TCF services
16:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:08 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
16:46:08 INFO  : 'jtag frequency' command is executed.
16:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
16:46:12 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
16:46:12 INFO  : Context for processor 'microblaze_0' is selected.
16:46:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
16:46:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:46:14 INFO  : Context for processor 'microblaze_0' is selected.
16:46:14 INFO  : System reset is completed.
16:46:17 INFO  : 'after 3000' command is executed.
16:46:17 INFO  : Context for processor 'microblaze_0' is selected.
16:46:17 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
16:46:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

16:46:17 INFO  : Context for processor 'microblaze_0' is selected.
16:46:17 INFO  : 'con' command is executed.
16:46:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:46:17 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
18:45:34 INFO  : Disconnected from the channel tcfchan#1.
12:33:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
12:33:27 INFO  : Platform repository initialization has completed.
12:33:27 INFO  : Registering command handlers for Vitis TCF services
12:33:27 INFO  : XSCT server has started successfully.
12:33:28 INFO  : Successfully done setting XSCT server connection channel  
12:33:28 INFO  : plnx-install-location is set to ''
12:33:28 INFO  : Successfully done query RDI_DATADIR 
12:33:28 INFO  : Successfully done setting workspace for the tool. 
12:34:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:56 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
12:34:56 INFO  : 'jtag frequency' command is executed.
12:34:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
12:34:59 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
12:35:00 INFO  : Context for processor 'microblaze_0' is selected.
12:35:00 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:35:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:35:02 INFO  : Context for processor 'microblaze_0' is selected.
12:35:02 INFO  : System reset is completed.
12:35:05 INFO  : 'after 3000' command is executed.
12:35:06 INFO  : Context for processor 'microblaze_0' is selected.
12:35:06 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:35:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

12:35:07 INFO  : Context for processor 'microblaze_0' is selected.
12:35:07 INFO  : 'con' command is executed.
12:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:35:07 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
13:34:44 INFO  : Disconnected from the channel tcfchan#1.
13:45:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
13:45:07 INFO  : XSCT server has started successfully.
13:45:07 INFO  : plnx-install-location is set to ''
13:45:07 INFO  : Successfully done setting XSCT server connection channel  
13:45:07 INFO  : Successfully done setting workspace for the tool. 
13:45:08 INFO  : Platform repository initialization has completed.
13:45:08 INFO  : Successfully done query RDI_DATADIR 
13:45:08 INFO  : Registering command handlers for Vitis TCF services
13:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:50 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
13:45:50 INFO  : 'jtag frequency' command is executed.
13:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
13:45:54 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
13:45:55 INFO  : Context for processor 'microblaze_0' is selected.
13:45:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:45:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:45:57 INFO  : Context for processor 'microblaze_0' is selected.
13:45:57 INFO  : System reset is completed.
13:46:00 INFO  : 'after 3000' command is executed.
13:46:00 INFO  : Context for processor 'microblaze_0' is selected.
13:46:00 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

13:46:01 INFO  : Context for processor 'microblaze_0' is selected.
13:46:01 INFO  : 'con' command is executed.
13:46:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:46:01 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
13:47:37 INFO  : Disconnected from the channel tcfchan#1.
13:47:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:39 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
13:47:39 INFO  : 'jtag frequency' command is executed.
13:47:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
13:47:41 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
13:47:41 INFO  : Context for processor 'microblaze_0' is selected.
13:47:53 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:47:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:47:53 INFO  : Context for processor 'microblaze_0' is selected.
13:47:53 INFO  : System reset is completed.
13:47:56 INFO  : 'after 3000' command is executed.
13:47:56 INFO  : Context for processor 'microblaze_0' is selected.
13:47:57 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:47:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

13:47:57 INFO  : Context for processor 'microblaze_0' is selected.
13:47:57 INFO  : 'con' command is executed.
13:47:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:47:57 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
14:03:38 INFO  : Disconnected from the channel tcfchan#2.
14:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:03:48 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:58 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:03:58 INFO  : 'jtag frequency' command is executed.
14:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:03:59 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
14:04:00 INFO  : Context for processor 'microblaze_0' is selected.
14:04:11 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:04:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:04:11 INFO  : Context for processor 'microblaze_0' is selected.
14:04:11 INFO  : System reset is completed.
14:04:14 INFO  : 'after 3000' command is executed.
14:04:14 INFO  : Context for processor 'microblaze_0' is selected.
14:04:14 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:04:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

14:04:15 INFO  : Context for processor 'microblaze_0' is selected.
14:04:15 INFO  : 'con' command is executed.
14:04:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:04:15 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
21:48:13 INFO  : Disconnected from the channel tcfchan#3.
21:48:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:15 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
21:48:15 INFO  : 'jtag frequency' command is executed.
21:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
21:48:16 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
21:48:16 INFO  : Context for processor 'microblaze_0' is selected.
21:48:28 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:48:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:48:28 INFO  : Context for processor 'microblaze_0' is selected.
21:48:28 INFO  : System reset is completed.
21:48:31 INFO  : 'after 3000' command is executed.
21:48:31 INFO  : Context for processor 'microblaze_0' is selected.
21:48:32 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:48:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

21:48:32 INFO  : Context for processor 'microblaze_0' is selected.
21:48:32 INFO  : 'con' command is executed.
21:48:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:48:32 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
21:51:03 INFO  : Disconnected from the channel tcfchan#4.
21:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:05 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
21:51:05 INFO  : 'jtag frequency' command is executed.
21:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
21:51:07 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
21:51:07 INFO  : Context for processor 'microblaze_0' is selected.
21:51:18 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:51:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:51:18 INFO  : Context for processor 'microblaze_0' is selected.
21:51:18 INFO  : System reset is completed.
21:51:21 INFO  : 'after 3000' command is executed.
21:51:21 INFO  : Context for processor 'microblaze_0' is selected.
21:51:22 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

21:51:22 INFO  : Context for processor 'microblaze_0' is selected.
21:51:23 INFO  : 'con' command is executed.
21:51:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:51:23 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
22:28:12 INFO  : Disconnected from the channel tcfchan#5.
10:22:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
10:22:42 INFO  : Platform repository initialization has completed.
10:22:42 INFO  : Registering command handlers for Vitis TCF services
10:22:42 INFO  : XSCT server has started successfully.
10:22:42 INFO  : plnx-install-location is set to ''
10:22:42 INFO  : Successfully done setting XSCT server connection channel  
10:22:42 INFO  : Successfully done query RDI_DATADIR 
10:22:42 INFO  : Successfully done setting workspace for the tool. 
10:23:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:04 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
10:23:04 INFO  : 'jtag frequency' command is executed.
10:23:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
10:23:07 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
10:23:09 INFO  : Context for processor 'microblaze_0' is selected.
10:23:09 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:23:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:23:11 INFO  : Context for processor 'microblaze_0' is selected.
10:23:11 INFO  : System reset is completed.
10:23:14 INFO  : 'after 3000' command is executed.
10:23:14 INFO  : Context for processor 'microblaze_0' is selected.
10:23:14 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:23:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

10:23:15 INFO  : Context for processor 'microblaze_0' is selected.
10:23:15 INFO  : 'con' command is executed.
10:23:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:23:15 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
10:24:20 INFO  : Disconnected from the channel tcfchan#1.
10:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:21 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
10:24:21 INFO  : 'jtag frequency' command is executed.
10:24:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
10:24:23 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
10:24:23 INFO  : Context for processor 'microblaze_0' is selected.
10:24:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:24:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:24:33 INFO  : Context for processor 'microblaze_0' is selected.
10:24:33 INFO  : System reset is completed.
10:24:36 INFO  : 'after 3000' command is executed.
10:24:36 INFO  : Context for processor 'microblaze_0' is selected.
10:24:37 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:24:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

10:24:37 INFO  : Context for processor 'microblaze_0' is selected.
10:24:38 INFO  : 'con' command is executed.
10:24:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:24:38 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
10:29:29 INFO  : Disconnected from the channel tcfchan#2.
10:29:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:31 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
10:29:31 INFO  : 'jtag frequency' command is executed.
10:29:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
10:29:32 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
10:29:33 INFO  : Context for processor 'microblaze_0' is selected.
10:29:41 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:29:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:29:41 INFO  : Context for processor 'microblaze_0' is selected.
10:29:42 INFO  : System reset is completed.
10:29:45 INFO  : 'after 3000' command is executed.
10:29:45 INFO  : Context for processor 'microblaze_0' is selected.
10:29:45 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:29:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

10:29:46 INFO  : Context for processor 'microblaze_0' is selected.
10:29:46 INFO  : 'con' command is executed.
10:29:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:29:46 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
10:31:41 INFO  : Disconnected from the channel tcfchan#3.
10:31:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:31:51 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:58 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
10:31:58 INFO  : 'jtag frequency' command is executed.
10:31:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
10:32:00 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
10:32:00 INFO  : Context for processor 'microblaze_0' is selected.
10:32:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:32:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:32:13 INFO  : Context for processor 'microblaze_0' is selected.
10:32:13 INFO  : System reset is completed.
10:32:16 INFO  : 'after 3000' command is executed.
10:32:16 INFO  : Context for processor 'microblaze_0' is selected.
10:32:17 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:32:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

10:32:17 INFO  : Context for processor 'microblaze_0' is selected.
10:32:18 INFO  : 'con' command is executed.
10:32:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:32:18 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
10:41:31 INFO  : Disconnected from the channel tcfchan#4.
10:41:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:32 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
10:41:33 INFO  : 'jtag frequency' command is executed.
10:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
10:41:34 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
10:41:35 INFO  : Context for processor 'microblaze_0' is selected.
10:41:44 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:41:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:41:44 INFO  : Context for processor 'microblaze_0' is selected.
10:41:45 INFO  : System reset is completed.
10:41:48 INFO  : 'after 3000' command is executed.
10:41:48 INFO  : Context for processor 'microblaze_0' is selected.
10:41:48 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

10:41:49 INFO  : Context for processor 'microblaze_0' is selected.
10:41:49 INFO  : 'con' command is executed.
10:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:41:49 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
10:45:07 INFO  : Disconnected from the channel tcfchan#5.
10:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:08 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
10:45:08 INFO  : 'jtag frequency' command is executed.
10:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
10:45:10 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
10:45:10 INFO  : Context for processor 'microblaze_0' is selected.
10:45:19 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:45:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:45:19 INFO  : Context for processor 'microblaze_0' is selected.
10:45:19 INFO  : System reset is completed.
10:45:22 INFO  : 'after 3000' command is executed.
10:45:22 INFO  : Context for processor 'microblaze_0' is selected.
10:45:23 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:45:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

10:45:23 INFO  : Context for processor 'microblaze_0' is selected.
10:45:23 INFO  : 'con' command is executed.
10:45:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:45:23 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
10:51:15 INFO  : Disconnected from the channel tcfchan#6.
10:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:17 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
10:51:17 INFO  : 'jtag frequency' command is executed.
10:51:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
10:51:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
10:51:19 INFO  : Context for processor 'microblaze_0' is selected.
10:51:28 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:51:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:51:28 INFO  : Context for processor 'microblaze_0' is selected.
10:51:29 INFO  : System reset is completed.
10:51:32 INFO  : 'after 3000' command is executed.
10:51:32 INFO  : Context for processor 'microblaze_0' is selected.
10:51:32 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:51:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

10:51:33 INFO  : Context for processor 'microblaze_0' is selected.
10:51:33 INFO  : 'con' command is executed.
10:51:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:51:33 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
10:52:03 INFO  : Disconnected from the channel tcfchan#7.
10:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:04 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
10:52:04 INFO  : 'jtag frequency' command is executed.
10:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
10:52:06 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
10:52:06 INFO  : Context for processor 'microblaze_0' is selected.
10:52:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:52:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:52:16 INFO  : Context for processor 'microblaze_0' is selected.
10:52:16 INFO  : System reset is completed.
10:52:19 INFO  : 'after 3000' command is executed.
10:52:19 INFO  : Context for processor 'microblaze_0' is selected.
10:52:20 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:52:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

10:52:20 INFO  : Context for processor 'microblaze_0' is selected.
10:52:20 INFO  : 'con' command is executed.
10:52:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:52:20 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
10:56:32 INFO  : Disconnected from the channel tcfchan#8.
10:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:56:43 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:48 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
10:56:48 INFO  : 'jtag frequency' command is executed.
10:56:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
10:56:50 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
10:56:50 INFO  : Context for processor 'microblaze_0' is selected.
10:56:58 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:56:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:56:58 INFO  : Context for processor 'microblaze_0' is selected.
10:56:59 INFO  : System reset is completed.
10:57:02 INFO  : 'after 3000' command is executed.
10:57:02 INFO  : Context for processor 'microblaze_0' is selected.
10:57:02 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

10:57:03 INFO  : Context for processor 'microblaze_0' is selected.
10:57:03 INFO  : 'con' command is executed.
10:57:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:57:03 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
11:03:01 INFO  : Disconnected from the channel tcfchan#9.
11:03:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:03:12 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:31 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
11:03:31 INFO  : 'jtag frequency' command is executed.
11:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
11:03:33 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
11:03:33 INFO  : Context for processor 'microblaze_0' is selected.
11:03:43 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
11:03:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:03:43 INFO  : Context for processor 'microblaze_0' is selected.
11:03:43 INFO  : System reset is completed.
11:03:46 INFO  : 'after 3000' command is executed.
11:03:46 INFO  : Context for processor 'microblaze_0' is selected.
11:03:47 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
11:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

11:03:47 INFO  : Context for processor 'microblaze_0' is selected.
11:03:47 INFO  : 'con' command is executed.
11:03:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:03:47 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
11:05:14 INFO  : Disconnected from the channel tcfchan#10.
11:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:16 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
11:05:16 INFO  : 'jtag frequency' command is executed.
11:05:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
11:05:18 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
11:05:18 INFO  : Context for processor 'microblaze_0' is selected.
11:05:27 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
11:05:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:05:27 INFO  : Context for processor 'microblaze_0' is selected.
11:05:27 INFO  : System reset is completed.
11:05:30 INFO  : 'after 3000' command is executed.
11:05:30 INFO  : Context for processor 'microblaze_0' is selected.
11:05:31 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
11:05:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

11:05:31 INFO  : Context for processor 'microblaze_0' is selected.
11:05:32 INFO  : 'con' command is executed.
11:05:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:05:32 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
12:15:35 INFO  : Disconnected from the channel tcfchan#11.
12:15:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:37 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
12:15:37 INFO  : 'jtag frequency' command is executed.
12:15:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
12:15:39 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
12:15:39 INFO  : Context for processor 'microblaze_0' is selected.
12:15:49 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:15:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:15:49 INFO  : Context for processor 'microblaze_0' is selected.
12:15:49 INFO  : System reset is completed.
12:15:52 INFO  : 'after 3000' command is executed.
12:15:52 INFO  : Context for processor 'microblaze_0' is selected.
12:15:53 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:15:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

12:15:53 INFO  : Context for processor 'microblaze_0' is selected.
12:15:53 INFO  : 'con' command is executed.
12:15:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:15:53 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
13:30:53 INFO  : Disconnected from the channel tcfchan#12.
13:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:56 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:30:56 INFO  : 'jtag frequency' command is executed.
13:30:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:30:58 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
13:30:58 INFO  : Context for processor 'microblaze_0' is selected.
13:31:11 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:31:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:31:11 INFO  : Context for processor 'microblaze_0' is selected.
13:31:11 INFO  : System reset is completed.
13:31:14 INFO  : 'after 3000' command is executed.
13:31:14 INFO  : Context for processor 'microblaze_0' is selected.
13:31:14 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:31:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

13:31:15 INFO  : Context for processor 'microblaze_0' is selected.
13:31:15 INFO  : 'con' command is executed.
13:31:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:31:15 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
13:32:23 INFO  : Disconnected from the channel tcfchan#13.
13:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:32:34 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:38 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
13:32:38 INFO  : 'jtag frequency' command is executed.
13:32:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
13:32:39 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
13:32:40 INFO  : Context for processor 'microblaze_0' is selected.
13:32:52 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:32:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:32:52 INFO  : Context for processor 'microblaze_0' is selected.
13:32:52 INFO  : System reset is completed.
13:32:55 INFO  : 'after 3000' command is executed.
13:32:55 INFO  : Context for processor 'microblaze_0' is selected.
13:32:56 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:32:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

13:32:56 INFO  : Context for processor 'microblaze_0' is selected.
13:32:56 INFO  : 'con' command is executed.
13:32:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:32:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
14:15:44 INFO  : Disconnected from the channel tcfchan#14.
14:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:15:55 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:04 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:16:04 INFO  : 'jtag frequency' command is executed.
14:16:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:16:06 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
14:16:06 INFO  : Context for processor 'microblaze_0' is selected.
14:16:25 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:16:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:16:25 INFO  : Context for processor 'microblaze_0' is selected.
14:16:25 INFO  : System reset is completed.
14:16:28 INFO  : 'after 3000' command is executed.
14:16:28 INFO  : Context for processor 'microblaze_0' is selected.
14:16:29 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:16:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

14:16:29 INFO  : Context for processor 'microblaze_0' is selected.
14:16:29 INFO  : 'con' command is executed.
14:16:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:16:29 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
14:17:14 INFO  : Disconnected from the channel tcfchan#15.
14:17:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:17:24 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:45 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:17:45 INFO  : 'jtag frequency' command is executed.
14:17:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:17:47 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
14:17:47 INFO  : Context for processor 'microblaze_0' is selected.
14:18:01 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:18:01 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:18:01 INFO  : Context for processor 'microblaze_0' is selected.
14:18:01 INFO  : System reset is completed.
14:18:04 INFO  : 'after 3000' command is executed.
14:18:04 INFO  : Context for processor 'microblaze_0' is selected.
14:18:04 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:18:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

14:18:05 INFO  : Context for processor 'microblaze_0' is selected.
14:18:05 INFO  : 'con' command is executed.
14:18:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:18:05 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
14:31:26 INFO  : Disconnected from the channel tcfchan#16.
14:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:28 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:31:28 INFO  : 'jtag frequency' command is executed.
14:31:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:31:30 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
14:31:30 INFO  : Context for processor 'microblaze_0' is selected.
14:31:41 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:31:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:31:41 INFO  : Context for processor 'microblaze_0' is selected.
14:31:42 INFO  : System reset is completed.
14:31:45 INFO  : 'after 3000' command is executed.
14:31:45 INFO  : Context for processor 'microblaze_0' is selected.
14:31:45 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

14:31:45 INFO  : Context for processor 'microblaze_0' is selected.
14:31:46 INFO  : 'con' command is executed.
14:31:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:31:46 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
14:32:06 INFO  : Disconnected from the channel tcfchan#17.
14:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:08 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:32:08 ERROR : port closed
14:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:32:08 ERROR : port closed
14:32:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:13 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:32:13 INFO  : 'jtag frequency' command is executed.
14:32:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:32:14 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
14:32:15 INFO  : Context for processor 'microblaze_0' is selected.
14:32:26 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:32:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:32:26 INFO  : Context for processor 'microblaze_0' is selected.
14:32:26 INFO  : System reset is completed.
14:32:29 INFO  : 'after 3000' command is executed.
14:32:30 INFO  : Context for processor 'microblaze_0' is selected.
14:32:30 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:32:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

14:32:31 INFO  : Context for processor 'microblaze_0' is selected.
14:32:31 INFO  : 'con' command is executed.
14:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:32:31 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
14:42:22 INFO  : Disconnected from the channel tcfchan#18.
14:42:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:24 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:42:24 INFO  : 'jtag frequency' command is executed.
14:42:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:42:26 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
14:42:26 INFO  : Context for processor 'microblaze_0' is selected.
14:42:38 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:42:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:42:39 INFO  : Context for processor 'microblaze_0' is selected.
14:42:39 INFO  : System reset is completed.
14:42:42 INFO  : 'after 3000' command is executed.
14:42:42 INFO  : Context for processor 'microblaze_0' is selected.
14:42:42 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:42:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

14:42:43 INFO  : Context for processor 'microblaze_0' is selected.
14:42:43 INFO  : 'con' command is executed.
14:42:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:42:43 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
14:43:24 INFO  : Disconnected from the channel tcfchan#19.
14:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:43:34 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:43:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:37 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
14:43:37 INFO  : 'jtag frequency' command is executed.
14:43:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
14:43:39 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
14:43:40 INFO  : Context for processor 'microblaze_0' is selected.
14:43:53 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:43:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:43:53 INFO  : Context for processor 'microblaze_0' is selected.
14:43:53 INFO  : System reset is completed.
14:43:56 INFO  : 'after 3000' command is executed.
14:43:56 INFO  : Context for processor 'microblaze_0' is selected.
14:43:57 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:43:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

14:43:57 INFO  : Context for processor 'microblaze_0' is selected.
14:43:58 INFO  : 'con' command is executed.
14:43:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:43:58 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
14:47:57 INFO  : Disconnected from the channel tcfchan#20.
14:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:48:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:11 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:48:11 INFO  : 'jtag frequency' command is executed.
14:48:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:48:13 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
14:48:14 INFO  : Context for processor 'microblaze_0' is selected.
14:48:27 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:48:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:48:27 INFO  : Context for processor 'microblaze_0' is selected.
14:48:27 INFO  : System reset is completed.
14:48:30 INFO  : 'after 3000' command is executed.
14:48:30 INFO  : Context for processor 'microblaze_0' is selected.
14:48:30 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:48:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

14:48:30 INFO  : Context for processor 'microblaze_0' is selected.
14:48:31 INFO  : 'con' command is executed.
14:48:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:48:31 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
14:49:22 INFO  : Disconnected from the channel tcfchan#21.
14:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:49:32 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:49:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:42 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:49:42 INFO  : 'jtag frequency' command is executed.
14:49:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:49:44 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
14:49:44 INFO  : Context for processor 'microblaze_0' is selected.
14:49:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:49:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:49:56 INFO  : Context for processor 'microblaze_0' is selected.
14:49:56 INFO  : System reset is completed.
14:49:59 INFO  : 'after 3000' command is executed.
14:49:59 INFO  : Context for processor 'microblaze_0' is selected.
14:50:00 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:50:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

14:50:00 INFO  : Context for processor 'microblaze_0' is selected.
14:50:01 INFO  : 'con' command is executed.
14:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:50:01 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
15:20:04 INFO  : Disconnected from the channel tcfchan#22.
15:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:20:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:17 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:20:17 INFO  : 'jtag frequency' command is executed.
15:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:20:19 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
15:20:19 INFO  : Context for processor 'microblaze_0' is selected.
15:20:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:20:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:20:32 INFO  : Context for processor 'microblaze_0' is selected.
15:20:32 INFO  : System reset is completed.
15:20:35 INFO  : 'after 3000' command is executed.
15:20:35 INFO  : Context for processor 'microblaze_0' is selected.
15:20:36 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:20:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

15:20:36 INFO  : Context for processor 'microblaze_0' is selected.
15:20:37 INFO  : 'con' command is executed.
15:20:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:20:37 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
15:20:59 INFO  : Disconnected from the channel tcfchan#23.
15:21:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:21:10 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:21:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:12 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AB51BDA' is selected.
15:21:12 INFO  : 'jtag frequency' command is executed.
15:21:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}' command is executed.
15:21:14 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
15:21:14 INFO  : Context for processor 'microblaze_0' is selected.
15:21:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
15:21:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:21:30 INFO  : Context for processor 'microblaze_0' is selected.
15:21:30 INFO  : System reset is completed.
15:21:33 INFO  : 'after 3000' command is executed.
15:21:34 INFO  : Context for processor 'microblaze_0' is selected.
15:21:34 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
15:21:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AB51BDA" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AB51BDA-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

15:21:34 INFO  : Context for processor 'microblaze_0' is selected.
15:21:35 INFO  : 'con' command is executed.
15:21:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:21:35 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
17:24:28 INFO  : Disconnected from the channel tcfchan#24.
14:45:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
14:45:54 INFO  : XSCT server has started successfully.
14:45:54 INFO  : Successfully done setting XSCT server connection channel  
14:45:54 INFO  : plnx-install-location is set to ''
14:45:54 INFO  : Successfully done setting workspace for the tool. 
14:45:54 INFO  : Platform repository initialization has completed.
14:45:54 INFO  : Successfully done query RDI_DATADIR 
14:45:55 INFO  : Registering command handlers for Vitis TCF services
14:46:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:12 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:46:12 INFO  : 'jtag frequency' command is executed.
14:46:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:46:16 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
14:46:17 INFO  : Context for processor 'microblaze_0' is selected.
14:46:17 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:46:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:46:19 INFO  : Context for processor 'microblaze_0' is selected.
14:46:19 INFO  : System reset is completed.
14:46:22 INFO  : 'after 3000' command is executed.
14:46:22 INFO  : Context for processor 'microblaze_0' is selected.
14:46:23 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:46:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

14:46:23 INFO  : Context for processor 'microblaze_0' is selected.
14:46:23 INFO  : 'con' command is executed.
14:46:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:46:23 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
16:50:46 INFO  : Disconnected from the channel tcfchan#1.
19:48:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
19:48:05 INFO  : XSCT server has started successfully.
19:48:05 INFO  : Successfully done setting XSCT server connection channel  
19:48:05 INFO  : plnx-install-location is set to ''
19:48:05 INFO  : Successfully done setting workspace for the tool. 
19:48:06 INFO  : Platform repository initialization has completed.
19:48:06 INFO  : Successfully done query RDI_DATADIR 
19:48:06 INFO  : Registering command handlers for Vitis TCF services
19:48:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:24 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
19:48:24 INFO  : 'jtag frequency' command is executed.
19:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
19:48:28 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
19:48:29 INFO  : Context for processor 'microblaze_0' is selected.
19:48:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
19:48:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:48:31 INFO  : Context for processor 'microblaze_0' is selected.
19:48:31 INFO  : System reset is completed.
19:48:34 INFO  : 'after 3000' command is executed.
19:48:34 INFO  : Context for processor 'microblaze_0' is selected.
19:48:34 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
19:48:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

19:48:35 INFO  : Context for processor 'microblaze_0' is selected.
19:48:35 INFO  : 'con' command is executed.
19:48:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:48:35 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
22:24:34 INFO  : Disconnected from the channel tcfchan#1.
13:13:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
13:13:30 INFO  : XSCT server has started successfully.
13:13:30 INFO  : plnx-install-location is set to ''
13:13:30 INFO  : Successfully done setting XSCT server connection channel  
13:13:30 INFO  : Successfully done setting workspace for the tool. 
13:13:30 INFO  : Platform repository initialization has completed.
13:13:30 INFO  : Successfully done query RDI_DATADIR 
13:13:31 INFO  : Registering command handlers for Vitis TCF services
13:14:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:06 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
13:14:06 INFO  : 'jtag frequency' command is executed.
13:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
13:14:10 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
13:14:11 INFO  : Context for processor 'microblaze_0' is selected.
13:14:11 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:14:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:14:12 INFO  : Context for processor 'microblaze_0' is selected.
13:14:12 INFO  : System reset is completed.
13:14:15 INFO  : 'after 3000' command is executed.
13:14:15 INFO  : Context for processor 'microblaze_0' is selected.
13:14:15 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:14:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

13:14:16 INFO  : Context for processor 'microblaze_0' is selected.
13:14:16 INFO  : 'con' command is executed.
13:14:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:14:16 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
13:17:04 INFO  : Disconnected from the channel tcfchan#1.
13:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:07 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
13:17:07 INFO  : 'jtag frequency' command is executed.
13:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
13:17:11 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
13:17:12 INFO  : Context for processor 'microblaze_0' is selected.
13:17:21 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:17:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:17:21 INFO  : Context for processor 'microblaze_0' is selected.
13:17:21 INFO  : System reset is completed.
13:17:24 INFO  : 'after 3000' command is executed.
13:17:24 INFO  : Context for processor 'microblaze_0' is selected.
13:17:25 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

13:17:25 INFO  : Context for processor 'microblaze_0' is selected.
13:17:26 INFO  : 'con' command is executed.
13:17:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:17:26 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
15:46:40 INFO  : Disconnected from the channel tcfchan#2.
13:23:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
13:24:00 INFO  : XSCT server has started successfully.
13:24:00 INFO  : plnx-install-location is set to ''
13:24:00 INFO  : Successfully done setting XSCT server connection channel  
13:24:00 INFO  : Successfully done setting workspace for the tool. 
13:24:02 INFO  : Platform repository initialization has completed.
13:24:02 INFO  : Successfully done query RDI_DATADIR 
13:24:02 INFO  : Registering command handlers for Vitis TCF services
13:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:18 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
13:24:18 INFO  : 'jtag frequency' command is executed.
13:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
13:24:22 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
13:24:23 INFO  : Context for processor 'microblaze_0' is selected.
13:24:23 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:24:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:24:25 INFO  : Context for processor 'microblaze_0' is selected.
13:24:25 INFO  : System reset is completed.
13:24:28 INFO  : 'after 3000' command is executed.
13:24:28 INFO  : Context for processor 'microblaze_0' is selected.
13:24:29 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

13:24:29 INFO  : Context for processor 'microblaze_0' is selected.
13:24:29 INFO  : 'con' command is executed.
13:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:24:29 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
13:25:24 INFO  : Disconnected from the channel tcfchan#1.
13:25:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:25:34 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:53 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
13:25:53 INFO  : 'jtag frequency' command is executed.
13:25:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
13:25:55 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
13:25:55 INFO  : Context for processor 'microblaze_0' is selected.
13:26:05 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:26:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:26:08 ERROR : no targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ". available targets: none
13:26:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
----------------End of Script----------------

13:26:08 ERROR : no targets found with "name =~ "*microblaze*#0" && bscan=="USER2" ". available targets: none
13:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:52 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
13:26:52 INFO  : 'jtag frequency' command is executed.
13:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
13:26:54 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
13:26:54 INFO  : Context for processor 'microblaze_0' is selected.
13:26:55 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
13:26:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:26:55 INFO  : Context for processor 'microblaze_0' is selected.
13:26:55 INFO  : System reset is completed.
13:26:58 INFO  : 'after 3000' command is executed.
13:26:58 INFO  : Context for processor 'microblaze_0' is selected.
13:26:58 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
13:26:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

13:26:59 INFO  : Context for processor 'microblaze_0' is selected.
13:26:59 INFO  : 'con' command is executed.
13:26:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:26:59 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
14:35:08 INFO  : Disconnected from the channel tcfchan#2.
14:40:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
14:40:46 INFO  : XSCT server has started successfully.
14:40:46 INFO  : plnx-install-location is set to ''
14:40:46 INFO  : Successfully done setting XSCT server connection channel  
14:40:46 INFO  : Successfully done setting workspace for the tool. 
14:40:48 INFO  : Platform repository initialization has completed.
14:40:48 INFO  : Successfully done query RDI_DATADIR 
14:40:48 INFO  : Registering command handlers for Vitis TCF services
14:41:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:04 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:41:04 INFO  : 'jtag frequency' command is executed.
14:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:41:08 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
14:41:09 INFO  : Context for processor 'microblaze_0' is selected.
14:41:09 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:41:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:41:11 INFO  : Context for processor 'microblaze_0' is selected.
14:41:11 INFO  : System reset is completed.
14:41:14 INFO  : 'after 3000' command is executed.
14:41:14 INFO  : Context for processor 'microblaze_0' is selected.
14:41:15 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:41:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

14:41:15 INFO  : Context for processor 'microblaze_0' is selected.
14:41:15 INFO  : 'con' command is executed.
14:41:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:41:15 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
14:41:39 INFO  : Disconnected from the channel tcfchan#1.
14:41:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:41 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
14:41:41 INFO  : 'jtag frequency' command is executed.
14:41:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
14:41:43 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
14:41:43 INFO  : Context for processor 'microblaze_0' is selected.
14:41:52 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
14:41:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:41:52 INFO  : Context for processor 'microblaze_0' is selected.
14:41:52 INFO  : System reset is completed.
14:41:55 INFO  : 'after 3000' command is executed.
14:41:55 INFO  : Context for processor 'microblaze_0' is selected.
14:41:56 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
14:41:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

14:41:57 INFO  : Context for processor 'microblaze_0' is selected.
14:41:57 INFO  : 'con' command is executed.
14:41:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:41:57 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
15:38:46 INFO  : Disconnected from the channel tcfchan#2.
21:51:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
21:51:33 INFO  : XSCT server has started successfully.
21:51:33 INFO  : plnx-install-location is set to ''
21:51:33 INFO  : Successfully done setting XSCT server connection channel  
21:51:33 INFO  : Successfully done setting workspace for the tool. 
21:51:34 INFO  : Platform repository initialization has completed.
21:51:34 INFO  : Successfully done query RDI_DATADIR 
21:51:35 INFO  : Registering command handlers for Vitis TCF services
21:52:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:11 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
21:52:11 INFO  : 'jtag frequency' command is executed.
21:52:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
21:52:15 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
21:52:16 INFO  : Context for processor 'microblaze_0' is selected.
21:52:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:52:16 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:52:17 INFO  : Context for processor 'microblaze_0' is selected.
21:52:17 INFO  : System reset is completed.
21:52:20 INFO  : 'after 3000' command is executed.
21:52:20 INFO  : Context for processor 'microblaze_0' is selected.
21:52:20 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:52:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

21:52:21 INFO  : Context for processor 'microblaze_0' is selected.
21:52:21 INFO  : 'con' command is executed.
21:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:52:21 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
21:53:08 INFO  : Disconnected from the channel tcfchan#1.
21:53:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:53:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:21 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
21:53:22 INFO  : 'jtag frequency' command is executed.
21:53:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
21:53:23 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
21:53:23 INFO  : Context for processor 'microblaze_0' is selected.
21:53:36 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
21:53:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:53:36 INFO  : Context for processor 'microblaze_0' is selected.
21:53:36 INFO  : System reset is completed.
21:53:39 INFO  : 'after 3000' command is executed.
21:53:39 INFO  : Context for processor 'microblaze_0' is selected.
21:53:39 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
21:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

21:53:40 INFO  : Context for processor 'microblaze_0' is selected.
21:53:40 INFO  : 'con' command is executed.
21:53:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

21:53:40 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
22:24:40 INFO  : Disconnected from the channel tcfchan#2.
18:52:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
18:52:10 INFO  : XSCT server has started successfully.
18:52:10 INFO  : plnx-install-location is set to ''
18:52:10 INFO  : Successfully done setting XSCT server connection channel  
18:52:10 INFO  : Successfully done setting workspace for the tool. 
18:52:11 INFO  : Platform repository initialization has completed.
18:52:11 INFO  : Registering command handlers for Vitis TCF services
18:52:12 INFO  : Successfully done query RDI_DATADIR 
18:53:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:12 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
18:53:12 INFO  : 'jtag frequency' command is executed.
18:53:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
18:53:16 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
18:53:17 INFO  : Context for processor 'microblaze_0' is selected.
18:53:17 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
18:53:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:53:19 INFO  : Context for processor 'microblaze_0' is selected.
18:53:19 INFO  : System reset is completed.
18:53:22 INFO  : 'after 3000' command is executed.
18:53:22 INFO  : Context for processor 'microblaze_0' is selected.
18:53:22 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
18:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

18:53:23 INFO  : Context for processor 'microblaze_0' is selected.
18:53:24 INFO  : 'con' command is executed.
18:53:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:53:24 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
22:31:17 INFO  : Disconnected from the channel tcfchan#1.
10:35:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
10:35:46 INFO  : XSCT server has started successfully.
10:35:46 INFO  : plnx-install-location is set to ''
10:35:46 INFO  : Successfully done setting XSCT server connection channel  
10:35:46 INFO  : Successfully done setting workspace for the tool. 
10:35:47 INFO  : Platform repository initialization has completed.
10:35:47 INFO  : Registering command handlers for Vitis TCF services
10:35:47 INFO  : Successfully done query RDI_DATADIR 
10:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:09 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
10:36:09 INFO  : 'jtag frequency' command is executed.
10:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
10:36:13 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
10:36:14 INFO  : Context for processor 'microblaze_0' is selected.
10:36:14 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:36:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:36:16 INFO  : Context for processor 'microblaze_0' is selected.
10:36:16 INFO  : System reset is completed.
10:36:19 INFO  : 'after 3000' command is executed.
10:36:19 INFO  : Context for processor 'microblaze_0' is selected.
10:36:19 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

10:36:20 INFO  : Context for processor 'microblaze_0' is selected.
10:36:20 INFO  : 'con' command is executed.
10:36:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:36:20 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
10:43:33 INFO  : Disconnected from the channel tcfchan#1.
10:47:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
10:47:17 INFO  : XSCT server has started successfully.
10:47:17 INFO  : Successfully done setting XSCT server connection channel  
10:47:17 INFO  : plnx-install-location is set to ''
10:47:17 INFO  : Successfully done setting workspace for the tool. 
10:47:18 INFO  : Platform repository initialization has completed.
10:47:18 INFO  : Successfully done query RDI_DATADIR 
10:47:18 INFO  : Registering command handlers for Vitis TCF services
10:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:45 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
10:47:45 INFO  : 'jtag frequency' command is executed.
10:47:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
10:47:49 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
10:47:50 INFO  : Context for processor 'microblaze_0' is selected.
10:47:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
10:47:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
10:47:51 INFO  : Context for processor 'microblaze_0' is selected.
10:47:51 INFO  : System reset is completed.
10:47:54 INFO  : 'after 3000' command is executed.
10:47:55 INFO  : Context for processor 'microblaze_0' is selected.
10:47:55 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
10:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

10:47:56 INFO  : Context for processor 'microblaze_0' is selected.
10:47:56 INFO  : 'con' command is executed.
10:47:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

10:47:56 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
12:04:03 INFO  : Disconnected from the channel tcfchan#1.
12:10:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\temp_xsdb_launch_script.tcl
12:10:09 INFO  : XSCT server has started successfully.
12:10:10 INFO  : Platform repository initialization has completed.
12:10:10 INFO  : Registering command handlers for Vitis TCF services
12:10:10 INFO  : Successfully done setting XSCT server connection channel  
12:10:10 INFO  : Successfully done query RDI_DATADIR 
12:10:10 INFO  : plnx-install-location is set to ''
12:10:10 INFO  : Successfully done setting workspace for the tool. 
12:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:30 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
12:10:30 INFO  : 'jtag frequency' command is executed.
12:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
12:10:33 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
12:10:35 INFO  : Context for processor 'microblaze_0' is selected.
12:10:35 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:10:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:10:36 INFO  : Context for processor 'microblaze_0' is selected.
12:10:36 INFO  : System reset is completed.
12:10:39 INFO  : 'after 3000' command is executed.
12:10:40 INFO  : Context for processor 'microblaze_0' is selected.
12:10:40 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:10:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

12:10:41 INFO  : Context for processor 'microblaze_0' is selected.
12:10:41 INFO  : 'con' command is executed.
12:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:10:41 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
12:11:03 INFO  : Disconnected from the channel tcfchan#1.
12:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:11:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:11:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:46 INFO  : Jtag cable 'Digilent Arty 210319A2CB69A' is selected.
12:11:46 INFO  : 'jtag frequency' command is executed.
12:11:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}' command is executed.
12:11:48 INFO  : Device configured successfully with "E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit"
12:11:48 INFO  : Context for processor 'microblaze_0' is selected.
12:11:58 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa'.
12:11:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:11:58 INFO  : Context for processor 'microblaze_0' is selected.
12:11:58 INFO  : System reset is completed.
12:12:01 INFO  : 'after 3000' command is executed.
12:12:01 INFO  : Context for processor 'microblaze_0' is selected.
12:12:02 INFO  : The application 'E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf' is downloaded to processor 'microblaze_0'.
12:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319A2CB69A" && level==0 && jtag_device_ctx=="jsn-Arty-210319A2CB69A-0362d093-0"}
fpga -file E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/_ide/bitstream/logicanalyze.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/export/logicanalyze/hw/logicanalyze.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/test/Debug/test.elf
----------------End of Script----------------

12:12:02 INFO  : Context for processor 'microblaze_0' is selected.
12:12:03 INFO  : 'con' command is executed.
12:12:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:12:03 INFO  : Launch script is exported to file 'E:\Xilinx\vitis_talia\MFSK\test_miguel_bye\test_system\_ide\scripts\debugger_test-default.tcl'
13:54:29 INFO  : Disconnected from the channel tcfchan#2.
