,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/DMC_32x16HC,DMC_32x16HC,DMC_32x16HC,Flow_completed,0h7m52s,0h3m33s,87408.33333333334,0.24,43704.16666666667,79,1296.53,10489,0,0,0,0,0,0,0,5,0,-1,-1,403431,82884,-2.01,-2.01,-2.01,-3.64,-3.06,-41.83,-41.83,-41.83,-41.83,-43.7,166881784,0.0,57.88,45.58,7.62,2.83,-1,6000,6204,1089,1293,0,0,0,10489,0,0,0,0,14,15,0,0,31,1,4,424,3103,0,3527,110.37527593818984,9.06,6,AREA 0,5,50,1,153.6,153.18,0.78,0.25,sky130_fd_sc_hd,0,4
