
hello_bme280.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d7fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007ac  0800d990  0800d990  0001d990  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e13c  0800e13c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e13c  0800e13c  0001e13c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e144  0800e144  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e144  0800e144  0001e144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e148  0800e148  0001e148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800e14c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b18  200001e4  0800e330  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001cfc  0800e330  00021cfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026663  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000044af  00000000  00000000  00046877  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d28  00000000  00000000  0004ad28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b90  00000000  00000000  0004ca50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a56d  00000000  00000000  0004e5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f611  00000000  00000000  00078b4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001038bd  00000000  00000000  0009815e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0019ba1b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000924c  00000000  00000000  0019ba70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d974 	.word	0x0800d974

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800d974 	.word	0x0800d974

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <BME280_SPI_vInit>:

/* SPI */
void BME280_SPI_vInit(BME280Handle_t *pxBME280,
		SPI_HandleTypeDef *pxSPIHandle,
		GPIO_TypeDef *pxSPICSGPIO, uint16_t uSPICSGPIOPIN)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
 8000ff8:	807b      	strh	r3, [r7, #2]
	pxBME280->pxI2CHandle = NULL;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
	pxBME280->uI2CSlaveAddress = 0;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	2200      	movs	r2, #0
 8001004:	711a      	strb	r2, [r3, #4]

	pxBME280->pxSPIHandle = pxSPIHandle;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	68ba      	ldr	r2, [r7, #8]
 800100a:	609a      	str	r2, [r3, #8]
	pxBME280->pxSPICSGPIO = pxSPICSGPIO;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	687a      	ldr	r2, [r7, #4]
 8001010:	60da      	str	r2, [r3, #12]
	pxBME280->uSPICSGPIOPIN = uSPICSGPIOPIN;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	887a      	ldrh	r2, [r7, #2]
 8001016:	821a      	strh	r2, [r3, #16]

	pxBME280->xMeasureRegData = xDefaultMeasureRegData;
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	333c      	adds	r3, #60	; 0x3c
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
	pxBME280->xMeasureRawData = xDefaultMeasureRawData;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	3344      	adds	r3, #68	; 0x44
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	605a      	str	r2, [r3, #4]
 800102c:	609a      	str	r2, [r3, #8]

	BME280_SPI_vReadCalibrationData(pxBME280);
 800102e:	68f8      	ldr	r0, [r7, #12]
 8001030:	f000 f86a 	bl	8001108 <BME280_SPI_vReadCalibrationData>
}
 8001034:	bf00      	nop
 8001036:	3710      	adds	r7, #16
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <BME280_SPI_vSetMode>:


HAL_StatusTypeDef BME280_SPI_vSetMode(BME280Handle_t *pxBME280)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
	if (pxBME280->pxSPIHandle->Init.CLKPolarity == BME280_SPI_CPOL && pxBME280->pxSPIHandle->Init.CLKPhase == BME280_SPI_CPHA) return HAL_OK;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	691b      	ldr	r3, [r3, #16]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d106      	bne.n	800105c <BME280_SPI_vSetMode+0x20>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	695b      	ldr	r3, [r3, #20]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d101      	bne.n	800105c <BME280_SPI_vSetMode+0x20>
 8001058:	2300      	movs	r3, #0
 800105a:	e01c      	b.n	8001096 <BME280_SPI_vSetMode+0x5a>

	/* Reinit SPI with proper spi mode for the peripheral */
	if (HAL_SPI_DeInit(pxBME280->pxSPIHandle) != HAL_OK) return HAL_ERROR;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	689b      	ldr	r3, [r3, #8]
 8001060:	4618      	mov	r0, r3
 8001062:	f003 fbd8 	bl	8004816 <HAL_SPI_DeInit>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <BME280_SPI_vSetMode+0x34>
 800106c:	2301      	movs	r3, #1
 800106e:	e012      	b.n	8001096 <BME280_SPI_vSetMode+0x5a>
	pxBME280->pxSPIHandle->Init.CLKPolarity = BME280_SPI_CPOL;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	2200      	movs	r2, #0
 8001076:	611a      	str	r2, [r3, #16]
	pxBME280->pxSPIHandle->Init.CLKPhase = BME280_SPI_CPHA;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	2200      	movs	r2, #0
 800107e:	615a      	str	r2, [r3, #20]
	if (HAL_SPI_Init(pxBME280->pxSPIHandle) != HAL_OK) return HAL_ERROR;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	4618      	mov	r0, r3
 8001086:	f003 fb23 	bl	80046d0 <HAL_SPI_Init>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <BME280_SPI_vSetMode+0x58>
 8001090:	2301      	movs	r3, #1
 8001092:	e000      	b.n	8001096 <BME280_SPI_vSetMode+0x5a>

	return HAL_OK;
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <BME280_SPI_vReadChipID>:


void BME280_SPI_vReadChipID(BME280Handle_t *pxBME280)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	static const uint8_t ucReadChipIDReg = BME280_SPI_READ | (BME280_CHIP_ADDRESS & 0x7F);
  uint8_t ucChipID;

  BME280_SPI_vSetMode(pxBME280);
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff ffc7 	bl	800103c <BME280_SPI_vSetMode>
	HAL_GPIO_WritePin(pxBME280->pxSPICSGPIO, pxBME280->uSPICSGPIOPIN, GPIO_PIN_RESET);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	68d8      	ldr	r0, [r3, #12]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	8a1b      	ldrh	r3, [r3, #16]
 80010b6:	2200      	movs	r2, #0
 80010b8:	4619      	mov	r1, r3
 80010ba:	f001 f8f5 	bl	80022a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(pxBME280->pxSPIHandle, &ucReadChipIDReg, sizeof(ucReadChipIDReg), 50);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6898      	ldr	r0, [r3, #8]
 80010c2:	2332      	movs	r3, #50	; 0x32
 80010c4:	2201      	movs	r2, #1
 80010c6:	490e      	ldr	r1, [pc, #56]	; (8001100 <BME280_SPI_vReadChipID+0x60>)
 80010c8:	f003 fbcd 	bl	8004866 <HAL_SPI_Transmit>
	HAL_SPI_Receive(pxBME280->pxSPIHandle, &ucChipID, sizeof(ucChipID), 50);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6898      	ldr	r0, [r3, #8]
 80010d0:	f107 010f 	add.w	r1, r7, #15
 80010d4:	2332      	movs	r3, #50	; 0x32
 80010d6:	2201      	movs	r2, #1
 80010d8:	f003 fd33 	bl	8004b42 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(pxBME280->pxSPICSGPIO, pxBME280->uSPICSGPIOPIN, GPIO_PIN_SET);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	68d8      	ldr	r0, [r3, #12]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	8a1b      	ldrh	r3, [r3, #16]
 80010e4:	2201      	movs	r2, #1
 80010e6:	4619      	mov	r1, r3
 80010e8:	f001 f8de 	bl	80022a8 <HAL_GPIO_WritePin>

	printf("Chip ID: %d\r\n", (int16_t)ucChipID);
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
 80010ee:	4619      	mov	r1, r3
 80010f0:	4804      	ldr	r0, [pc, #16]	; (8001104 <BME280_SPI_vReadChipID+0x64>)
 80010f2:	f008 fe15 	bl	8009d20 <iprintf>
}
 80010f6:	bf00      	nop
 80010f8:	3710      	adds	r7, #16
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	0800dc15 	.word	0x0800dc15
 8001104:	0800d990 	.word	0x0800d990

08001108 <BME280_SPI_vReadCalibrationData>:


void BME280_SPI_vReadCalibrationData(BME280Handle_t *pxBME280)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]

}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001124:	1d39      	adds	r1, r7, #4
 8001126:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800112a:	2201      	movs	r2, #1
 800112c:	4803      	ldr	r0, [pc, #12]	; (800113c <__io_putchar+0x20>)
 800112e:	f004 fd23 	bl	8005b78 <HAL_UART_Transmit>
	return ch;
 8001132:	687b      	ldr	r3, [r7, #4]
}
 8001134:	4618      	mov	r0, r3
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20001bd8 	.word	0x20001bd8

08001140 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001144:	f000 fca0 	bl	8001a88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001148:	f000 f828 	bl	800119c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800114c:	f000 f94c 	bl	80013e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001150:	f000 f91a 	bl	8001388 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001154:	f000 f89a 	bl	800128c <MX_I2C1_Init>
  MX_SPI1_Init();
 8001158:	f000 f8d8 	bl	800130c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  //BME280_vInit(&xBME280, &hi2c1, BME280_I2C_SLAVE_ADDRESS_A);
  BME280_SPI_vInit(&xBME280, &hspi1, GPIOB, GPIO_PIN_6);
 800115c:	2340      	movs	r3, #64	; 0x40
 800115e:	4a09      	ldr	r2, [pc, #36]	; (8001184 <main+0x44>)
 8001160:	4909      	ldr	r1, [pc, #36]	; (8001188 <main+0x48>)
 8001162:	480a      	ldr	r0, [pc, #40]	; (800118c <main+0x4c>)
 8001164:	f7ff ff42 	bl	8000fec <BME280_SPI_vInit>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001168:	f005 f9d0 	bl	800650c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800116c:	4a08      	ldr	r2, [pc, #32]	; (8001190 <main+0x50>)
 800116e:	2100      	movs	r1, #0
 8001170:	4808      	ldr	r0, [pc, #32]	; (8001194 <main+0x54>)
 8001172:	f005 fa15 	bl	80065a0 <osThreadNew>
 8001176:	4603      	mov	r3, r0
 8001178:	4a07      	ldr	r2, [pc, #28]	; (8001198 <main+0x58>)
 800117a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800117c:	f005 f9ea 	bl	8006554 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001180:	e7fe      	b.n	8001180 <main+0x40>
 8001182:	bf00      	nop
 8001184:	48000400 	.word	0x48000400
 8001188:	20001b74 	.word	0x20001b74
 800118c:	20001ad8 	.word	0x20001ad8
 8001190:	0800dc18 	.word	0x0800dc18
 8001194:	08001495 	.word	0x08001495
 8001198:	20001ad4 	.word	0x20001ad4

0800119c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b0b8      	sub	sp, #224	; 0xe0
 80011a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011a2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011a6:	2244      	movs	r2, #68	; 0x44
 80011a8:	2100      	movs	r1, #0
 80011aa:	4618      	mov	r0, r3
 80011ac:	f007 ff36 	bl	800901c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011b0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	609a      	str	r2, [r3, #8]
 80011bc:	60da      	str	r2, [r3, #12]
 80011be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011c0:	463b      	mov	r3, r7
 80011c2:	2288      	movs	r2, #136	; 0x88
 80011c4:	2100      	movs	r1, #0
 80011c6:	4618      	mov	r0, r3
 80011c8:	f007 ff28 	bl	800901c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011cc:	2302      	movs	r3, #2
 80011ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011da:	2310      	movs	r3, #16
 80011dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e0:	2302      	movs	r3, #2
 80011e2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011e6:	2302      	movs	r3, #2
 80011e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80011ec:	2301      	movs	r3, #1
 80011ee:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 80011f2:	230a      	movs	r3, #10
 80011f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80011f8:	2307      	movs	r3, #7
 80011fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011fe:	2302      	movs	r3, #2
 8001200:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001204:	2302      	movs	r3, #2
 8001206:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800120a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800120e:	4618      	mov	r0, r3
 8001210:	f001 ff84 	bl	800311c <HAL_RCC_OscConfig>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800121a:	f000 f967 	bl	80014ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800121e:	230f      	movs	r3, #15
 8001220:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001224:	2303      	movs	r3, #3
 8001226:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800122a:	2300      	movs	r3, #0
 800122c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001230:	2300      	movs	r3, #0
 8001232:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001236:	2300      	movs	r3, #0
 8001238:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800123c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001240:	2104      	movs	r1, #4
 8001242:	4618      	mov	r0, r3
 8001244:	f002 fb50 	bl	80038e8 <HAL_RCC_ClockConfig>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800124e:	f000 f94d 	bl	80014ec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8001252:	2342      	movs	r3, #66	; 0x42
 8001254:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001256:	2300      	movs	r3, #0
 8001258:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800125a:	2300      	movs	r3, #0
 800125c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800125e:	463b      	mov	r3, r7
 8001260:	4618      	mov	r0, r3
 8001262:	f002 fd79 	bl	8003d58 <HAL_RCCEx_PeriphCLKConfig>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800126c:	f000 f93e 	bl	80014ec <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001270:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001274:	f001 fefc 	bl	8003070 <HAL_PWREx_ControlVoltageScaling>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800127e:	f000 f935 	bl	80014ec <Error_Handler>
  }
}
 8001282:	bf00      	nop
 8001284:	37e0      	adds	r7, #224	; 0xe0
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001290:	4b1b      	ldr	r3, [pc, #108]	; (8001300 <MX_I2C1_Init+0x74>)
 8001292:	4a1c      	ldr	r2, [pc, #112]	; (8001304 <MX_I2C1_Init+0x78>)
 8001294:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8001296:	4b1a      	ldr	r3, [pc, #104]	; (8001300 <MX_I2C1_Init+0x74>)
 8001298:	4a1b      	ldr	r2, [pc, #108]	; (8001308 <MX_I2C1_Init+0x7c>)
 800129a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800129c:	4b18      	ldr	r3, [pc, #96]	; (8001300 <MX_I2C1_Init+0x74>)
 800129e:	2200      	movs	r2, #0
 80012a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012a2:	4b17      	ldr	r3, [pc, #92]	; (8001300 <MX_I2C1_Init+0x74>)
 80012a4:	2201      	movs	r2, #1
 80012a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012a8:	4b15      	ldr	r3, [pc, #84]	; (8001300 <MX_I2C1_Init+0x74>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80012ae:	4b14      	ldr	r3, [pc, #80]	; (8001300 <MX_I2C1_Init+0x74>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012b4:	4b12      	ldr	r3, [pc, #72]	; (8001300 <MX_I2C1_Init+0x74>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012ba:	4b11      	ldr	r3, [pc, #68]	; (8001300 <MX_I2C1_Init+0x74>)
 80012bc:	2200      	movs	r2, #0
 80012be:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012c0:	4b0f      	ldr	r3, [pc, #60]	; (8001300 <MX_I2C1_Init+0x74>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012c6:	480e      	ldr	r0, [pc, #56]	; (8001300 <MX_I2C1_Init+0x74>)
 80012c8:	f001 f806 	bl	80022d8 <HAL_I2C_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80012d2:	f000 f90b 	bl	80014ec <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012d6:	2100      	movs	r1, #0
 80012d8:	4809      	ldr	r0, [pc, #36]	; (8001300 <MX_I2C1_Init+0x74>)
 80012da:	f001 fe24 	bl	8002f26 <HAL_I2CEx_ConfigAnalogFilter>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80012e4:	f000 f902 	bl	80014ec <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80012e8:	2100      	movs	r1, #0
 80012ea:	4805      	ldr	r0, [pc, #20]	; (8001300 <MX_I2C1_Init+0x74>)
 80012ec:	f001 fe66 	bl	8002fbc <HAL_I2CEx_ConfigDigitalFilter>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80012f6:	f000 f8f9 	bl	80014ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	20001b28 	.word	0x20001b28
 8001304:	40005400 	.word	0x40005400
 8001308:	10909cec 	.word	0x10909cec

0800130c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001310:	4b1b      	ldr	r3, [pc, #108]	; (8001380 <MX_SPI1_Init+0x74>)
 8001312:	4a1c      	ldr	r2, [pc, #112]	; (8001384 <MX_SPI1_Init+0x78>)
 8001314:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001316:	4b1a      	ldr	r3, [pc, #104]	; (8001380 <MX_SPI1_Init+0x74>)
 8001318:	f44f 7282 	mov.w	r2, #260	; 0x104
 800131c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800131e:	4b18      	ldr	r3, [pc, #96]	; (8001380 <MX_SPI1_Init+0x74>)
 8001320:	2200      	movs	r2, #0
 8001322:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001324:	4b16      	ldr	r3, [pc, #88]	; (8001380 <MX_SPI1_Init+0x74>)
 8001326:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800132a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800132c:	4b14      	ldr	r3, [pc, #80]	; (8001380 <MX_SPI1_Init+0x74>)
 800132e:	2200      	movs	r2, #0
 8001330:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001332:	4b13      	ldr	r3, [pc, #76]	; (8001380 <MX_SPI1_Init+0x74>)
 8001334:	2200      	movs	r2, #0
 8001336:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001338:	4b11      	ldr	r3, [pc, #68]	; (8001380 <MX_SPI1_Init+0x74>)
 800133a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800133e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001340:	4b0f      	ldr	r3, [pc, #60]	; (8001380 <MX_SPI1_Init+0x74>)
 8001342:	2228      	movs	r2, #40	; 0x28
 8001344:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001346:	4b0e      	ldr	r3, [pc, #56]	; (8001380 <MX_SPI1_Init+0x74>)
 8001348:	2200      	movs	r2, #0
 800134a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800134c:	4b0c      	ldr	r3, [pc, #48]	; (8001380 <MX_SPI1_Init+0x74>)
 800134e:	2200      	movs	r2, #0
 8001350:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001352:	4b0b      	ldr	r3, [pc, #44]	; (8001380 <MX_SPI1_Init+0x74>)
 8001354:	2200      	movs	r2, #0
 8001356:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001358:	4b09      	ldr	r3, [pc, #36]	; (8001380 <MX_SPI1_Init+0x74>)
 800135a:	2207      	movs	r2, #7
 800135c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800135e:	4b08      	ldr	r3, [pc, #32]	; (8001380 <MX_SPI1_Init+0x74>)
 8001360:	2200      	movs	r2, #0
 8001362:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001364:	4b06      	ldr	r3, [pc, #24]	; (8001380 <MX_SPI1_Init+0x74>)
 8001366:	2208      	movs	r2, #8
 8001368:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800136a:	4805      	ldr	r0, [pc, #20]	; (8001380 <MX_SPI1_Init+0x74>)
 800136c:	f003 f9b0 	bl	80046d0 <HAL_SPI_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001376:	f000 f8b9 	bl	80014ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20001b74 	.word	0x20001b74
 8001384:	40013000 	.word	0x40013000

08001388 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800138c:	4b14      	ldr	r3, [pc, #80]	; (80013e0 <MX_USART2_UART_Init+0x58>)
 800138e:	4a15      	ldr	r2, [pc, #84]	; (80013e4 <MX_USART2_UART_Init+0x5c>)
 8001390:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001392:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <MX_USART2_UART_Init+0x58>)
 8001394:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001398:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800139a:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <MX_USART2_UART_Init+0x58>)
 800139c:	2200      	movs	r2, #0
 800139e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013a0:	4b0f      	ldr	r3, [pc, #60]	; (80013e0 <MX_USART2_UART_Init+0x58>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013a6:	4b0e      	ldr	r3, [pc, #56]	; (80013e0 <MX_USART2_UART_Init+0x58>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013ac:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <MX_USART2_UART_Init+0x58>)
 80013ae:	220c      	movs	r2, #12
 80013b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013b2:	4b0b      	ldr	r3, [pc, #44]	; (80013e0 <MX_USART2_UART_Init+0x58>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013b8:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <MX_USART2_UART_Init+0x58>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013be:	4b08      	ldr	r3, [pc, #32]	; (80013e0 <MX_USART2_UART_Init+0x58>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013c4:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <MX_USART2_UART_Init+0x58>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013ca:	4805      	ldr	r0, [pc, #20]	; (80013e0 <MX_USART2_UART_Init+0x58>)
 80013cc:	f004 fb86 	bl	8005adc <HAL_UART_Init>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013d6:	f000 f889 	bl	80014ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20001bd8 	.word	0x20001bd8
 80013e4:	40004400 	.word	0x40004400

080013e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08a      	sub	sp, #40	; 0x28
 80013ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ee:	f107 0314 	add.w	r3, r7, #20
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]
 80013fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fe:	4b23      	ldr	r3, [pc, #140]	; (800148c <MX_GPIO_Init+0xa4>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001402:	4a22      	ldr	r2, [pc, #136]	; (800148c <MX_GPIO_Init+0xa4>)
 8001404:	f043 0304 	orr.w	r3, r3, #4
 8001408:	64d3      	str	r3, [r2, #76]	; 0x4c
 800140a:	4b20      	ldr	r3, [pc, #128]	; (800148c <MX_GPIO_Init+0xa4>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140e:	f003 0304 	and.w	r3, r3, #4
 8001412:	613b      	str	r3, [r7, #16]
 8001414:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001416:	4b1d      	ldr	r3, [pc, #116]	; (800148c <MX_GPIO_Init+0xa4>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141a:	4a1c      	ldr	r2, [pc, #112]	; (800148c <MX_GPIO_Init+0xa4>)
 800141c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001420:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001422:	4b1a      	ldr	r3, [pc, #104]	; (800148c <MX_GPIO_Init+0xa4>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001426:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800142e:	4b17      	ldr	r3, [pc, #92]	; (800148c <MX_GPIO_Init+0xa4>)
 8001430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001432:	4a16      	ldr	r2, [pc, #88]	; (800148c <MX_GPIO_Init+0xa4>)
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	64d3      	str	r3, [r2, #76]	; 0x4c
 800143a:	4b14      	ldr	r3, [pc, #80]	; (800148c <MX_GPIO_Init+0xa4>)
 800143c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	60bb      	str	r3, [r7, #8]
 8001444:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001446:	4b11      	ldr	r3, [pc, #68]	; (800148c <MX_GPIO_Init+0xa4>)
 8001448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800144a:	4a10      	ldr	r2, [pc, #64]	; (800148c <MX_GPIO_Init+0xa4>)
 800144c:	f043 0302 	orr.w	r3, r3, #2
 8001450:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001452:	4b0e      	ldr	r3, [pc, #56]	; (800148c <MX_GPIO_Init+0xa4>)
 8001454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	607b      	str	r3, [r7, #4]
 800145c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800145e:	2200      	movs	r2, #0
 8001460:	2140      	movs	r1, #64	; 0x40
 8001462:	480b      	ldr	r0, [pc, #44]	; (8001490 <MX_GPIO_Init+0xa8>)
 8001464:	f000 ff20 	bl	80022a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001468:	2340      	movs	r3, #64	; 0x40
 800146a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146c:	2301      	movs	r3, #1
 800146e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001470:	2300      	movs	r3, #0
 8001472:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001474:	2300      	movs	r3, #0
 8001476:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001478:	f107 0314 	add.w	r3, r7, #20
 800147c:	4619      	mov	r1, r3
 800147e:	4804      	ldr	r0, [pc, #16]	; (8001490 <MX_GPIO_Init+0xa8>)
 8001480:	f000 fc74 	bl	8001d6c <HAL_GPIO_Init>

}
 8001484:	bf00      	nop
 8001486:	3728      	adds	r7, #40	; 0x28
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40021000 	.word	0x40021000
 8001490:	48000400 	.word	0x48000400

08001494 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800149c:	2201      	movs	r2, #1
 800149e:	2140      	movs	r1, #64	; 0x40
 80014a0:	4806      	ldr	r0, [pc, #24]	; (80014bc <StartDefaultTask+0x28>)
 80014a2:	f000 ff01 	bl	80022a8 <HAL_GPIO_WritePin>

  /* Infinite loop */
  for(;;)
  {
  	printf("hello, world!\r\n");
 80014a6:	4806      	ldr	r0, [pc, #24]	; (80014c0 <StartDefaultTask+0x2c>)
 80014a8:	f008 fcc0 	bl	8009e2c <puts>
  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);

  	printf("Chip ID: %d\r\n", (int16_t)ucChipID);
  	*/

  	BME280_SPI_vReadChipID(&xBME280);
 80014ac:	4805      	ldr	r0, [pc, #20]	; (80014c4 <StartDefaultTask+0x30>)
 80014ae:	f7ff fdf7 	bl	80010a0 <BME280_SPI_vReadChipID>

    osDelay(2000);
 80014b2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80014b6:	f005 f905 	bl	80066c4 <osDelay>
  	printf("hello, world!\r\n");
 80014ba:	e7f4      	b.n	80014a6 <StartDefaultTask+0x12>
 80014bc:	48000400 	.word	0x48000400
 80014c0:	0800dbf0 	.word	0x0800dbf0
 80014c4:	20001ad8 	.word	0x20001ad8

080014c8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a04      	ldr	r2, [pc, #16]	; (80014e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d101      	bne.n	80014de <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80014da:	f000 faf5 	bl	8001ac8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40001000 	.word	0x40001000

080014ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014f0:	b672      	cpsid	i
}
 80014f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014f4:	e7fe      	b.n	80014f4 <Error_Handler+0x8>
	...

080014f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014fe:	4b11      	ldr	r3, [pc, #68]	; (8001544 <HAL_MspInit+0x4c>)
 8001500:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001502:	4a10      	ldr	r2, [pc, #64]	; (8001544 <HAL_MspInit+0x4c>)
 8001504:	f043 0301 	orr.w	r3, r3, #1
 8001508:	6613      	str	r3, [r2, #96]	; 0x60
 800150a:	4b0e      	ldr	r3, [pc, #56]	; (8001544 <HAL_MspInit+0x4c>)
 800150c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800150e:	f003 0301 	and.w	r3, r3, #1
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001516:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <HAL_MspInit+0x4c>)
 8001518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800151a:	4a0a      	ldr	r2, [pc, #40]	; (8001544 <HAL_MspInit+0x4c>)
 800151c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001520:	6593      	str	r3, [r2, #88]	; 0x58
 8001522:	4b08      	ldr	r3, [pc, #32]	; (8001544 <HAL_MspInit+0x4c>)
 8001524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152a:	603b      	str	r3, [r7, #0]
 800152c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800152e:	2200      	movs	r2, #0
 8001530:	210f      	movs	r1, #15
 8001532:	f06f 0001 	mvn.w	r0, #1
 8001536:	f000 fb9f 	bl	8001c78 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40021000 	.word	0x40021000

08001548 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b08a      	sub	sp, #40	; 0x28
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001550:	f107 0314 	add.w	r3, r7, #20
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
 800155e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a1f      	ldr	r2, [pc, #124]	; (80015e4 <HAL_I2C_MspInit+0x9c>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d138      	bne.n	80015dc <HAL_I2C_MspInit+0x94>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800156a:	4b1f      	ldr	r3, [pc, #124]	; (80015e8 <HAL_I2C_MspInit+0xa0>)
 800156c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800156e:	4a1e      	ldr	r2, [pc, #120]	; (80015e8 <HAL_I2C_MspInit+0xa0>)
 8001570:	f043 0302 	orr.w	r3, r3, #2
 8001574:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001576:	4b1c      	ldr	r3, [pc, #112]	; (80015e8 <HAL_I2C_MspInit+0xa0>)
 8001578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	613b      	str	r3, [r7, #16]
 8001580:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001582:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001586:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001588:	2312      	movs	r3, #18
 800158a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800158c:	2301      	movs	r3, #1
 800158e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001590:	2303      	movs	r3, #3
 8001592:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001594:	2304      	movs	r3, #4
 8001596:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	4619      	mov	r1, r3
 800159e:	4813      	ldr	r0, [pc, #76]	; (80015ec <HAL_I2C_MspInit+0xa4>)
 80015a0:	f000 fbe4 	bl	8001d6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015a4:	4b10      	ldr	r3, [pc, #64]	; (80015e8 <HAL_I2C_MspInit+0xa0>)
 80015a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015a8:	4a0f      	ldr	r2, [pc, #60]	; (80015e8 <HAL_I2C_MspInit+0xa0>)
 80015aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015ae:	6593      	str	r3, [r2, #88]	; 0x58
 80015b0:	4b0d      	ldr	r3, [pc, #52]	; (80015e8 <HAL_I2C_MspInit+0xa0>)
 80015b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80015bc:	2200      	movs	r2, #0
 80015be:	2105      	movs	r1, #5
 80015c0:	201f      	movs	r0, #31
 80015c2:	f000 fb59 	bl	8001c78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80015c6:	201f      	movs	r0, #31
 80015c8:	f000 fb72 	bl	8001cb0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80015cc:	2200      	movs	r2, #0
 80015ce:	2105      	movs	r1, #5
 80015d0:	2020      	movs	r0, #32
 80015d2:	f000 fb51 	bl	8001c78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80015d6:	2020      	movs	r0, #32
 80015d8:	f000 fb6a 	bl	8001cb0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80015dc:	bf00      	nop
 80015de:	3728      	adds	r7, #40	; 0x28
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40005400 	.word	0x40005400
 80015e8:	40021000 	.word	0x40021000
 80015ec:	48000400 	.word	0x48000400

080015f0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b08a      	sub	sp, #40	; 0x28
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a17      	ldr	r2, [pc, #92]	; (800166c <HAL_SPI_MspInit+0x7c>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d128      	bne.n	8001664 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001612:	4b17      	ldr	r3, [pc, #92]	; (8001670 <HAL_SPI_MspInit+0x80>)
 8001614:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001616:	4a16      	ldr	r2, [pc, #88]	; (8001670 <HAL_SPI_MspInit+0x80>)
 8001618:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800161c:	6613      	str	r3, [r2, #96]	; 0x60
 800161e:	4b14      	ldr	r3, [pc, #80]	; (8001670 <HAL_SPI_MspInit+0x80>)
 8001620:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001622:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800162a:	4b11      	ldr	r3, [pc, #68]	; (8001670 <HAL_SPI_MspInit+0x80>)
 800162c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800162e:	4a10      	ldr	r2, [pc, #64]	; (8001670 <HAL_SPI_MspInit+0x80>)
 8001630:	f043 0301 	orr.w	r3, r3, #1
 8001634:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001636:	4b0e      	ldr	r3, [pc, #56]	; (8001670 <HAL_SPI_MspInit+0x80>)
 8001638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001642:	23e0      	movs	r3, #224	; 0xe0
 8001644:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001646:	2302      	movs	r3, #2
 8001648:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164a:	2300      	movs	r3, #0
 800164c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164e:	2303      	movs	r3, #3
 8001650:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001652:	2305      	movs	r3, #5
 8001654:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001656:	f107 0314 	add.w	r3, r7, #20
 800165a:	4619      	mov	r1, r3
 800165c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001660:	f000 fb84 	bl	8001d6c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001664:	bf00      	nop
 8001666:	3728      	adds	r7, #40	; 0x28
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	40013000 	.word	0x40013000
 8001670:	40021000 	.word	0x40021000

08001674 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a08      	ldr	r2, [pc, #32]	; (80016a4 <HAL_SPI_MspDeInit+0x30>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d10a      	bne.n	800169c <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8001686:	4b08      	ldr	r3, [pc, #32]	; (80016a8 <HAL_SPI_MspDeInit+0x34>)
 8001688:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800168a:	4a07      	ldr	r2, [pc, #28]	; (80016a8 <HAL_SPI_MspDeInit+0x34>)
 800168c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001690:	6613      	str	r3, [r2, #96]	; 0x60
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8001692:	21e0      	movs	r1, #224	; 0xe0
 8001694:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001698:	f000 fd12 	bl	80020c0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 800169c:	bf00      	nop
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	40013000 	.word	0x40013000
 80016a8:	40021000 	.word	0x40021000

080016ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08a      	sub	sp, #40	; 0x28
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a17      	ldr	r2, [pc, #92]	; (8001728 <HAL_UART_MspInit+0x7c>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d128      	bne.n	8001720 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016ce:	4b17      	ldr	r3, [pc, #92]	; (800172c <HAL_UART_MspInit+0x80>)
 80016d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016d2:	4a16      	ldr	r2, [pc, #88]	; (800172c <HAL_UART_MspInit+0x80>)
 80016d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016d8:	6593      	str	r3, [r2, #88]	; 0x58
 80016da:	4b14      	ldr	r3, [pc, #80]	; (800172c <HAL_UART_MspInit+0x80>)
 80016dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e2:	613b      	str	r3, [r7, #16]
 80016e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e6:	4b11      	ldr	r3, [pc, #68]	; (800172c <HAL_UART_MspInit+0x80>)
 80016e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ea:	4a10      	ldr	r2, [pc, #64]	; (800172c <HAL_UART_MspInit+0x80>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016f2:	4b0e      	ldr	r3, [pc, #56]	; (800172c <HAL_UART_MspInit+0x80>)
 80016f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016fe:	230c      	movs	r3, #12
 8001700:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001702:	2302      	movs	r3, #2
 8001704:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170a:	2303      	movs	r3, #3
 800170c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800170e:	2307      	movs	r3, #7
 8001710:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001712:	f107 0314 	add.w	r3, r7, #20
 8001716:	4619      	mov	r1, r3
 8001718:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800171c:	f000 fb26 	bl	8001d6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001720:	bf00      	nop
 8001722:	3728      	adds	r7, #40	; 0x28
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40004400 	.word	0x40004400
 800172c:	40021000 	.word	0x40021000

08001730 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b08c      	sub	sp, #48	; 0x30
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800173c:	2300      	movs	r3, #0
 800173e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001740:	2200      	movs	r2, #0
 8001742:	6879      	ldr	r1, [r7, #4]
 8001744:	2036      	movs	r0, #54	; 0x36
 8001746:	f000 fa97 	bl	8001c78 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800174a:	2036      	movs	r0, #54	; 0x36
 800174c:	f000 fab0 	bl	8001cb0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001750:	4b1e      	ldr	r3, [pc, #120]	; (80017cc <HAL_InitTick+0x9c>)
 8001752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001754:	4a1d      	ldr	r2, [pc, #116]	; (80017cc <HAL_InitTick+0x9c>)
 8001756:	f043 0310 	orr.w	r3, r3, #16
 800175a:	6593      	str	r3, [r2, #88]	; 0x58
 800175c:	4b1b      	ldr	r3, [pc, #108]	; (80017cc <HAL_InitTick+0x9c>)
 800175e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001760:	f003 0310 	and.w	r3, r3, #16
 8001764:	60fb      	str	r3, [r7, #12]
 8001766:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001768:	f107 0210 	add.w	r2, r7, #16
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	4611      	mov	r1, r2
 8001772:	4618      	mov	r0, r3
 8001774:	f002 fa5e 	bl	8003c34 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001778:	f002 fa30 	bl	8003bdc <HAL_RCC_GetPCLK1Freq>
 800177c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800177e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001780:	4a13      	ldr	r2, [pc, #76]	; (80017d0 <HAL_InitTick+0xa0>)
 8001782:	fba2 2303 	umull	r2, r3, r2, r3
 8001786:	0c9b      	lsrs	r3, r3, #18
 8001788:	3b01      	subs	r3, #1
 800178a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800178c:	4b11      	ldr	r3, [pc, #68]	; (80017d4 <HAL_InitTick+0xa4>)
 800178e:	4a12      	ldr	r2, [pc, #72]	; (80017d8 <HAL_InitTick+0xa8>)
 8001790:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001792:	4b10      	ldr	r3, [pc, #64]	; (80017d4 <HAL_InitTick+0xa4>)
 8001794:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001798:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800179a:	4a0e      	ldr	r2, [pc, #56]	; (80017d4 <HAL_InitTick+0xa4>)
 800179c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800179e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80017a0:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <HAL_InitTick+0xa4>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a6:	4b0b      	ldr	r3, [pc, #44]	; (80017d4 <HAL_InitTick+0xa4>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80017ac:	4809      	ldr	r0, [pc, #36]	; (80017d4 <HAL_InitTick+0xa4>)
 80017ae:	f003 fec3 	bl	8005538 <HAL_TIM_Base_Init>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d104      	bne.n	80017c2 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80017b8:	4806      	ldr	r0, [pc, #24]	; (80017d4 <HAL_InitTick+0xa4>)
 80017ba:	f003 ff1f 	bl	80055fc <HAL_TIM_Base_Start_IT>
 80017be:	4603      	mov	r3, r0
 80017c0:	e000      	b.n	80017c4 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3730      	adds	r7, #48	; 0x30
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40021000 	.word	0x40021000
 80017d0:	431bde83 	.word	0x431bde83
 80017d4:	20001c5c 	.word	0x20001c5c
 80017d8:	40001000 	.word	0x40001000

080017dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017e0:	e7fe      	b.n	80017e0 <NMI_Handler+0x4>

080017e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017e2:	b480      	push	{r7}
 80017e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017e6:	e7fe      	b.n	80017e6 <HardFault_Handler+0x4>

080017e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017ec:	e7fe      	b.n	80017ec <MemManage_Handler+0x4>

080017ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ee:	b480      	push	{r7}
 80017f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017f2:	e7fe      	b.n	80017f2 <BusFault_Handler+0x4>

080017f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f8:	e7fe      	b.n	80017f8 <UsageFault_Handler+0x4>

080017fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017fa:	b480      	push	{r7}
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800180c:	4802      	ldr	r0, [pc, #8]	; (8001818 <I2C1_EV_IRQHandler+0x10>)
 800180e:	f000 fdf2 	bl	80023f6 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20001b28 	.word	0x20001b28

0800181c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001820:	4802      	ldr	r0, [pc, #8]	; (800182c <I2C1_ER_IRQHandler+0x10>)
 8001822:	f000 fe02 	bl	800242a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	20001b28 	.word	0x20001b28

08001830 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001834:	4802      	ldr	r0, [pc, #8]	; (8001840 <TIM6_DAC_IRQHandler+0x10>)
 8001836:	f003 ff51 	bl	80056dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	20001c5c 	.word	0x20001c5c

08001844 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
	return 1;
 8001848:	2301      	movs	r3, #1
}
 800184a:	4618      	mov	r0, r3
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <_kill>:

int _kill(int pid, int sig)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800185e:	f007 fba5 	bl	8008fac <__errno>
 8001862:	4603      	mov	r3, r0
 8001864:	2216      	movs	r2, #22
 8001866:	601a      	str	r2, [r3, #0]
	return -1;
 8001868:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800186c:	4618      	mov	r0, r3
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <_exit>:

void _exit (int status)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800187c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7ff ffe7 	bl	8001854 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001886:	e7fe      	b.n	8001886 <_exit+0x12>

08001888 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001894:	2300      	movs	r3, #0
 8001896:	617b      	str	r3, [r7, #20]
 8001898:	e00a      	b.n	80018b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800189a:	f3af 8000 	nop.w
 800189e:	4601      	mov	r1, r0
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	1c5a      	adds	r2, r3, #1
 80018a4:	60ba      	str	r2, [r7, #8]
 80018a6:	b2ca      	uxtb	r2, r1
 80018a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	3301      	adds	r3, #1
 80018ae:	617b      	str	r3, [r7, #20]
 80018b0:	697a      	ldr	r2, [r7, #20]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	dbf0      	blt.n	800189a <_read+0x12>
	}

return len;
 80018b8:	687b      	ldr	r3, [r7, #4]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b086      	sub	sp, #24
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	60f8      	str	r0, [r7, #12]
 80018ca:	60b9      	str	r1, [r7, #8]
 80018cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ce:	2300      	movs	r3, #0
 80018d0:	617b      	str	r3, [r7, #20]
 80018d2:	e009      	b.n	80018e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	1c5a      	adds	r2, r3, #1
 80018d8:	60ba      	str	r2, [r7, #8]
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fc1d 	bl	800111c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	3301      	adds	r3, #1
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	697a      	ldr	r2, [r7, #20]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	dbf1      	blt.n	80018d4 <_write+0x12>
	}
	return len;
 80018f0:	687b      	ldr	r3, [r7, #4]
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3718      	adds	r7, #24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <_close>:

int _close(int file)
{
 80018fa:	b480      	push	{r7}
 80018fc:	b083      	sub	sp, #12
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
	return -1;
 8001902:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001906:	4618      	mov	r0, r3
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001912:	b480      	push	{r7}
 8001914:	b083      	sub	sp, #12
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
 800191a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001922:	605a      	str	r2, [r3, #4]
	return 0;
 8001924:	2300      	movs	r3, #0
}
 8001926:	4618      	mov	r0, r3
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <_isatty>:

int _isatty(int file)
{
 8001932:	b480      	push	{r7}
 8001934:	b083      	sub	sp, #12
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
	return 1;
 800193a:	2301      	movs	r3, #1
}
 800193c:	4618      	mov	r0, r3
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001948:	b480      	push	{r7}
 800194a:	b085      	sub	sp, #20
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
	return 0;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	3714      	adds	r7, #20
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
	...

08001964 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800196c:	4a14      	ldr	r2, [pc, #80]	; (80019c0 <_sbrk+0x5c>)
 800196e:	4b15      	ldr	r3, [pc, #84]	; (80019c4 <_sbrk+0x60>)
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001978:	4b13      	ldr	r3, [pc, #76]	; (80019c8 <_sbrk+0x64>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d102      	bne.n	8001986 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001980:	4b11      	ldr	r3, [pc, #68]	; (80019c8 <_sbrk+0x64>)
 8001982:	4a12      	ldr	r2, [pc, #72]	; (80019cc <_sbrk+0x68>)
 8001984:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001986:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <_sbrk+0x64>)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4413      	add	r3, r2
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	429a      	cmp	r2, r3
 8001992:	d207      	bcs.n	80019a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001994:	f007 fb0a 	bl	8008fac <__errno>
 8001998:	4603      	mov	r3, r0
 800199a:	220c      	movs	r2, #12
 800199c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800199e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019a2:	e009      	b.n	80019b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019a4:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <_sbrk+0x64>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019aa:	4b07      	ldr	r3, [pc, #28]	; (80019c8 <_sbrk+0x64>)
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4413      	add	r3, r2
 80019b2:	4a05      	ldr	r2, [pc, #20]	; (80019c8 <_sbrk+0x64>)
 80019b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019b6:	68fb      	ldr	r3, [r7, #12]
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3718      	adds	r7, #24
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	20018000 	.word	0x20018000
 80019c4:	00000400 	.word	0x00000400
 80019c8:	20000200 	.word	0x20000200
 80019cc:	20001d00 	.word	0x20001d00

080019d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019d4:	4b15      	ldr	r3, [pc, #84]	; (8001a2c <SystemInit+0x5c>)
 80019d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019da:	4a14      	ldr	r2, [pc, #80]	; (8001a2c <SystemInit+0x5c>)
 80019dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80019e4:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <SystemInit+0x60>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a11      	ldr	r2, [pc, #68]	; (8001a30 <SystemInit+0x60>)
 80019ea:	f043 0301 	orr.w	r3, r3, #1
 80019ee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80019f0:	4b0f      	ldr	r3, [pc, #60]	; (8001a30 <SystemInit+0x60>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80019f6:	4b0e      	ldr	r3, [pc, #56]	; (8001a30 <SystemInit+0x60>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a0d      	ldr	r2, [pc, #52]	; (8001a30 <SystemInit+0x60>)
 80019fc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001a00:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001a04:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001a06:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <SystemInit+0x60>)
 8001a08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a0c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a0e:	4b08      	ldr	r3, [pc, #32]	; (8001a30 <SystemInit+0x60>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a07      	ldr	r2, [pc, #28]	; (8001a30 <SystemInit+0x60>)
 8001a14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a18:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001a1a:	4b05      	ldr	r3, [pc, #20]	; (8001a30 <SystemInit+0x60>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	619a      	str	r2, [r3, #24]
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	e000ed00 	.word	0xe000ed00
 8001a30:	40021000 	.word	0x40021000

08001a34 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a6c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a38:	f7ff ffca 	bl	80019d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001a3c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001a3e:	e003      	b.n	8001a48 <LoopCopyDataInit>

08001a40 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001a40:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001a42:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001a44:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001a46:	3104      	adds	r1, #4

08001a48 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001a48:	480a      	ldr	r0, [pc, #40]	; (8001a74 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001a4c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001a4e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001a50:	d3f6      	bcc.n	8001a40 <CopyDataInit>
	ldr	r2, =_sbss
 8001a52:	4a0a      	ldr	r2, [pc, #40]	; (8001a7c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001a54:	e002      	b.n	8001a5c <LoopFillZerobss>

08001a56 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001a56:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001a58:	f842 3b04 	str.w	r3, [r2], #4

08001a5c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001a5c:	4b08      	ldr	r3, [pc, #32]	; (8001a80 <LoopForever+0x16>)
	cmp	r2, r3
 8001a5e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001a60:	d3f9      	bcc.n	8001a56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a62:	f007 faa9 	bl	8008fb8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a66:	f7ff fb6b 	bl	8001140 <main>

08001a6a <LoopForever>:

LoopForever:
    b LoopForever
 8001a6a:	e7fe      	b.n	8001a6a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a6c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001a70:	0800e14c 	.word	0x0800e14c
	ldr	r0, =_sdata
 8001a74:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001a78:	200001e4 	.word	0x200001e4
	ldr	r2, =_sbss
 8001a7c:	200001e4 	.word	0x200001e4
	ldr	r3, = _ebss
 8001a80:	20001cfc 	.word	0x20001cfc

08001a84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a84:	e7fe      	b.n	8001a84 <ADC1_2_IRQHandler>
	...

08001a88 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a92:	4b0c      	ldr	r3, [pc, #48]	; (8001ac4 <HAL_Init+0x3c>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a0b      	ldr	r2, [pc, #44]	; (8001ac4 <HAL_Init+0x3c>)
 8001a98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a9c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a9e:	2003      	movs	r0, #3
 8001aa0:	f000 f8df 	bl	8001c62 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001aa4:	2000      	movs	r0, #0
 8001aa6:	f7ff fe43 	bl	8001730 <HAL_InitTick>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d002      	beq.n	8001ab6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	71fb      	strb	r3, [r7, #7]
 8001ab4:	e001      	b.n	8001aba <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ab6:	f7ff fd1f 	bl	80014f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001aba:	79fb      	ldrb	r3, [r7, #7]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	40022000 	.word	0x40022000

08001ac8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001acc:	4b06      	ldr	r3, [pc, #24]	; (8001ae8 <HAL_IncTick+0x20>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4b06      	ldr	r3, [pc, #24]	; (8001aec <HAL_IncTick+0x24>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	4a04      	ldr	r2, [pc, #16]	; (8001aec <HAL_IncTick+0x24>)
 8001ada:	6013      	str	r3, [r2, #0]
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	20000008 	.word	0x20000008
 8001aec:	20001ca8 	.word	0x20001ca8

08001af0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  return uwTick;
 8001af4:	4b03      	ldr	r3, [pc, #12]	; (8001b04 <HAL_GetTick+0x14>)
 8001af6:	681b      	ldr	r3, [r3, #0]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	20001ca8 	.word	0x20001ca8

08001b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f003 0307 	and.w	r3, r3, #7
 8001b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b18:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <__NVIC_SetPriorityGrouping+0x44>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b1e:	68ba      	ldr	r2, [r7, #8]
 8001b20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b24:	4013      	ands	r3, r2
 8001b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b3a:	4a04      	ldr	r2, [pc, #16]	; (8001b4c <__NVIC_SetPriorityGrouping+0x44>)
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	60d3      	str	r3, [r2, #12]
}
 8001b40:	bf00      	nop
 8001b42:	3714      	adds	r7, #20
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	e000ed00 	.word	0xe000ed00

08001b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b54:	4b04      	ldr	r3, [pc, #16]	; (8001b68 <__NVIC_GetPriorityGrouping+0x18>)
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	0a1b      	lsrs	r3, r3, #8
 8001b5a:	f003 0307 	and.w	r3, r3, #7
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	e000ed00 	.word	0xe000ed00

08001b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	db0b      	blt.n	8001b96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	f003 021f 	and.w	r2, r3, #31
 8001b84:	4907      	ldr	r1, [pc, #28]	; (8001ba4 <__NVIC_EnableIRQ+0x38>)
 8001b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8a:	095b      	lsrs	r3, r3, #5
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	e000e100 	.word	0xe000e100

08001ba8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	6039      	str	r1, [r7, #0]
 8001bb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	db0a      	blt.n	8001bd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	b2da      	uxtb	r2, r3
 8001bc0:	490c      	ldr	r1, [pc, #48]	; (8001bf4 <__NVIC_SetPriority+0x4c>)
 8001bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc6:	0112      	lsls	r2, r2, #4
 8001bc8:	b2d2      	uxtb	r2, r2
 8001bca:	440b      	add	r3, r1
 8001bcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bd0:	e00a      	b.n	8001be8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	4908      	ldr	r1, [pc, #32]	; (8001bf8 <__NVIC_SetPriority+0x50>)
 8001bd8:	79fb      	ldrb	r3, [r7, #7]
 8001bda:	f003 030f 	and.w	r3, r3, #15
 8001bde:	3b04      	subs	r3, #4
 8001be0:	0112      	lsls	r2, r2, #4
 8001be2:	b2d2      	uxtb	r2, r2
 8001be4:	440b      	add	r3, r1
 8001be6:	761a      	strb	r2, [r3, #24]
}
 8001be8:	bf00      	nop
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	e000e100 	.word	0xe000e100
 8001bf8:	e000ed00 	.word	0xe000ed00

08001bfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b089      	sub	sp, #36	; 0x24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	f1c3 0307 	rsb	r3, r3, #7
 8001c16:	2b04      	cmp	r3, #4
 8001c18:	bf28      	it	cs
 8001c1a:	2304      	movcs	r3, #4
 8001c1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	3304      	adds	r3, #4
 8001c22:	2b06      	cmp	r3, #6
 8001c24:	d902      	bls.n	8001c2c <NVIC_EncodePriority+0x30>
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	3b03      	subs	r3, #3
 8001c2a:	e000      	b.n	8001c2e <NVIC_EncodePriority+0x32>
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43da      	mvns	r2, r3
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	401a      	ands	r2, r3
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c44:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c4e:	43d9      	mvns	r1, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c54:	4313      	orrs	r3, r2
         );
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3724      	adds	r7, #36	; 0x24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr

08001c62 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7ff ff4c 	bl	8001b08 <__NVIC_SetPriorityGrouping>
}
 8001c70:	bf00      	nop
 8001c72:	3708      	adds	r7, #8
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
 8001c84:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c86:	2300      	movs	r3, #0
 8001c88:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c8a:	f7ff ff61 	bl	8001b50 <__NVIC_GetPriorityGrouping>
 8001c8e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	68b9      	ldr	r1, [r7, #8]
 8001c94:	6978      	ldr	r0, [r7, #20]
 8001c96:	f7ff ffb1 	bl	8001bfc <NVIC_EncodePriority>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ca0:	4611      	mov	r1, r2
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff ff80 	bl	8001ba8 <__NVIC_SetPriority>
}
 8001ca8:	bf00      	nop
 8001caa:	3718      	adds	r7, #24
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f7ff ff54 	bl	8001b6c <__NVIC_EnableIRQ>
}
 8001cc4:	bf00      	nop
 8001cc6:	3708      	adds	r7, #8
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d005      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2204      	movs	r2, #4
 8001ce8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	73fb      	strb	r3, [r7, #15]
 8001cee:	e029      	b.n	8001d44 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f022 020e 	bic.w	r2, r2, #14
 8001cfe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f022 0201 	bic.w	r2, r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d14:	f003 021c 	and.w	r2, r3, #28
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d22:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d003      	beq.n	8001d44 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	4798      	blx	r3
    }
  }
  return status;
 8001d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	b083      	sub	sp, #12
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001d5c:	b2db      	uxtb	r3, r3
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
	...

08001d6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b087      	sub	sp, #28
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d76:	2300      	movs	r3, #0
 8001d78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d7a:	e17f      	b.n	800207c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	2101      	movs	r1, #1
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	fa01 f303 	lsl.w	r3, r1, r3
 8001d88:	4013      	ands	r3, r2
 8001d8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	f000 8171 	beq.w	8002076 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d00b      	beq.n	8001db4 <HAL_GPIO_Init+0x48>
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d007      	beq.n	8001db4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001da8:	2b11      	cmp	r3, #17
 8001daa:	d003      	beq.n	8001db4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	2b12      	cmp	r3, #18
 8001db2:	d130      	bne.n	8001e16 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	2203      	movs	r2, #3
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	68da      	ldr	r2, [r3, #12]
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001dea:	2201      	movs	r2, #1
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	43db      	mvns	r3, r3
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	4013      	ands	r3, r2
 8001df8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	091b      	lsrs	r3, r3, #4
 8001e00:	f003 0201 	and.w	r2, r3, #1
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f003 0303 	and.w	r3, r3, #3
 8001e1e:	2b03      	cmp	r3, #3
 8001e20:	d118      	bne.n	8001e54 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001e28:	2201      	movs	r2, #1
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	43db      	mvns	r3, r3
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	4013      	ands	r3, r2
 8001e36:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	08db      	lsrs	r3, r3, #3
 8001e3e:	f003 0201 	and.w	r2, r3, #1
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	693a      	ldr	r2, [r7, #16]
 8001e52:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	2203      	movs	r2, #3
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	43db      	mvns	r3, r3
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	689a      	ldr	r2, [r3, #8]
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	fa02 f303 	lsl.w	r3, r2, r3
 8001e78:	693a      	ldr	r2, [r7, #16]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	693a      	ldr	r2, [r7, #16]
 8001e82:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d003      	beq.n	8001e94 <HAL_GPIO_Init+0x128>
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	2b12      	cmp	r3, #18
 8001e92:	d123      	bne.n	8001edc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	08da      	lsrs	r2, r3, #3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	3208      	adds	r2, #8
 8001e9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	f003 0307 	and.w	r3, r3, #7
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	220f      	movs	r2, #15
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	691a      	ldr	r2, [r3, #16]
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	f003 0307 	and.w	r3, r3, #7
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	08da      	lsrs	r2, r3, #3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	3208      	adds	r2, #8
 8001ed6:	6939      	ldr	r1, [r7, #16]
 8001ed8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	2203      	movs	r2, #3
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	43db      	mvns	r3, r3
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f003 0203 	and.w	r2, r3, #3
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	fa02 f303 	lsl.w	r3, r2, r3
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	f000 80ac 	beq.w	8002076 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f1e:	4b5f      	ldr	r3, [pc, #380]	; (800209c <HAL_GPIO_Init+0x330>)
 8001f20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f22:	4a5e      	ldr	r2, [pc, #376]	; (800209c <HAL_GPIO_Init+0x330>)
 8001f24:	f043 0301 	orr.w	r3, r3, #1
 8001f28:	6613      	str	r3, [r2, #96]	; 0x60
 8001f2a:	4b5c      	ldr	r3, [pc, #368]	; (800209c <HAL_GPIO_Init+0x330>)
 8001f2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	60bb      	str	r3, [r7, #8]
 8001f34:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f36:	4a5a      	ldr	r2, [pc, #360]	; (80020a0 <HAL_GPIO_Init+0x334>)
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	089b      	lsrs	r3, r3, #2
 8001f3c:	3302      	adds	r3, #2
 8001f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f42:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	f003 0303 	and.w	r3, r3, #3
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	220f      	movs	r2, #15
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	43db      	mvns	r3, r3
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	4013      	ands	r3, r2
 8001f58:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f60:	d025      	beq.n	8001fae <HAL_GPIO_Init+0x242>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a4f      	ldr	r2, [pc, #316]	; (80020a4 <HAL_GPIO_Init+0x338>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d01f      	beq.n	8001faa <HAL_GPIO_Init+0x23e>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a4e      	ldr	r2, [pc, #312]	; (80020a8 <HAL_GPIO_Init+0x33c>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d019      	beq.n	8001fa6 <HAL_GPIO_Init+0x23a>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a4d      	ldr	r2, [pc, #308]	; (80020ac <HAL_GPIO_Init+0x340>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d013      	beq.n	8001fa2 <HAL_GPIO_Init+0x236>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a4c      	ldr	r2, [pc, #304]	; (80020b0 <HAL_GPIO_Init+0x344>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d00d      	beq.n	8001f9e <HAL_GPIO_Init+0x232>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a4b      	ldr	r2, [pc, #300]	; (80020b4 <HAL_GPIO_Init+0x348>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d007      	beq.n	8001f9a <HAL_GPIO_Init+0x22e>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a4a      	ldr	r2, [pc, #296]	; (80020b8 <HAL_GPIO_Init+0x34c>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d101      	bne.n	8001f96 <HAL_GPIO_Init+0x22a>
 8001f92:	2306      	movs	r3, #6
 8001f94:	e00c      	b.n	8001fb0 <HAL_GPIO_Init+0x244>
 8001f96:	2307      	movs	r3, #7
 8001f98:	e00a      	b.n	8001fb0 <HAL_GPIO_Init+0x244>
 8001f9a:	2305      	movs	r3, #5
 8001f9c:	e008      	b.n	8001fb0 <HAL_GPIO_Init+0x244>
 8001f9e:	2304      	movs	r3, #4
 8001fa0:	e006      	b.n	8001fb0 <HAL_GPIO_Init+0x244>
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e004      	b.n	8001fb0 <HAL_GPIO_Init+0x244>
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	e002      	b.n	8001fb0 <HAL_GPIO_Init+0x244>
 8001faa:	2301      	movs	r3, #1
 8001fac:	e000      	b.n	8001fb0 <HAL_GPIO_Init+0x244>
 8001fae:	2300      	movs	r3, #0
 8001fb0:	697a      	ldr	r2, [r7, #20]
 8001fb2:	f002 0203 	and.w	r2, r2, #3
 8001fb6:	0092      	lsls	r2, r2, #2
 8001fb8:	4093      	lsls	r3, r2
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fc0:	4937      	ldr	r1, [pc, #220]	; (80020a0 <HAL_GPIO_Init+0x334>)
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	089b      	lsrs	r3, r3, #2
 8001fc6:	3302      	adds	r3, #2
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001fce:	4b3b      	ldr	r3, [pc, #236]	; (80020bc <HAL_GPIO_Init+0x350>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	43db      	mvns	r3, r3
 8001fd8:	693a      	ldr	r2, [r7, #16]
 8001fda:	4013      	ands	r3, r2
 8001fdc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d003      	beq.n	8001ff2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001ff2:	4a32      	ldr	r2, [pc, #200]	; (80020bc <HAL_GPIO_Init+0x350>)
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001ff8:	4b30      	ldr	r3, [pc, #192]	; (80020bc <HAL_GPIO_Init+0x350>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	43db      	mvns	r3, r3
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	4013      	ands	r3, r2
 8002006:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002010:	2b00      	cmp	r3, #0
 8002012:	d003      	beq.n	800201c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002014:	693a      	ldr	r2, [r7, #16]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	4313      	orrs	r3, r2
 800201a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800201c:	4a27      	ldr	r2, [pc, #156]	; (80020bc <HAL_GPIO_Init+0x350>)
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002022:	4b26      	ldr	r3, [pc, #152]	; (80020bc <HAL_GPIO_Init+0x350>)
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	43db      	mvns	r3, r3
 800202c:	693a      	ldr	r2, [r7, #16]
 800202e:	4013      	ands	r3, r2
 8002030:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d003      	beq.n	8002046 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	4313      	orrs	r3, r2
 8002044:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002046:	4a1d      	ldr	r2, [pc, #116]	; (80020bc <HAL_GPIO_Init+0x350>)
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800204c:	4b1b      	ldr	r3, [pc, #108]	; (80020bc <HAL_GPIO_Init+0x350>)
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	43db      	mvns	r3, r3
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	4013      	ands	r3, r2
 800205a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d003      	beq.n	8002070 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	4313      	orrs	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002070:	4a12      	ldr	r2, [pc, #72]	; (80020bc <HAL_GPIO_Init+0x350>)
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	3301      	adds	r3, #1
 800207a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	fa22 f303 	lsr.w	r3, r2, r3
 8002086:	2b00      	cmp	r3, #0
 8002088:	f47f ae78 	bne.w	8001d7c <HAL_GPIO_Init+0x10>
  }
}
 800208c:	bf00      	nop
 800208e:	bf00      	nop
 8002090:	371c      	adds	r7, #28
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	40021000 	.word	0x40021000
 80020a0:	40010000 	.word	0x40010000
 80020a4:	48000400 	.word	0x48000400
 80020a8:	48000800 	.word	0x48000800
 80020ac:	48000c00 	.word	0x48000c00
 80020b0:	48001000 	.word	0x48001000
 80020b4:	48001400 	.word	0x48001400
 80020b8:	48001800 	.word	0x48001800
 80020bc:	40010400 	.word	0x40010400

080020c0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b087      	sub	sp, #28
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020ca:	2300      	movs	r3, #0
 80020cc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80020ce:	e0cd      	b.n	800226c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80020d0:	2201      	movs	r2, #1
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	683a      	ldr	r2, [r7, #0]
 80020da:	4013      	ands	r3, r2
 80020dc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	f000 80c0 	beq.w	8002266 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80020e6:	4a68      	ldr	r2, [pc, #416]	; (8002288 <HAL_GPIO_DeInit+0x1c8>)
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	089b      	lsrs	r3, r3, #2
 80020ec:	3302      	adds	r3, #2
 80020ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020f2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	f003 0303 	and.w	r3, r3, #3
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	220f      	movs	r2, #15
 80020fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002102:	68fa      	ldr	r2, [r7, #12]
 8002104:	4013      	ands	r3, r2
 8002106:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800210e:	d025      	beq.n	800215c <HAL_GPIO_DeInit+0x9c>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4a5e      	ldr	r2, [pc, #376]	; (800228c <HAL_GPIO_DeInit+0x1cc>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d01f      	beq.n	8002158 <HAL_GPIO_DeInit+0x98>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a5d      	ldr	r2, [pc, #372]	; (8002290 <HAL_GPIO_DeInit+0x1d0>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d019      	beq.n	8002154 <HAL_GPIO_DeInit+0x94>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4a5c      	ldr	r2, [pc, #368]	; (8002294 <HAL_GPIO_DeInit+0x1d4>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d013      	beq.n	8002150 <HAL_GPIO_DeInit+0x90>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a5b      	ldr	r2, [pc, #364]	; (8002298 <HAL_GPIO_DeInit+0x1d8>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d00d      	beq.n	800214c <HAL_GPIO_DeInit+0x8c>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a5a      	ldr	r2, [pc, #360]	; (800229c <HAL_GPIO_DeInit+0x1dc>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d007      	beq.n	8002148 <HAL_GPIO_DeInit+0x88>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a59      	ldr	r2, [pc, #356]	; (80022a0 <HAL_GPIO_DeInit+0x1e0>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d101      	bne.n	8002144 <HAL_GPIO_DeInit+0x84>
 8002140:	2306      	movs	r3, #6
 8002142:	e00c      	b.n	800215e <HAL_GPIO_DeInit+0x9e>
 8002144:	2307      	movs	r3, #7
 8002146:	e00a      	b.n	800215e <HAL_GPIO_DeInit+0x9e>
 8002148:	2305      	movs	r3, #5
 800214a:	e008      	b.n	800215e <HAL_GPIO_DeInit+0x9e>
 800214c:	2304      	movs	r3, #4
 800214e:	e006      	b.n	800215e <HAL_GPIO_DeInit+0x9e>
 8002150:	2303      	movs	r3, #3
 8002152:	e004      	b.n	800215e <HAL_GPIO_DeInit+0x9e>
 8002154:	2302      	movs	r3, #2
 8002156:	e002      	b.n	800215e <HAL_GPIO_DeInit+0x9e>
 8002158:	2301      	movs	r3, #1
 800215a:	e000      	b.n	800215e <HAL_GPIO_DeInit+0x9e>
 800215c:	2300      	movs	r3, #0
 800215e:	697a      	ldr	r2, [r7, #20]
 8002160:	f002 0203 	and.w	r2, r2, #3
 8002164:	0092      	lsls	r2, r2, #2
 8002166:	4093      	lsls	r3, r2
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	429a      	cmp	r2, r3
 800216c:	d132      	bne.n	80021d4 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800216e:	4b4d      	ldr	r3, [pc, #308]	; (80022a4 <HAL_GPIO_DeInit+0x1e4>)
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	43db      	mvns	r3, r3
 8002176:	494b      	ldr	r1, [pc, #300]	; (80022a4 <HAL_GPIO_DeInit+0x1e4>)
 8002178:	4013      	ands	r3, r2
 800217a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800217c:	4b49      	ldr	r3, [pc, #292]	; (80022a4 <HAL_GPIO_DeInit+0x1e4>)
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	43db      	mvns	r3, r3
 8002184:	4947      	ldr	r1, [pc, #284]	; (80022a4 <HAL_GPIO_DeInit+0x1e4>)
 8002186:	4013      	ands	r3, r2
 8002188:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800218a:	4b46      	ldr	r3, [pc, #280]	; (80022a4 <HAL_GPIO_DeInit+0x1e4>)
 800218c:	689a      	ldr	r2, [r3, #8]
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	43db      	mvns	r3, r3
 8002192:	4944      	ldr	r1, [pc, #272]	; (80022a4 <HAL_GPIO_DeInit+0x1e4>)
 8002194:	4013      	ands	r3, r2
 8002196:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8002198:	4b42      	ldr	r3, [pc, #264]	; (80022a4 <HAL_GPIO_DeInit+0x1e4>)
 800219a:	68da      	ldr	r2, [r3, #12]
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	43db      	mvns	r3, r3
 80021a0:	4940      	ldr	r1, [pc, #256]	; (80022a4 <HAL_GPIO_DeInit+0x1e4>)
 80021a2:	4013      	ands	r3, r2
 80021a4:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	f003 0303 	and.w	r3, r3, #3
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	220f      	movs	r2, #15
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80021b6:	4a34      	ldr	r2, [pc, #208]	; (8002288 <HAL_GPIO_DeInit+0x1c8>)
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	089b      	lsrs	r3, r3, #2
 80021bc:	3302      	adds	r3, #2
 80021be:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	43da      	mvns	r2, r3
 80021c6:	4830      	ldr	r0, [pc, #192]	; (8002288 <HAL_GPIO_DeInit+0x1c8>)
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	089b      	lsrs	r3, r3, #2
 80021cc:	400a      	ands	r2, r1
 80021ce:	3302      	adds	r3, #2
 80021d0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	2103      	movs	r1, #3
 80021de:	fa01 f303 	lsl.w	r3, r1, r3
 80021e2:	431a      	orrs	r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	08da      	lsrs	r2, r3, #3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	3208      	adds	r2, #8
 80021f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	f003 0307 	and.w	r3, r3, #7
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	220f      	movs	r2, #15
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	43db      	mvns	r3, r3
 8002204:	697a      	ldr	r2, [r7, #20]
 8002206:	08d2      	lsrs	r2, r2, #3
 8002208:	4019      	ands	r1, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	3208      	adds	r2, #8
 800220e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	689a      	ldr	r2, [r3, #8]
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	2103      	movs	r1, #3
 800221c:	fa01 f303 	lsl.w	r3, r1, r3
 8002220:	43db      	mvns	r3, r3
 8002222:	401a      	ands	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	2101      	movs	r1, #1
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	fa01 f303 	lsl.w	r3, r1, r3
 8002234:	43db      	mvns	r3, r3
 8002236:	401a      	ands	r2, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68da      	ldr	r2, [r3, #12]
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	2103      	movs	r1, #3
 8002246:	fa01 f303 	lsl.w	r3, r1, r3
 800224a:	43db      	mvns	r3, r3
 800224c:	401a      	ands	r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002256:	2101      	movs	r1, #1
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	fa01 f303 	lsl.w	r3, r1, r3
 800225e:	43db      	mvns	r3, r3
 8002260:	401a      	ands	r2, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	3301      	adds	r3, #1
 800226a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800226c:	683a      	ldr	r2, [r7, #0]
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	fa22 f303 	lsr.w	r3, r2, r3
 8002274:	2b00      	cmp	r3, #0
 8002276:	f47f af2b 	bne.w	80020d0 <HAL_GPIO_DeInit+0x10>
  }
}
 800227a:	bf00      	nop
 800227c:	bf00      	nop
 800227e:	371c      	adds	r7, #28
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr
 8002288:	40010000 	.word	0x40010000
 800228c:	48000400 	.word	0x48000400
 8002290:	48000800 	.word	0x48000800
 8002294:	48000c00 	.word	0x48000c00
 8002298:	48001000 	.word	0x48001000
 800229c:	48001400 	.word	0x48001400
 80022a0:	48001800 	.word	0x48001800
 80022a4:	40010400 	.word	0x40010400

080022a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	460b      	mov	r3, r1
 80022b2:	807b      	strh	r3, [r7, #2]
 80022b4:	4613      	mov	r3, r2
 80022b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022b8:	787b      	ldrb	r3, [r7, #1]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d003      	beq.n	80022c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022be:	887a      	ldrh	r2, [r7, #2]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022c4:	e002      	b.n	80022cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022c6:	887a      	ldrh	r2, [r7, #2]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e081      	b.n	80023ee <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d106      	bne.n	8002304 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2200      	movs	r2, #0
 80022fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f7ff f922 	bl	8001548 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2224      	movs	r2, #36	; 0x24
 8002308:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f022 0201 	bic.w	r2, r2, #1
 800231a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685a      	ldr	r2, [r3, #4]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002328:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002338:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	68db      	ldr	r3, [r3, #12]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d107      	bne.n	8002352 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689a      	ldr	r2, [r3, #8]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	e006      	b.n	8002360 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	689a      	ldr	r2, [r3, #8]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800235e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	2b02      	cmp	r3, #2
 8002366:	d104      	bne.n	8002372 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002370:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	6812      	ldr	r2, [r2, #0]
 800237c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002380:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002384:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68da      	ldr	r2, [r3, #12]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002394:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	691a      	ldr	r2, [r3, #16]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	ea42 0103 	orr.w	r1, r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	699b      	ldr	r3, [r3, #24]
 80023a6:	021a      	lsls	r2, r3, #8
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	430a      	orrs	r2, r1
 80023ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	69d9      	ldr	r1, [r3, #28]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a1a      	ldr	r2, [r3, #32]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	430a      	orrs	r2, r1
 80023be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f042 0201 	orr.w	r2, r2, #1
 80023ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2220      	movs	r2, #32
 80023da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}

080023f6 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b084      	sub	sp, #16
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002412:	2b00      	cmp	r3, #0
 8002414:	d005      	beq.n	8002422 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800241a:	68ba      	ldr	r2, [r7, #8]
 800241c:	68f9      	ldr	r1, [r7, #12]
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	4798      	blx	r3
  }
}
 8002422:	bf00      	nop
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b086      	sub	sp, #24
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	699b      	ldr	r3, [r3, #24]
 8002438:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	0a1b      	lsrs	r3, r3, #8
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b00      	cmp	r3, #0
 800244c:	d010      	beq.n	8002470 <HAL_I2C_ER_IRQHandler+0x46>
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	09db      	lsrs	r3, r3, #7
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00a      	beq.n	8002470 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245e:	f043 0201 	orr.w	r2, r3, #1
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800246e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	0a9b      	lsrs	r3, r3, #10
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b00      	cmp	r3, #0
 800247a:	d010      	beq.n	800249e <HAL_I2C_ER_IRQHandler+0x74>
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	09db      	lsrs	r3, r3, #7
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d00a      	beq.n	800249e <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248c:	f043 0208 	orr.w	r2, r3, #8
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800249c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	0a5b      	lsrs	r3, r3, #9
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d010      	beq.n	80024cc <HAL_I2C_ER_IRQHandler+0xa2>
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	09db      	lsrs	r3, r3, #7
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d00a      	beq.n	80024cc <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ba:	f043 0202 	orr.w	r2, r3, #2
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024ca:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d0:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f003 030b 	and.w	r3, r3, #11
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d003      	beq.n	80024e4 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80024dc:	68f9      	ldr	r1, [r7, #12]
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f000 fb8a 	bl	8002bf8 <I2C_ITError>
  }
}
 80024e4:	bf00      	nop
 80024e6:	3718      	adds	r7, #24
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002508:	bf00      	nop
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	460b      	mov	r3, r1
 800251e:	70fb      	strb	r3, [r7, #3]
 8002520:	4613      	mov	r3, r2
 8002522:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002524:	bf00      	nop
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800254c:	bf00      	nop
 800254e:	370c      	adds	r7, #12
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800257c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002588:	2b01      	cmp	r3, #1
 800258a:	d101      	bne.n	8002590 <I2C_Slave_ISR_IT+0x24>
 800258c:	2302      	movs	r3, #2
 800258e:	e0ec      	b.n	800276a <I2C_Slave_ISR_IT+0x1fe>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	095b      	lsrs	r3, r3, #5
 800259c:	f003 0301 	and.w	r3, r3, #1
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d009      	beq.n	80025b8 <I2C_Slave_ISR_IT+0x4c>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	095b      	lsrs	r3, r3, #5
 80025a8:	f003 0301 	and.w	r3, r3, #1
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80025b0:	6939      	ldr	r1, [r7, #16]
 80025b2:	68f8      	ldr	r0, [r7, #12]
 80025b4:	f000 f9c0 	bl	8002938 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	091b      	lsrs	r3, r3, #4
 80025bc:	f003 0301 	and.w	r3, r3, #1
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d04d      	beq.n	8002660 <I2C_Slave_ISR_IT+0xf4>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	091b      	lsrs	r3, r3, #4
 80025c8:	f003 0301 	and.w	r3, r3, #1
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d047      	beq.n	8002660 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d128      	bne.n	800262c <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b28      	cmp	r3, #40	; 0x28
 80025e4:	d108      	bne.n	80025f8 <I2C_Slave_ISR_IT+0x8c>
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80025ec:	d104      	bne.n	80025f8 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80025ee:	6939      	ldr	r1, [r7, #16]
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 faab 	bl	8002b4c <I2C_ITListenCplt>
 80025f6:	e032      	b.n	800265e <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	2b29      	cmp	r3, #41	; 0x29
 8002602:	d10e      	bne.n	8002622 <I2C_Slave_ISR_IT+0xb6>
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800260a:	d00a      	beq.n	8002622 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2210      	movs	r2, #16
 8002612:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002614:	68f8      	ldr	r0, [r7, #12]
 8002616:	f000 fbe6 	bl	8002de6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f000 f92d 	bl	800287a <I2C_ITSlaveSeqCplt>
 8002620:	e01d      	b.n	800265e <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2210      	movs	r2, #16
 8002628:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800262a:	e096      	b.n	800275a <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2210      	movs	r2, #16
 8002632:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002638:	f043 0204 	orr.w	r2, r3, #4
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d004      	beq.n	8002650 <I2C_Slave_ISR_IT+0xe4>
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800264c:	f040 8085 	bne.w	800275a <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002654:	4619      	mov	r1, r3
 8002656:	68f8      	ldr	r0, [r7, #12]
 8002658:	f000 face 	bl	8002bf8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800265c:	e07d      	b.n	800275a <I2C_Slave_ISR_IT+0x1ee>
 800265e:	e07c      	b.n	800275a <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	089b      	lsrs	r3, r3, #2
 8002664:	f003 0301 	and.w	r3, r3, #1
 8002668:	2b00      	cmp	r3, #0
 800266a:	d030      	beq.n	80026ce <I2C_Slave_ISR_IT+0x162>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	089b      	lsrs	r3, r3, #2
 8002670:	f003 0301 	and.w	r3, r3, #1
 8002674:	2b00      	cmp	r3, #0
 8002676:	d02a      	beq.n	80026ce <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800267c:	b29b      	uxth	r3, r3
 800267e:	2b00      	cmp	r3, #0
 8002680:	d018      	beq.n	80026b4 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268c:	b2d2      	uxtb	r2, r2
 800268e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002694:	1c5a      	adds	r2, r3, #1
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800269e:	3b01      	subs	r3, #1
 80026a0:	b29a      	uxth	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	3b01      	subs	r3, #1
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d14f      	bne.n	800275e <I2C_Slave_ISR_IT+0x1f2>
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80026c4:	d04b      	beq.n	800275e <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80026c6:	68f8      	ldr	r0, [r7, #12]
 80026c8:	f000 f8d7 	bl	800287a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80026cc:	e047      	b.n	800275e <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	08db      	lsrs	r3, r3, #3
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d00a      	beq.n	80026f0 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	08db      	lsrs	r3, r3, #3
 80026de:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d004      	beq.n	80026f0 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80026e6:	6939      	ldr	r1, [r7, #16]
 80026e8:	68f8      	ldr	r0, [r7, #12]
 80026ea:	f000 f842 	bl	8002772 <I2C_ITAddrCplt>
 80026ee:	e037      	b.n	8002760 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	085b      	lsrs	r3, r3, #1
 80026f4:	f003 0301 	and.w	r3, r3, #1
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d031      	beq.n	8002760 <I2C_Slave_ISR_IT+0x1f4>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	085b      	lsrs	r3, r3, #1
 8002700:	f003 0301 	and.w	r3, r3, #1
 8002704:	2b00      	cmp	r3, #0
 8002706:	d02b      	beq.n	8002760 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800270c:	b29b      	uxth	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d018      	beq.n	8002744 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002716:	781a      	ldrb	r2, [r3, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002722:	1c5a      	adds	r2, r3, #1
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800272c:	b29b      	uxth	r3, r3
 800272e:	3b01      	subs	r3, #1
 8002730:	b29a      	uxth	r2, r3
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800273a:	3b01      	subs	r3, #1
 800273c:	b29a      	uxth	r2, r3
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	851a      	strh	r2, [r3, #40]	; 0x28
 8002742:	e00d      	b.n	8002760 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800274a:	d002      	beq.n	8002752 <I2C_Slave_ISR_IT+0x1e6>
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d106      	bne.n	8002760 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f000 f891 	bl	800287a <I2C_ITSlaveSeqCplt>
 8002758:	e002      	b.n	8002760 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 800275a:	bf00      	nop
 800275c:	e000      	b.n	8002760 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800275e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3718      	adds	r7, #24
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b084      	sub	sp, #16
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
 800277a:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002782:	b2db      	uxtb	r3, r3
 8002784:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002788:	2b28      	cmp	r3, #40	; 0x28
 800278a:	d16a      	bne.n	8002862 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	0c1b      	lsrs	r3, r3, #16
 8002794:	b2db      	uxtb	r3, r3
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	0c1b      	lsrs	r3, r3, #16
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80027aa:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027b8:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80027c6:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d138      	bne.n	8002842 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 80027d0:	897b      	ldrh	r3, [r7, #10]
 80027d2:	09db      	lsrs	r3, r3, #7
 80027d4:	b29a      	uxth	r2, r3
 80027d6:	89bb      	ldrh	r3, [r7, #12]
 80027d8:	4053      	eors	r3, r2
 80027da:	b29b      	uxth	r3, r3
 80027dc:	f003 0306 	and.w	r3, r3, #6
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d11c      	bne.n	800281e <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80027e4:	897b      	ldrh	r3, [r7, #10]
 80027e6:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027ec:	1c5a      	adds	r2, r3, #1
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d13b      	bne.n	8002872 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2208      	movs	r2, #8
 8002806:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002810:	89ba      	ldrh	r2, [r7, #12]
 8002812:	7bfb      	ldrb	r3, [r7, #15]
 8002814:	4619      	mov	r1, r3
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f7ff fe7c 	bl	8002514 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800281c:	e029      	b.n	8002872 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800281e:	893b      	ldrh	r3, [r7, #8]
 8002820:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002822:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f000 fb1f 	bl	8002e6a <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002834:	89ba      	ldrh	r2, [r7, #12]
 8002836:	7bfb      	ldrb	r3, [r7, #15]
 8002838:	4619      	mov	r1, r3
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f7ff fe6a 	bl	8002514 <HAL_I2C_AddrCallback>
}
 8002840:	e017      	b.n	8002872 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002842:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f000 fb0f 	bl	8002e6a <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2200      	movs	r2, #0
 8002850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002854:	89ba      	ldrh	r2, [r7, #12]
 8002856:	7bfb      	ldrb	r3, [r7, #15]
 8002858:	4619      	mov	r1, r3
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f7ff fe5a 	bl	8002514 <HAL_I2C_AddrCallback>
}
 8002860:	e007      	b.n	8002872 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2208      	movs	r2, #8
 8002868:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8002872:	bf00      	nop
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800287a:	b580      	push	{r7, lr}
 800287c:	b084      	sub	sp, #16
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	0b9b      	lsrs	r3, r3, #14
 8002896:	f003 0301 	and.w	r3, r3, #1
 800289a:	2b00      	cmp	r3, #0
 800289c:	d008      	beq.n	80028b0 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	e00d      	b.n	80028cc <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	0bdb      	lsrs	r3, r3, #15
 80028b4:	f003 0301 	and.w	r3, r3, #1
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d007      	beq.n	80028cc <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028ca:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b29      	cmp	r3, #41	; 0x29
 80028d6:	d112      	bne.n	80028fe <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2228      	movs	r2, #40	; 0x28
 80028dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2221      	movs	r2, #33	; 0x21
 80028e4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80028e6:	2101      	movs	r1, #1
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f000 fabe 	bl	8002e6a <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7ff fdf8 	bl	80024ec <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80028fc:	e017      	b.n	800292e <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b2a      	cmp	r3, #42	; 0x2a
 8002908:	d111      	bne.n	800292e <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2228      	movs	r2, #40	; 0x28
 800290e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2222      	movs	r2, #34	; 0x22
 8002916:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002918:	2102      	movs	r1, #2
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 faa5 	bl	8002e6a <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f7ff fde9 	bl	8002500 <HAL_I2C_SlaveRxCpltCallback>
}
 800292e:	bf00      	nop
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
	...

08002938 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002954:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2220      	movs	r2, #32
 800295c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800295e:	7bfb      	ldrb	r3, [r7, #15]
 8002960:	2b21      	cmp	r3, #33	; 0x21
 8002962:	d002      	beq.n	800296a <I2C_ITSlaveCplt+0x32>
 8002964:	7bfb      	ldrb	r3, [r7, #15]
 8002966:	2b29      	cmp	r3, #41	; 0x29
 8002968:	d108      	bne.n	800297c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800296a:	f248 0101 	movw	r1, #32769	; 0x8001
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f000 fa7b 	bl	8002e6a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2221      	movs	r2, #33	; 0x21
 8002978:	631a      	str	r2, [r3, #48]	; 0x30
 800297a:	e00d      	b.n	8002998 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800297c:	7bfb      	ldrb	r3, [r7, #15]
 800297e:	2b22      	cmp	r3, #34	; 0x22
 8002980:	d002      	beq.n	8002988 <I2C_ITSlaveCplt+0x50>
 8002982:	7bfb      	ldrb	r3, [r7, #15]
 8002984:	2b2a      	cmp	r3, #42	; 0x2a
 8002986:	d107      	bne.n	8002998 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002988:	f248 0102 	movw	r1, #32770	; 0x8002
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 fa6c 	bl	8002e6a <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2222      	movs	r2, #34	; 0x22
 8002996:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	685a      	ldr	r2, [r3, #4]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80029a6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	6859      	ldr	r1, [r3, #4]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	4b64      	ldr	r3, [pc, #400]	; (8002b44 <I2C_ITSlaveCplt+0x20c>)
 80029b4:	400b      	ands	r3, r1
 80029b6:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f000 fa14 	bl	8002de6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	0b9b      	lsrs	r3, r3, #14
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d013      	beq.n	80029f2 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80029d8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d020      	beq.n	8002a24 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	b29a      	uxth	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80029f0:	e018      	b.n	8002a24 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	0bdb      	lsrs	r3, r3, #15
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d012      	beq.n	8002a24 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a0c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d006      	beq.n	8002a24 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	089b      	lsrs	r3, r3, #2
 8002a28:	f003 0301 	and.w	r3, r3, #1
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d020      	beq.n	8002a72 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	f023 0304 	bic.w	r3, r3, #4
 8002a36:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a42:	b2d2      	uxtb	r2, r2
 8002a44:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a4a:	1c5a      	adds	r2, r3, #1
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00c      	beq.n	8002a72 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	b29a      	uxth	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d005      	beq.n	8002a88 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a80:	f043 0204 	orr.w	r2, r3, #4
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d010      	beq.n	8002ac0 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f000 f8a7 	bl	8002bf8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b28      	cmp	r3, #40	; 0x28
 8002ab4:	d141      	bne.n	8002b3a <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8002ab6:	6979      	ldr	r1, [r7, #20]
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f000 f847 	bl	8002b4c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002abe:	e03c      	b.n	8002b3a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002ac8:	d014      	beq.n	8002af4 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7ff fed5 	bl	800287a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a1d      	ldr	r2, [pc, #116]	; (8002b48 <I2C_ITSlaveCplt+0x210>)
 8002ad4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2220      	movs	r2, #32
 8002ada:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f7ff fd1f 	bl	8002530 <HAL_I2C_ListenCpltCallback>
}
 8002af2:	e022      	b.n	8002b3a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	2b22      	cmp	r3, #34	; 0x22
 8002afe:	d10e      	bne.n	8002b1e <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2220      	movs	r2, #32
 8002b04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7ff fcf2 	bl	8002500 <HAL_I2C_SlaveRxCpltCallback>
}
 8002b1c:	e00d      	b.n	8002b3a <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2220      	movs	r2, #32
 8002b22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f7ff fcd9 	bl	80024ec <HAL_I2C_SlaveTxCpltCallback>
}
 8002b3a:	bf00      	nop
 8002b3c:	3718      	adds	r7, #24
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	fe00e800 	.word	0xfe00e800
 8002b48:	ffff0000 	.word	0xffff0000

08002b4c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a26      	ldr	r2, [pc, #152]	; (8002bf4 <I2C_ITListenCplt+0xa8>)
 8002b5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2220      	movs	r2, #32
 8002b66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	089b      	lsrs	r3, r3, #2
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d022      	beq.n	8002bca <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8e:	b2d2      	uxtb	r2, r2
 8002b90:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b96:	1c5a      	adds	r2, r3, #1
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d012      	beq.n	8002bca <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bb4:	b29b      	uxth	r3, r3
 8002bb6:	3b01      	subs	r3, #1
 8002bb8:	b29a      	uxth	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc2:	f043 0204 	orr.w	r2, r3, #4
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002bca:	f248 0103 	movw	r1, #32771	; 0x8003
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 f94b 	bl	8002e6a <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2210      	movs	r2, #16
 8002bda:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f7ff fca3 	bl	8002530 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	ffff0000 	.word	0xffff0000

08002bf8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a5d      	ldr	r2, [pc, #372]	; (8002d8c <I2C_ITError+0x194>)
 8002c16:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	431a      	orrs	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002c2a:	7bfb      	ldrb	r3, [r7, #15]
 8002c2c:	2b28      	cmp	r3, #40	; 0x28
 8002c2e:	d005      	beq.n	8002c3c <I2C_ITError+0x44>
 8002c30:	7bfb      	ldrb	r3, [r7, #15]
 8002c32:	2b29      	cmp	r3, #41	; 0x29
 8002c34:	d002      	beq.n	8002c3c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002c36:	7bfb      	ldrb	r3, [r7, #15]
 8002c38:	2b2a      	cmp	r3, #42	; 0x2a
 8002c3a:	d10b      	bne.n	8002c54 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002c3c:	2103      	movs	r1, #3
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 f913 	bl	8002e6a <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2228      	movs	r2, #40	; 0x28
 8002c48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4a50      	ldr	r2, [pc, #320]	; (8002d90 <I2C_ITError+0x198>)
 8002c50:	635a      	str	r2, [r3, #52]	; 0x34
 8002c52:	e011      	b.n	8002c78 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002c54:	f248 0103 	movw	r1, #32771	; 0x8003
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 f906 	bl	8002e6a <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	2b60      	cmp	r3, #96	; 0x60
 8002c68:	d003      	beq.n	8002c72 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2220      	movs	r2, #32
 8002c6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7c:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d039      	beq.n	8002cfa <I2C_ITError+0x102>
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	2b11      	cmp	r3, #17
 8002c8a:	d002      	beq.n	8002c92 <I2C_ITError+0x9a>
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	2b21      	cmp	r3, #33	; 0x21
 8002c90:	d133      	bne.n	8002cfa <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ca0:	d107      	bne.n	8002cb2 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002cb0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff f849 	bl	8001d4e <HAL_DMA_GetState>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d017      	beq.n	8002cf2 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc6:	4a33      	ldr	r2, [pc, #204]	; (8002d94 <I2C_ITError+0x19c>)
 8002cc8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7fe fff8 	bl	8001ccc <HAL_DMA_Abort_IT>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d04d      	beq.n	8002d7e <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002cec:	4610      	mov	r0, r2
 8002cee:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002cf0:	e045      	b.n	8002d7e <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f000 f850 	bl	8002d98 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002cf8:	e041      	b.n	8002d7e <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d039      	beq.n	8002d76 <I2C_ITError+0x17e>
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	2b12      	cmp	r3, #18
 8002d06:	d002      	beq.n	8002d0e <I2C_ITError+0x116>
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	2b22      	cmp	r3, #34	; 0x22
 8002d0c:	d133      	bne.n	8002d76 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d1c:	d107      	bne.n	8002d2e <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d2c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7ff f80b 	bl	8001d4e <HAL_DMA_GetState>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d017      	beq.n	8002d6e <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d42:	4a14      	ldr	r2, [pc, #80]	; (8002d94 <I2C_ITError+0x19c>)
 8002d44:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fe ffba 	bl	8001ccc <HAL_DMA_Abort_IT>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d011      	beq.n	8002d82 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002d68:	4610      	mov	r0, r2
 8002d6a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d6c:	e009      	b.n	8002d82 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 f812 	bl	8002d98 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d74:	e005      	b.n	8002d82 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f80e 	bl	8002d98 <I2C_TreatErrorCallback>
  }
}
 8002d7c:	e002      	b.n	8002d84 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002d7e:	bf00      	nop
 8002d80:	e000      	b.n	8002d84 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002d82:	bf00      	nop
}
 8002d84:	bf00      	nop
 8002d86:	3710      	adds	r7, #16
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	ffff0000 	.word	0xffff0000
 8002d90:	0800256d 	.word	0x0800256d
 8002d94:	08002e2f 	.word	0x08002e2f

08002d98 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	2b60      	cmp	r3, #96	; 0x60
 8002daa:	d10e      	bne.n	8002dca <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2220      	movs	r2, #32
 8002db0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f7ff fbc8 	bl	8002558 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002dc8:	e009      	b.n	8002dde <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f7ff fbb3 	bl	8002544 <HAL_I2C_ErrorCallback>
}
 8002dde:	bf00      	nop
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002de6:	b480      	push	{r7}
 8002de8:	b083      	sub	sp, #12
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	f003 0302 	and.w	r3, r3, #2
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d103      	bne.n	8002e04 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2200      	movs	r2, #0
 8002e02:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	699b      	ldr	r3, [r3, #24]
 8002e0a:	f003 0301 	and.w	r3, r3, #1
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d007      	beq.n	8002e22 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	699a      	ldr	r2, [r3, #24]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f042 0201 	orr.w	r2, r2, #1
 8002e20:	619a      	str	r2, [r3, #24]
  }
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr

08002e2e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8002e2e:	b580      	push	{r7, lr}
 8002e30:	b084      	sub	sp, #16
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e3a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d003      	beq.n	8002e4c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e48:	2200      	movs	r2, #0
 8002e4a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d003      	beq.n	8002e5c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e58:	2200      	movs	r2, #0
 8002e5a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f7ff ff9b 	bl	8002d98 <I2C_TreatErrorCallback>
}
 8002e62:	bf00      	nop
 8002e64:	3710      	adds	r7, #16
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}

08002e6a <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	b085      	sub	sp, #20
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
 8002e72:	460b      	mov	r3, r1
 8002e74:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8002e76:	2300      	movs	r3, #0
 8002e78:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002e7a:	887b      	ldrh	r3, [r7, #2]
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00f      	beq.n	8002ea4 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8002e8a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002e98:	2b28      	cmp	r3, #40	; 0x28
 8002e9a:	d003      	beq.n	8002ea4 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8002ea2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002ea4:	887b      	ldrh	r3, [r7, #2]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00f      	beq.n	8002ece <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8002eb4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002ec2:	2b28      	cmp	r3, #40	; 0x28
 8002ec4:	d003      	beq.n	8002ece <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8002ecc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002ece:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	da03      	bge.n	8002ede <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8002edc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002ede:	887b      	ldrh	r3, [r7, #2]
 8002ee0:	2b10      	cmp	r3, #16
 8002ee2:	d103      	bne.n	8002eec <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8002eea:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002eec:	887b      	ldrh	r3, [r7, #2]
 8002eee:	2b20      	cmp	r3, #32
 8002ef0:	d103      	bne.n	8002efa <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f043 0320 	orr.w	r3, r3, #32
 8002ef8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002efa:	887b      	ldrh	r3, [r7, #2]
 8002efc:	2b40      	cmp	r3, #64	; 0x40
 8002efe:	d103      	bne.n	8002f08 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f06:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6819      	ldr	r1, [r3, #0]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	43da      	mvns	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	400a      	ands	r2, r1
 8002f18:	601a      	str	r2, [r3, #0]
}
 8002f1a:	bf00      	nop
 8002f1c:	3714      	adds	r7, #20
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr

08002f26 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f26:	b480      	push	{r7}
 8002f28:	b083      	sub	sp, #12
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
 8002f2e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b20      	cmp	r3, #32
 8002f3a:	d138      	bne.n	8002fae <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d101      	bne.n	8002f4a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f46:	2302      	movs	r3, #2
 8002f48:	e032      	b.n	8002fb0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2224      	movs	r2, #36	; 0x24
 8002f56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f022 0201 	bic.w	r2, r2, #1
 8002f68:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f78:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	6819      	ldr	r1, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	683a      	ldr	r2, [r7, #0]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f042 0201 	orr.w	r2, r2, #1
 8002f98:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2220      	movs	r2, #32
 8002f9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002faa:	2300      	movs	r3, #0
 8002fac:	e000      	b.n	8002fb0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fae:	2302      	movs	r3, #2
  }
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	2b20      	cmp	r3, #32
 8002fd0:	d139      	bne.n	8003046 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d101      	bne.n	8002fe0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002fdc:	2302      	movs	r3, #2
 8002fde:	e033      	b.n	8003048 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2224      	movs	r2, #36	; 0x24
 8002fec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 0201 	bic.w	r2, r2, #1
 8002ffe:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800300e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	021b      	lsls	r3, r3, #8
 8003014:	68fa      	ldr	r2, [r7, #12]
 8003016:	4313      	orrs	r3, r2
 8003018:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f042 0201 	orr.w	r2, r2, #1
 8003030:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2220      	movs	r2, #32
 8003036:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003042:	2300      	movs	r3, #0
 8003044:	e000      	b.n	8003048 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003046:	2302      	movs	r3, #2
  }
}
 8003048:	4618      	mov	r0, r3
 800304a:	3714      	adds	r7, #20
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003058:	4b04      	ldr	r3, [pc, #16]	; (800306c <HAL_PWREx_GetVoltageRange+0x18>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003060:	4618      	mov	r0, r3
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	40007000 	.word	0x40007000

08003070 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800307e:	d130      	bne.n	80030e2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003080:	4b23      	ldr	r3, [pc, #140]	; (8003110 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003088:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800308c:	d038      	beq.n	8003100 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800308e:	4b20      	ldr	r3, [pc, #128]	; (8003110 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003096:	4a1e      	ldr	r2, [pc, #120]	; (8003110 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003098:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800309c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800309e:	4b1d      	ldr	r3, [pc, #116]	; (8003114 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	2232      	movs	r2, #50	; 0x32
 80030a4:	fb02 f303 	mul.w	r3, r2, r3
 80030a8:	4a1b      	ldr	r2, [pc, #108]	; (8003118 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80030aa:	fba2 2303 	umull	r2, r3, r2, r3
 80030ae:	0c9b      	lsrs	r3, r3, #18
 80030b0:	3301      	adds	r3, #1
 80030b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030b4:	e002      	b.n	80030bc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	3b01      	subs	r3, #1
 80030ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030bc:	4b14      	ldr	r3, [pc, #80]	; (8003110 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030be:	695b      	ldr	r3, [r3, #20]
 80030c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030c8:	d102      	bne.n	80030d0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d1f2      	bne.n	80030b6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030d0:	4b0f      	ldr	r3, [pc, #60]	; (8003110 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030d2:	695b      	ldr	r3, [r3, #20]
 80030d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030dc:	d110      	bne.n	8003100 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e00f      	b.n	8003102 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80030e2:	4b0b      	ldr	r3, [pc, #44]	; (8003110 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80030ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030ee:	d007      	beq.n	8003100 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80030f0:	4b07      	ldr	r3, [pc, #28]	; (8003110 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80030f8:	4a05      	ldr	r2, [pc, #20]	; (8003110 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030fe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3714      	adds	r7, #20
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	40007000 	.word	0x40007000
 8003114:	20000000 	.word	0x20000000
 8003118:	431bde83 	.word	0x431bde83

0800311c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b088      	sub	sp, #32
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d101      	bne.n	800312e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e3d4      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800312e:	4ba1      	ldr	r3, [pc, #644]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f003 030c 	and.w	r3, r3, #12
 8003136:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003138:	4b9e      	ldr	r3, [pc, #632]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	f003 0303 	and.w	r3, r3, #3
 8003140:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0310 	and.w	r3, r3, #16
 800314a:	2b00      	cmp	r3, #0
 800314c:	f000 80e4 	beq.w	8003318 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d007      	beq.n	8003166 <HAL_RCC_OscConfig+0x4a>
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	2b0c      	cmp	r3, #12
 800315a:	f040 808b 	bne.w	8003274 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	2b01      	cmp	r3, #1
 8003162:	f040 8087 	bne.w	8003274 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003166:	4b93      	ldr	r3, [pc, #588]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0302 	and.w	r3, r3, #2
 800316e:	2b00      	cmp	r3, #0
 8003170:	d005      	beq.n	800317e <HAL_RCC_OscConfig+0x62>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d101      	bne.n	800317e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e3ac      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a1a      	ldr	r2, [r3, #32]
 8003182:	4b8c      	ldr	r3, [pc, #560]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0308 	and.w	r3, r3, #8
 800318a:	2b00      	cmp	r3, #0
 800318c:	d004      	beq.n	8003198 <HAL_RCC_OscConfig+0x7c>
 800318e:	4b89      	ldr	r3, [pc, #548]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003196:	e005      	b.n	80031a4 <HAL_RCC_OscConfig+0x88>
 8003198:	4b86      	ldr	r3, [pc, #536]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 800319a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800319e:	091b      	lsrs	r3, r3, #4
 80031a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d223      	bcs.n	80031f0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a1b      	ldr	r3, [r3, #32]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f000 fd73 	bl	8003c98 <RCC_SetFlashLatencyFromMSIRange>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e38d      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031bc:	4b7d      	ldr	r3, [pc, #500]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a7c      	ldr	r2, [pc, #496]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80031c2:	f043 0308 	orr.w	r3, r3, #8
 80031c6:	6013      	str	r3, [r2, #0]
 80031c8:	4b7a      	ldr	r3, [pc, #488]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	4977      	ldr	r1, [pc, #476]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80031d6:	4313      	orrs	r3, r2
 80031d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031da:	4b76      	ldr	r3, [pc, #472]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	021b      	lsls	r3, r3, #8
 80031e8:	4972      	ldr	r1, [pc, #456]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	604b      	str	r3, [r1, #4]
 80031ee:	e025      	b.n	800323c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031f0:	4b70      	ldr	r3, [pc, #448]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a6f      	ldr	r2, [pc, #444]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80031f6:	f043 0308 	orr.w	r3, r3, #8
 80031fa:	6013      	str	r3, [r2, #0]
 80031fc:	4b6d      	ldr	r3, [pc, #436]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a1b      	ldr	r3, [r3, #32]
 8003208:	496a      	ldr	r1, [pc, #424]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 800320a:	4313      	orrs	r3, r2
 800320c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800320e:	4b69      	ldr	r3, [pc, #420]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	69db      	ldr	r3, [r3, #28]
 800321a:	021b      	lsls	r3, r3, #8
 800321c:	4965      	ldr	r1, [pc, #404]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 800321e:	4313      	orrs	r3, r2
 8003220:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d109      	bne.n	800323c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a1b      	ldr	r3, [r3, #32]
 800322c:	4618      	mov	r0, r3
 800322e:	f000 fd33 	bl	8003c98 <RCC_SetFlashLatencyFromMSIRange>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d001      	beq.n	800323c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e34d      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800323c:	f000 fc36 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 8003240:	4602      	mov	r2, r0
 8003242:	4b5c      	ldr	r3, [pc, #368]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	091b      	lsrs	r3, r3, #4
 8003248:	f003 030f 	and.w	r3, r3, #15
 800324c:	495a      	ldr	r1, [pc, #360]	; (80033b8 <HAL_RCC_OscConfig+0x29c>)
 800324e:	5ccb      	ldrb	r3, [r1, r3]
 8003250:	f003 031f 	and.w	r3, r3, #31
 8003254:	fa22 f303 	lsr.w	r3, r2, r3
 8003258:	4a58      	ldr	r2, [pc, #352]	; (80033bc <HAL_RCC_OscConfig+0x2a0>)
 800325a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800325c:	4b58      	ldr	r3, [pc, #352]	; (80033c0 <HAL_RCC_OscConfig+0x2a4>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4618      	mov	r0, r3
 8003262:	f7fe fa65 	bl	8001730 <HAL_InitTick>
 8003266:	4603      	mov	r3, r0
 8003268:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800326a:	7bfb      	ldrb	r3, [r7, #15]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d052      	beq.n	8003316 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	e331      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d032      	beq.n	80032e2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800327c:	4b4d      	ldr	r3, [pc, #308]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a4c      	ldr	r2, [pc, #304]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 8003282:	f043 0301 	orr.w	r3, r3, #1
 8003286:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003288:	f7fe fc32 	bl	8001af0 <HAL_GetTick>
 800328c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800328e:	e008      	b.n	80032a2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003290:	f7fe fc2e 	bl	8001af0 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b02      	cmp	r3, #2
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e31a      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032a2:	4b44      	ldr	r3, [pc, #272]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d0f0      	beq.n	8003290 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032ae:	4b41      	ldr	r3, [pc, #260]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a40      	ldr	r2, [pc, #256]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80032b4:	f043 0308 	orr.w	r3, r3, #8
 80032b8:	6013      	str	r3, [r2, #0]
 80032ba:	4b3e      	ldr	r3, [pc, #248]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a1b      	ldr	r3, [r3, #32]
 80032c6:	493b      	ldr	r1, [pc, #236]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032cc:	4b39      	ldr	r3, [pc, #228]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	69db      	ldr	r3, [r3, #28]
 80032d8:	021b      	lsls	r3, r3, #8
 80032da:	4936      	ldr	r1, [pc, #216]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	604b      	str	r3, [r1, #4]
 80032e0:	e01a      	b.n	8003318 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80032e2:	4b34      	ldr	r3, [pc, #208]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a33      	ldr	r2, [pc, #204]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 80032e8:	f023 0301 	bic.w	r3, r3, #1
 80032ec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032ee:	f7fe fbff 	bl	8001af0 <HAL_GetTick>
 80032f2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032f4:	e008      	b.n	8003308 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032f6:	f7fe fbfb 	bl	8001af0 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	2b02      	cmp	r3, #2
 8003302:	d901      	bls.n	8003308 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003304:	2303      	movs	r3, #3
 8003306:	e2e7      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003308:	4b2a      	ldr	r3, [pc, #168]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0302 	and.w	r3, r3, #2
 8003310:	2b00      	cmp	r3, #0
 8003312:	d1f0      	bne.n	80032f6 <HAL_RCC_OscConfig+0x1da>
 8003314:	e000      	b.n	8003318 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003316:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0301 	and.w	r3, r3, #1
 8003320:	2b00      	cmp	r3, #0
 8003322:	d074      	beq.n	800340e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	2b08      	cmp	r3, #8
 8003328:	d005      	beq.n	8003336 <HAL_RCC_OscConfig+0x21a>
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	2b0c      	cmp	r3, #12
 800332e:	d10e      	bne.n	800334e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	2b03      	cmp	r3, #3
 8003334:	d10b      	bne.n	800334e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003336:	4b1f      	ldr	r3, [pc, #124]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d064      	beq.n	800340c <HAL_RCC_OscConfig+0x2f0>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d160      	bne.n	800340c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e2c4      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003356:	d106      	bne.n	8003366 <HAL_RCC_OscConfig+0x24a>
 8003358:	4b16      	ldr	r3, [pc, #88]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a15      	ldr	r2, [pc, #84]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 800335e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003362:	6013      	str	r3, [r2, #0]
 8003364:	e01d      	b.n	80033a2 <HAL_RCC_OscConfig+0x286>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800336e:	d10c      	bne.n	800338a <HAL_RCC_OscConfig+0x26e>
 8003370:	4b10      	ldr	r3, [pc, #64]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a0f      	ldr	r2, [pc, #60]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 8003376:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800337a:	6013      	str	r3, [r2, #0]
 800337c:	4b0d      	ldr	r3, [pc, #52]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a0c      	ldr	r2, [pc, #48]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 8003382:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003386:	6013      	str	r3, [r2, #0]
 8003388:	e00b      	b.n	80033a2 <HAL_RCC_OscConfig+0x286>
 800338a:	4b0a      	ldr	r3, [pc, #40]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a09      	ldr	r2, [pc, #36]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 8003390:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003394:	6013      	str	r3, [r2, #0]
 8003396:	4b07      	ldr	r3, [pc, #28]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a06      	ldr	r2, [pc, #24]	; (80033b4 <HAL_RCC_OscConfig+0x298>)
 800339c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033a0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d01c      	beq.n	80033e4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033aa:	f7fe fba1 	bl	8001af0 <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033b0:	e011      	b.n	80033d6 <HAL_RCC_OscConfig+0x2ba>
 80033b2:	bf00      	nop
 80033b4:	40021000 	.word	0x40021000
 80033b8:	0800dc3c 	.word	0x0800dc3c
 80033bc:	20000000 	.word	0x20000000
 80033c0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033c4:	f7fe fb94 	bl	8001af0 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	2b64      	cmp	r3, #100	; 0x64
 80033d0:	d901      	bls.n	80033d6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e280      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033d6:	4baf      	ldr	r3, [pc, #700]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d0f0      	beq.n	80033c4 <HAL_RCC_OscConfig+0x2a8>
 80033e2:	e014      	b.n	800340e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e4:	f7fe fb84 	bl	8001af0 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033ea:	e008      	b.n	80033fe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033ec:	f7fe fb80 	bl	8001af0 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b64      	cmp	r3, #100	; 0x64
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e26c      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033fe:	4ba5      	ldr	r3, [pc, #660]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1f0      	bne.n	80033ec <HAL_RCC_OscConfig+0x2d0>
 800340a:	e000      	b.n	800340e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800340c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d060      	beq.n	80034dc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	2b04      	cmp	r3, #4
 800341e:	d005      	beq.n	800342c <HAL_RCC_OscConfig+0x310>
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	2b0c      	cmp	r3, #12
 8003424:	d119      	bne.n	800345a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	2b02      	cmp	r3, #2
 800342a:	d116      	bne.n	800345a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800342c:	4b99      	ldr	r3, [pc, #612]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003434:	2b00      	cmp	r3, #0
 8003436:	d005      	beq.n	8003444 <HAL_RCC_OscConfig+0x328>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d101      	bne.n	8003444 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e249      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003444:	4b93      	ldr	r3, [pc, #588]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	691b      	ldr	r3, [r3, #16]
 8003450:	061b      	lsls	r3, r3, #24
 8003452:	4990      	ldr	r1, [pc, #576]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003454:	4313      	orrs	r3, r2
 8003456:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003458:	e040      	b.n	80034dc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d023      	beq.n	80034aa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003462:	4b8c      	ldr	r3, [pc, #560]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a8b      	ldr	r2, [pc, #556]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800346c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800346e:	f7fe fb3f 	bl	8001af0 <HAL_GetTick>
 8003472:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003474:	e008      	b.n	8003488 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003476:	f7fe fb3b 	bl	8001af0 <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	2b02      	cmp	r3, #2
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e227      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003488:	4b82      	ldr	r3, [pc, #520]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003490:	2b00      	cmp	r3, #0
 8003492:	d0f0      	beq.n	8003476 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003494:	4b7f      	ldr	r3, [pc, #508]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	061b      	lsls	r3, r3, #24
 80034a2:	497c      	ldr	r1, [pc, #496]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	604b      	str	r3, [r1, #4]
 80034a8:	e018      	b.n	80034dc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034aa:	4b7a      	ldr	r3, [pc, #488]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a79      	ldr	r2, [pc, #484]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 80034b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b6:	f7fe fb1b 	bl	8001af0 <HAL_GetTick>
 80034ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034bc:	e008      	b.n	80034d0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034be:	f7fe fb17 	bl	8001af0 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d901      	bls.n	80034d0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e203      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034d0:	4b70      	ldr	r3, [pc, #448]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1f0      	bne.n	80034be <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0308 	and.w	r3, r3, #8
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d03c      	beq.n	8003562 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	695b      	ldr	r3, [r3, #20]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d01c      	beq.n	800352a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034f0:	4b68      	ldr	r3, [pc, #416]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 80034f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034f6:	4a67      	ldr	r2, [pc, #412]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 80034f8:	f043 0301 	orr.w	r3, r3, #1
 80034fc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003500:	f7fe faf6 	bl	8001af0 <HAL_GetTick>
 8003504:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003506:	e008      	b.n	800351a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003508:	f7fe faf2 	bl	8001af0 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e1de      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800351a:	4b5e      	ldr	r3, [pc, #376]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 800351c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003520:	f003 0302 	and.w	r3, r3, #2
 8003524:	2b00      	cmp	r3, #0
 8003526:	d0ef      	beq.n	8003508 <HAL_RCC_OscConfig+0x3ec>
 8003528:	e01b      	b.n	8003562 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800352a:	4b5a      	ldr	r3, [pc, #360]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 800352c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003530:	4a58      	ldr	r2, [pc, #352]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003532:	f023 0301 	bic.w	r3, r3, #1
 8003536:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800353a:	f7fe fad9 	bl	8001af0 <HAL_GetTick>
 800353e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003540:	e008      	b.n	8003554 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003542:	f7fe fad5 	bl	8001af0 <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	2b02      	cmp	r3, #2
 800354e:	d901      	bls.n	8003554 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e1c1      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003554:	4b4f      	ldr	r3, [pc, #316]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003556:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800355a:	f003 0302 	and.w	r3, r3, #2
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1ef      	bne.n	8003542 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0304 	and.w	r3, r3, #4
 800356a:	2b00      	cmp	r3, #0
 800356c:	f000 80a6 	beq.w	80036bc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003570:	2300      	movs	r3, #0
 8003572:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003574:	4b47      	ldr	r3, [pc, #284]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d10d      	bne.n	800359c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003580:	4b44      	ldr	r3, [pc, #272]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003584:	4a43      	ldr	r2, [pc, #268]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003586:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800358a:	6593      	str	r3, [r2, #88]	; 0x58
 800358c:	4b41      	ldr	r3, [pc, #260]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 800358e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003590:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003594:	60bb      	str	r3, [r7, #8]
 8003596:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003598:	2301      	movs	r3, #1
 800359a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800359c:	4b3e      	ldr	r3, [pc, #248]	; (8003698 <HAL_RCC_OscConfig+0x57c>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d118      	bne.n	80035da <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035a8:	4b3b      	ldr	r3, [pc, #236]	; (8003698 <HAL_RCC_OscConfig+0x57c>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a3a      	ldr	r2, [pc, #232]	; (8003698 <HAL_RCC_OscConfig+0x57c>)
 80035ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035b4:	f7fe fa9c 	bl	8001af0 <HAL_GetTick>
 80035b8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035ba:	e008      	b.n	80035ce <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035bc:	f7fe fa98 	bl	8001af0 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e184      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035ce:	4b32      	ldr	r3, [pc, #200]	; (8003698 <HAL_RCC_OscConfig+0x57c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d0f0      	beq.n	80035bc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d108      	bne.n	80035f4 <HAL_RCC_OscConfig+0x4d8>
 80035e2:	4b2c      	ldr	r3, [pc, #176]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 80035e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e8:	4a2a      	ldr	r2, [pc, #168]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 80035ea:	f043 0301 	orr.w	r3, r3, #1
 80035ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035f2:	e024      	b.n	800363e <HAL_RCC_OscConfig+0x522>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	2b05      	cmp	r3, #5
 80035fa:	d110      	bne.n	800361e <HAL_RCC_OscConfig+0x502>
 80035fc:	4b25      	ldr	r3, [pc, #148]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 80035fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003602:	4a24      	ldr	r2, [pc, #144]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003604:	f043 0304 	orr.w	r3, r3, #4
 8003608:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800360c:	4b21      	ldr	r3, [pc, #132]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 800360e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003612:	4a20      	ldr	r2, [pc, #128]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003614:	f043 0301 	orr.w	r3, r3, #1
 8003618:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800361c:	e00f      	b.n	800363e <HAL_RCC_OscConfig+0x522>
 800361e:	4b1d      	ldr	r3, [pc, #116]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003620:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003624:	4a1b      	ldr	r2, [pc, #108]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003626:	f023 0301 	bic.w	r3, r3, #1
 800362a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800362e:	4b19      	ldr	r3, [pc, #100]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003630:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003634:	4a17      	ldr	r2, [pc, #92]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003636:	f023 0304 	bic.w	r3, r3, #4
 800363a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d016      	beq.n	8003674 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003646:	f7fe fa53 	bl	8001af0 <HAL_GetTick>
 800364a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800364c:	e00a      	b.n	8003664 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800364e:	f7fe fa4f 	bl	8001af0 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	f241 3288 	movw	r2, #5000	; 0x1388
 800365c:	4293      	cmp	r3, r2
 800365e:	d901      	bls.n	8003664 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e139      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003664:	4b0b      	ldr	r3, [pc, #44]	; (8003694 <HAL_RCC_OscConfig+0x578>)
 8003666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0ed      	beq.n	800364e <HAL_RCC_OscConfig+0x532>
 8003672:	e01a      	b.n	80036aa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003674:	f7fe fa3c 	bl	8001af0 <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800367a:	e00f      	b.n	800369c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800367c:	f7fe fa38 	bl	8001af0 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	f241 3288 	movw	r2, #5000	; 0x1388
 800368a:	4293      	cmp	r3, r2
 800368c:	d906      	bls.n	800369c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e122      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
 8003692:	bf00      	nop
 8003694:	40021000 	.word	0x40021000
 8003698:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800369c:	4b90      	ldr	r3, [pc, #576]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 800369e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1e8      	bne.n	800367c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036aa:	7ffb      	ldrb	r3, [r7, #31]
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d105      	bne.n	80036bc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036b0:	4b8b      	ldr	r3, [pc, #556]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 80036b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b4:	4a8a      	ldr	r2, [pc, #552]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 80036b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036ba:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	f000 8108 	beq.w	80038d6 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	f040 80d0 	bne.w	8003870 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80036d0:	4b83      	ldr	r3, [pc, #524]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	f003 0203 	and.w	r2, r3, #3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d130      	bne.n	8003746 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ee:	3b01      	subs	r3, #1
 80036f0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d127      	bne.n	8003746 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003700:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003702:	429a      	cmp	r2, r3
 8003704:	d11f      	bne.n	8003746 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003710:	2a07      	cmp	r2, #7
 8003712:	bf14      	ite	ne
 8003714:	2201      	movne	r2, #1
 8003716:	2200      	moveq	r2, #0
 8003718:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800371a:	4293      	cmp	r3, r2
 800371c:	d113      	bne.n	8003746 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003728:	085b      	lsrs	r3, r3, #1
 800372a:	3b01      	subs	r3, #1
 800372c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800372e:	429a      	cmp	r2, r3
 8003730:	d109      	bne.n	8003746 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373c:	085b      	lsrs	r3, r3, #1
 800373e:	3b01      	subs	r3, #1
 8003740:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003742:	429a      	cmp	r2, r3
 8003744:	d06e      	beq.n	8003824 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	2b0c      	cmp	r3, #12
 800374a:	d069      	beq.n	8003820 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800374c:	4b64      	ldr	r3, [pc, #400]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d105      	bne.n	8003764 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003758:	4b61      	ldr	r3, [pc, #388]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e0b7      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003768:	4b5d      	ldr	r3, [pc, #372]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a5c      	ldr	r2, [pc, #368]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 800376e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003772:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003774:	f7fe f9bc 	bl	8001af0 <HAL_GetTick>
 8003778:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800377a:	e008      	b.n	800378e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800377c:	f7fe f9b8 	bl	8001af0 <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b02      	cmp	r3, #2
 8003788:	d901      	bls.n	800378e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e0a4      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800378e:	4b54      	ldr	r3, [pc, #336]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1f0      	bne.n	800377c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800379a:	4b51      	ldr	r3, [pc, #324]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 800379c:	68da      	ldr	r2, [r3, #12]
 800379e:	4b51      	ldr	r3, [pc, #324]	; (80038e4 <HAL_RCC_OscConfig+0x7c8>)
 80037a0:	4013      	ands	r3, r2
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80037aa:	3a01      	subs	r2, #1
 80037ac:	0112      	lsls	r2, r2, #4
 80037ae:	4311      	orrs	r1, r2
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80037b4:	0212      	lsls	r2, r2, #8
 80037b6:	4311      	orrs	r1, r2
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80037bc:	0852      	lsrs	r2, r2, #1
 80037be:	3a01      	subs	r2, #1
 80037c0:	0552      	lsls	r2, r2, #21
 80037c2:	4311      	orrs	r1, r2
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80037c8:	0852      	lsrs	r2, r2, #1
 80037ca:	3a01      	subs	r2, #1
 80037cc:	0652      	lsls	r2, r2, #25
 80037ce:	4311      	orrs	r1, r2
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80037d4:	0912      	lsrs	r2, r2, #4
 80037d6:	0452      	lsls	r2, r2, #17
 80037d8:	430a      	orrs	r2, r1
 80037da:	4941      	ldr	r1, [pc, #260]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80037e0:	4b3f      	ldr	r3, [pc, #252]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a3e      	ldr	r2, [pc, #248]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 80037e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037ea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037ec:	4b3c      	ldr	r3, [pc, #240]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	4a3b      	ldr	r2, [pc, #236]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 80037f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037f6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80037f8:	f7fe f97a 	bl	8001af0 <HAL_GetTick>
 80037fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037fe:	e008      	b.n	8003812 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003800:	f7fe f976 	bl	8001af0 <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b02      	cmp	r3, #2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e062      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003812:	4b33      	ldr	r3, [pc, #204]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d0f0      	beq.n	8003800 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800381e:	e05a      	b.n	80038d6 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e059      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003824:	4b2e      	ldr	r3, [pc, #184]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d152      	bne.n	80038d6 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003830:	4b2b      	ldr	r3, [pc, #172]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a2a      	ldr	r2, [pc, #168]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 8003836:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800383a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800383c:	4b28      	ldr	r3, [pc, #160]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	4a27      	ldr	r2, [pc, #156]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 8003842:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003846:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003848:	f7fe f952 	bl	8001af0 <HAL_GetTick>
 800384c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800384e:	e008      	b.n	8003862 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003850:	f7fe f94e 	bl	8001af0 <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e03a      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003862:	4b1f      	ldr	r3, [pc, #124]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d0f0      	beq.n	8003850 <HAL_RCC_OscConfig+0x734>
 800386e:	e032      	b.n	80038d6 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	2b0c      	cmp	r3, #12
 8003874:	d02d      	beq.n	80038d2 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003876:	4b1a      	ldr	r3, [pc, #104]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a19      	ldr	r2, [pc, #100]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 800387c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003880:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003882:	4b17      	ldr	r3, [pc, #92]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d105      	bne.n	800389a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800388e:	4b14      	ldr	r3, [pc, #80]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	4a13      	ldr	r2, [pc, #76]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 8003894:	f023 0303 	bic.w	r3, r3, #3
 8003898:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800389a:	4b11      	ldr	r3, [pc, #68]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	4a10      	ldr	r2, [pc, #64]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 80038a0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80038a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038a8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038aa:	f7fe f921 	bl	8001af0 <HAL_GetTick>
 80038ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038b0:	e008      	b.n	80038c4 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b2:	f7fe f91d 	bl	8001af0 <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d901      	bls.n	80038c4 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e009      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80038c4:	4b06      	ldr	r3, [pc, #24]	; (80038e0 <HAL_RCC_OscConfig+0x7c4>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d1f0      	bne.n	80038b2 <HAL_RCC_OscConfig+0x796>
 80038d0:	e001      	b.n	80038d6 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e000      	b.n	80038d8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3720      	adds	r7, #32
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	40021000 	.word	0x40021000
 80038e4:	f99d808c 	.word	0xf99d808c

080038e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d101      	bne.n	80038fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e0c8      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038fc:	4b66      	ldr	r3, [pc, #408]	; (8003a98 <HAL_RCC_ClockConfig+0x1b0>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0307 	and.w	r3, r3, #7
 8003904:	683a      	ldr	r2, [r7, #0]
 8003906:	429a      	cmp	r2, r3
 8003908:	d910      	bls.n	800392c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800390a:	4b63      	ldr	r3, [pc, #396]	; (8003a98 <HAL_RCC_ClockConfig+0x1b0>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f023 0207 	bic.w	r2, r3, #7
 8003912:	4961      	ldr	r1, [pc, #388]	; (8003a98 <HAL_RCC_ClockConfig+0x1b0>)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	4313      	orrs	r3, r2
 8003918:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800391a:	4b5f      	ldr	r3, [pc, #380]	; (8003a98 <HAL_RCC_ClockConfig+0x1b0>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0307 	and.w	r3, r3, #7
 8003922:	683a      	ldr	r2, [r7, #0]
 8003924:	429a      	cmp	r2, r3
 8003926:	d001      	beq.n	800392c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e0b0      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0301 	and.w	r3, r3, #1
 8003934:	2b00      	cmp	r3, #0
 8003936:	d04c      	beq.n	80039d2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	2b03      	cmp	r3, #3
 800393e:	d107      	bne.n	8003950 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003940:	4b56      	ldr	r3, [pc, #344]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d121      	bne.n	8003990 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e09e      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	2b02      	cmp	r3, #2
 8003956:	d107      	bne.n	8003968 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003958:	4b50      	ldr	r3, [pc, #320]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d115      	bne.n	8003990 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e092      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d107      	bne.n	8003980 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003970:	4b4a      	ldr	r3, [pc, #296]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0302 	and.w	r3, r3, #2
 8003978:	2b00      	cmp	r3, #0
 800397a:	d109      	bne.n	8003990 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e086      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003980:	4b46      	ldr	r3, [pc, #280]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003988:	2b00      	cmp	r3, #0
 800398a:	d101      	bne.n	8003990 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e07e      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003990:	4b42      	ldr	r3, [pc, #264]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	f023 0203 	bic.w	r2, r3, #3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	493f      	ldr	r1, [pc, #252]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039a2:	f7fe f8a5 	bl	8001af0 <HAL_GetTick>
 80039a6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039a8:	e00a      	b.n	80039c0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039aa:	f7fe f8a1 	bl	8001af0 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d901      	bls.n	80039c0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e066      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039c0:	4b36      	ldr	r3, [pc, #216]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	f003 020c 	and.w	r2, r3, #12
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d1eb      	bne.n	80039aa <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d008      	beq.n	80039f0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039de:	4b2f      	ldr	r3, [pc, #188]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	492c      	ldr	r1, [pc, #176]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 80039ec:	4313      	orrs	r3, r2
 80039ee:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039f0:	4b29      	ldr	r3, [pc, #164]	; (8003a98 <HAL_RCC_ClockConfig+0x1b0>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d210      	bcs.n	8003a20 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039fe:	4b26      	ldr	r3, [pc, #152]	; (8003a98 <HAL_RCC_ClockConfig+0x1b0>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f023 0207 	bic.w	r2, r3, #7
 8003a06:	4924      	ldr	r1, [pc, #144]	; (8003a98 <HAL_RCC_ClockConfig+0x1b0>)
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a0e:	4b22      	ldr	r3, [pc, #136]	; (8003a98 <HAL_RCC_ClockConfig+0x1b0>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0307 	and.w	r3, r3, #7
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d001      	beq.n	8003a20 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e036      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0304 	and.w	r3, r3, #4
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d008      	beq.n	8003a3e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a2c:	4b1b      	ldr	r3, [pc, #108]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	4918      	ldr	r1, [pc, #96]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0308 	and.w	r3, r3, #8
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d009      	beq.n	8003a5e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a4a:	4b14      	ldr	r3, [pc, #80]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	691b      	ldr	r3, [r3, #16]
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	4910      	ldr	r1, [pc, #64]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a5e:	f000 f825 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 8003a62:	4602      	mov	r2, r0
 8003a64:	4b0d      	ldr	r3, [pc, #52]	; (8003a9c <HAL_RCC_ClockConfig+0x1b4>)
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	091b      	lsrs	r3, r3, #4
 8003a6a:	f003 030f 	and.w	r3, r3, #15
 8003a6e:	490c      	ldr	r1, [pc, #48]	; (8003aa0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a70:	5ccb      	ldrb	r3, [r1, r3]
 8003a72:	f003 031f 	and.w	r3, r3, #31
 8003a76:	fa22 f303 	lsr.w	r3, r2, r3
 8003a7a:	4a0a      	ldr	r2, [pc, #40]	; (8003aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a7e:	4b0a      	ldr	r3, [pc, #40]	; (8003aa8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7fd fe54 	bl	8001730 <HAL_InitTick>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	72fb      	strb	r3, [r7, #11]

  return status;
 8003a8c:	7afb      	ldrb	r3, [r7, #11]
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3710      	adds	r7, #16
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	40022000 	.word	0x40022000
 8003a9c:	40021000 	.word	0x40021000
 8003aa0:	0800dc3c 	.word	0x0800dc3c
 8003aa4:	20000000 	.word	0x20000000
 8003aa8:	20000004 	.word	0x20000004

08003aac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b089      	sub	sp, #36	; 0x24
 8003ab0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	61fb      	str	r3, [r7, #28]
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003aba:	4b3e      	ldr	r3, [pc, #248]	; (8003bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f003 030c 	and.w	r3, r3, #12
 8003ac2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ac4:	4b3b      	ldr	r3, [pc, #236]	; (8003bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	f003 0303 	and.w	r3, r3, #3
 8003acc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d005      	beq.n	8003ae0 <HAL_RCC_GetSysClockFreq+0x34>
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	2b0c      	cmp	r3, #12
 8003ad8:	d121      	bne.n	8003b1e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d11e      	bne.n	8003b1e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ae0:	4b34      	ldr	r3, [pc, #208]	; (8003bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0308 	and.w	r3, r3, #8
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d107      	bne.n	8003afc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003aec:	4b31      	ldr	r3, [pc, #196]	; (8003bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003af2:	0a1b      	lsrs	r3, r3, #8
 8003af4:	f003 030f 	and.w	r3, r3, #15
 8003af8:	61fb      	str	r3, [r7, #28]
 8003afa:	e005      	b.n	8003b08 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003afc:	4b2d      	ldr	r3, [pc, #180]	; (8003bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	091b      	lsrs	r3, r3, #4
 8003b02:	f003 030f 	and.w	r3, r3, #15
 8003b06:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003b08:	4a2b      	ldr	r2, [pc, #172]	; (8003bb8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b10:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d10d      	bne.n	8003b34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b1c:	e00a      	b.n	8003b34 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	2b04      	cmp	r3, #4
 8003b22:	d102      	bne.n	8003b2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b24:	4b25      	ldr	r3, [pc, #148]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x110>)
 8003b26:	61bb      	str	r3, [r7, #24]
 8003b28:	e004      	b.n	8003b34 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	2b08      	cmp	r3, #8
 8003b2e:	d101      	bne.n	8003b34 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b30:	4b23      	ldr	r3, [pc, #140]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b32:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	2b0c      	cmp	r3, #12
 8003b38:	d134      	bne.n	8003ba4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b3a:	4b1e      	ldr	r3, [pc, #120]	; (8003bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	f003 0303 	and.w	r3, r3, #3
 8003b42:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d003      	beq.n	8003b52 <HAL_RCC_GetSysClockFreq+0xa6>
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	2b03      	cmp	r3, #3
 8003b4e:	d003      	beq.n	8003b58 <HAL_RCC_GetSysClockFreq+0xac>
 8003b50:	e005      	b.n	8003b5e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b52:	4b1a      	ldr	r3, [pc, #104]	; (8003bbc <HAL_RCC_GetSysClockFreq+0x110>)
 8003b54:	617b      	str	r3, [r7, #20]
      break;
 8003b56:	e005      	b.n	8003b64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b58:	4b19      	ldr	r3, [pc, #100]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b5a:	617b      	str	r3, [r7, #20]
      break;
 8003b5c:	e002      	b.n	8003b64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	617b      	str	r3, [r7, #20]
      break;
 8003b62:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b64:	4b13      	ldr	r3, [pc, #76]	; (8003bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	091b      	lsrs	r3, r3, #4
 8003b6a:	f003 0307 	and.w	r3, r3, #7
 8003b6e:	3301      	adds	r3, #1
 8003b70:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003b72:	4b10      	ldr	r3, [pc, #64]	; (8003bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	0a1b      	lsrs	r3, r3, #8
 8003b78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b7c:	697a      	ldr	r2, [r7, #20]
 8003b7e:	fb02 f203 	mul.w	r2, r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b88:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b8a:	4b0a      	ldr	r3, [pc, #40]	; (8003bb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	0e5b      	lsrs	r3, r3, #25
 8003b90:	f003 0303 	and.w	r3, r3, #3
 8003b94:	3301      	adds	r3, #1
 8003b96:	005b      	lsls	r3, r3, #1
 8003b98:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003b9a:	697a      	ldr	r2, [r7, #20]
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ba4:	69bb      	ldr	r3, [r7, #24]
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3724      	adds	r7, #36	; 0x24
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	0800dc54 	.word	0x0800dc54
 8003bbc:	00f42400 	.word	0x00f42400
 8003bc0:	007a1200 	.word	0x007a1200

08003bc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bc8:	4b03      	ldr	r3, [pc, #12]	; (8003bd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bca:	681b      	ldr	r3, [r3, #0]
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	20000000 	.word	0x20000000

08003bdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003be0:	f7ff fff0 	bl	8003bc4 <HAL_RCC_GetHCLKFreq>
 8003be4:	4602      	mov	r2, r0
 8003be6:	4b06      	ldr	r3, [pc, #24]	; (8003c00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	0a1b      	lsrs	r3, r3, #8
 8003bec:	f003 0307 	and.w	r3, r3, #7
 8003bf0:	4904      	ldr	r1, [pc, #16]	; (8003c04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003bf2:	5ccb      	ldrb	r3, [r1, r3]
 8003bf4:	f003 031f 	and.w	r3, r3, #31
 8003bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	40021000 	.word	0x40021000
 8003c04:	0800dc4c 	.word	0x0800dc4c

08003c08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c0c:	f7ff ffda 	bl	8003bc4 <HAL_RCC_GetHCLKFreq>
 8003c10:	4602      	mov	r2, r0
 8003c12:	4b06      	ldr	r3, [pc, #24]	; (8003c2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	0adb      	lsrs	r3, r3, #11
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	4904      	ldr	r1, [pc, #16]	; (8003c30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c1e:	5ccb      	ldrb	r3, [r1, r3]
 8003c20:	f003 031f 	and.w	r3, r3, #31
 8003c24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	0800dc4c 	.word	0x0800dc4c

08003c34 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	220f      	movs	r2, #15
 8003c42:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003c44:	4b12      	ldr	r3, [pc, #72]	; (8003c90 <HAL_RCC_GetClockConfig+0x5c>)
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	f003 0203 	and.w	r2, r3, #3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003c50:	4b0f      	ldr	r3, [pc, #60]	; (8003c90 <HAL_RCC_GetClockConfig+0x5c>)
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003c5c:	4b0c      	ldr	r3, [pc, #48]	; (8003c90 <HAL_RCC_GetClockConfig+0x5c>)
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003c68:	4b09      	ldr	r3, [pc, #36]	; (8003c90 <HAL_RCC_GetClockConfig+0x5c>)
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	08db      	lsrs	r3, r3, #3
 8003c6e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003c76:	4b07      	ldr	r3, [pc, #28]	; (8003c94 <HAL_RCC_GetClockConfig+0x60>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0207 	and.w	r2, r3, #7
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	601a      	str	r2, [r3, #0]
}
 8003c82:	bf00      	nop
 8003c84:	370c      	adds	r7, #12
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	40021000 	.word	0x40021000
 8003c94:	40022000 	.word	0x40022000

08003c98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b086      	sub	sp, #24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003ca4:	4b2a      	ldr	r3, [pc, #168]	; (8003d50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ca8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d003      	beq.n	8003cb8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003cb0:	f7ff f9d0 	bl	8003054 <HAL_PWREx_GetVoltageRange>
 8003cb4:	6178      	str	r0, [r7, #20]
 8003cb6:	e014      	b.n	8003ce2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003cb8:	4b25      	ldr	r3, [pc, #148]	; (8003d50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cbc:	4a24      	ldr	r2, [pc, #144]	; (8003d50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cc2:	6593      	str	r3, [r2, #88]	; 0x58
 8003cc4:	4b22      	ldr	r3, [pc, #136]	; (8003d50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ccc:	60fb      	str	r3, [r7, #12]
 8003cce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003cd0:	f7ff f9c0 	bl	8003054 <HAL_PWREx_GetVoltageRange>
 8003cd4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003cd6:	4b1e      	ldr	r3, [pc, #120]	; (8003d50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cda:	4a1d      	ldr	r2, [pc, #116]	; (8003d50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ce0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ce8:	d10b      	bne.n	8003d02 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b80      	cmp	r3, #128	; 0x80
 8003cee:	d919      	bls.n	8003d24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2ba0      	cmp	r3, #160	; 0xa0
 8003cf4:	d902      	bls.n	8003cfc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003cf6:	2302      	movs	r3, #2
 8003cf8:	613b      	str	r3, [r7, #16]
 8003cfa:	e013      	b.n	8003d24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	613b      	str	r3, [r7, #16]
 8003d00:	e010      	b.n	8003d24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2b80      	cmp	r3, #128	; 0x80
 8003d06:	d902      	bls.n	8003d0e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003d08:	2303      	movs	r3, #3
 8003d0a:	613b      	str	r3, [r7, #16]
 8003d0c:	e00a      	b.n	8003d24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2b80      	cmp	r3, #128	; 0x80
 8003d12:	d102      	bne.n	8003d1a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003d14:	2302      	movs	r3, #2
 8003d16:	613b      	str	r3, [r7, #16]
 8003d18:	e004      	b.n	8003d24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2b70      	cmp	r3, #112	; 0x70
 8003d1e:	d101      	bne.n	8003d24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d20:	2301      	movs	r3, #1
 8003d22:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003d24:	4b0b      	ldr	r3, [pc, #44]	; (8003d54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f023 0207 	bic.w	r2, r3, #7
 8003d2c:	4909      	ldr	r1, [pc, #36]	; (8003d54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003d34:	4b07      	ldr	r3, [pc, #28]	; (8003d54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0307 	and.w	r3, r3, #7
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d001      	beq.n	8003d46 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e000      	b.n	8003d48 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3718      	adds	r7, #24
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	40021000 	.word	0x40021000
 8003d54:	40022000 	.word	0x40022000

08003d58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d60:	2300      	movs	r3, #0
 8003d62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d64:	2300      	movs	r3, #0
 8003d66:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d041      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d78:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d7c:	d02a      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003d7e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d82:	d824      	bhi.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d84:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d88:	d008      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003d8a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d8e:	d81e      	bhi.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d00a      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003d94:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d98:	d010      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003d9a:	e018      	b.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d9c:	4b86      	ldr	r3, [pc, #536]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	4a85      	ldr	r2, [pc, #532]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003da2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003da6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003da8:	e015      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	3304      	adds	r3, #4
 8003dae:	2100      	movs	r1, #0
 8003db0:	4618      	mov	r0, r3
 8003db2:	f000 fabb 	bl	800432c <RCCEx_PLLSAI1_Config>
 8003db6:	4603      	mov	r3, r0
 8003db8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003dba:	e00c      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	3320      	adds	r3, #32
 8003dc0:	2100      	movs	r1, #0
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f000 fba6 	bl	8004514 <RCCEx_PLLSAI2_Config>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003dcc:	e003      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	74fb      	strb	r3, [r7, #19]
      break;
 8003dd2:	e000      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003dd4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003dd6:	7cfb      	ldrb	r3, [r7, #19]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d10b      	bne.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ddc:	4b76      	ldr	r3, [pc, #472]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003de2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003dea:	4973      	ldr	r1, [pc, #460]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003df2:	e001      	b.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003df4:	7cfb      	ldrb	r3, [r7, #19]
 8003df6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d041      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e08:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003e0c:	d02a      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003e0e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003e12:	d824      	bhi.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003e14:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e18:	d008      	beq.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003e1a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e1e:	d81e      	bhi.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d00a      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003e24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e28:	d010      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003e2a:	e018      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e2c:	4b62      	ldr	r3, [pc, #392]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	4a61      	ldr	r2, [pc, #388]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e36:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e38:	e015      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	3304      	adds	r3, #4
 8003e3e:	2100      	movs	r1, #0
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 fa73 	bl	800432c <RCCEx_PLLSAI1_Config>
 8003e46:	4603      	mov	r3, r0
 8003e48:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e4a:	e00c      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	3320      	adds	r3, #32
 8003e50:	2100      	movs	r1, #0
 8003e52:	4618      	mov	r0, r3
 8003e54:	f000 fb5e 	bl	8004514 <RCCEx_PLLSAI2_Config>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e5c:	e003      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	74fb      	strb	r3, [r7, #19]
      break;
 8003e62:	e000      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003e64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e66:	7cfb      	ldrb	r3, [r7, #19]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d10b      	bne.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e6c:	4b52      	ldr	r3, [pc, #328]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e72:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e7a:	494f      	ldr	r1, [pc, #316]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003e82:	e001      	b.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e84:	7cfb      	ldrb	r3, [r7, #19]
 8003e86:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f000 80a0 	beq.w	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e96:	2300      	movs	r3, #0
 8003e98:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e9a:	4b47      	ldr	r3, [pc, #284]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d101      	bne.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e000      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003eaa:	2300      	movs	r3, #0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00d      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eb0:	4b41      	ldr	r3, [pc, #260]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eb4:	4a40      	ldr	r2, [pc, #256]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003eba:	6593      	str	r3, [r2, #88]	; 0x58
 8003ebc:	4b3e      	ldr	r3, [pc, #248]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ec4:	60bb      	str	r3, [r7, #8]
 8003ec6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ecc:	4b3b      	ldr	r3, [pc, #236]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a3a      	ldr	r2, [pc, #232]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ed6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ed8:	f7fd fe0a 	bl	8001af0 <HAL_GetTick>
 8003edc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ede:	e009      	b.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ee0:	f7fd fe06 	bl	8001af0 <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d902      	bls.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	74fb      	strb	r3, [r7, #19]
        break;
 8003ef2:	e005      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ef4:	4b31      	ldr	r3, [pc, #196]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d0ef      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003f00:	7cfb      	ldrb	r3, [r7, #19]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d15c      	bne.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f06:	4b2c      	ldr	r3, [pc, #176]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f10:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d01f      	beq.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d019      	beq.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f24:	4b24      	ldr	r3, [pc, #144]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f2e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f30:	4b21      	ldr	r3, [pc, #132]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f36:	4a20      	ldr	r2, [pc, #128]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f40:	4b1d      	ldr	r3, [pc, #116]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f46:	4a1c      	ldr	r2, [pc, #112]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003f50:	4a19      	ldr	r2, [pc, #100]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d016      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f62:	f7fd fdc5 	bl	8001af0 <HAL_GetTick>
 8003f66:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f68:	e00b      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f6a:	f7fd fdc1 	bl	8001af0 <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d902      	bls.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	74fb      	strb	r3, [r7, #19]
            break;
 8003f80:	e006      	b.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f82:	4b0d      	ldr	r3, [pc, #52]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f88:	f003 0302 	and.w	r3, r3, #2
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d0ec      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003f90:	7cfb      	ldrb	r3, [r7, #19]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d10c      	bne.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f96:	4b08      	ldr	r3, [pc, #32]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fa6:	4904      	ldr	r1, [pc, #16]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003fae:	e009      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003fb0:	7cfb      	ldrb	r3, [r7, #19]
 8003fb2:	74bb      	strb	r3, [r7, #18]
 8003fb4:	e006      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003fb6:	bf00      	nop
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fc0:	7cfb      	ldrb	r3, [r7, #19]
 8003fc2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fc4:	7c7b      	ldrb	r3, [r7, #17]
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d105      	bne.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fca:	4b9e      	ldr	r3, [pc, #632]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fce:	4a9d      	ldr	r2, [pc, #628]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fd4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0301 	and.w	r3, r3, #1
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00a      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003fe2:	4b98      	ldr	r3, [pc, #608]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fe8:	f023 0203 	bic.w	r2, r3, #3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ff0:	4994      	ldr	r1, [pc, #592]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00a      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004004:	4b8f      	ldr	r3, [pc, #572]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800400a:	f023 020c 	bic.w	r2, r3, #12
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004012:	498c      	ldr	r1, [pc, #560]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004014:	4313      	orrs	r3, r2
 8004016:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0304 	and.w	r3, r3, #4
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00a      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004026:	4b87      	ldr	r3, [pc, #540]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004028:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800402c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004034:	4983      	ldr	r1, [pc, #524]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004036:	4313      	orrs	r3, r2
 8004038:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0308 	and.w	r3, r3, #8
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00a      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004048:	4b7e      	ldr	r3, [pc, #504]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800404a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800404e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004056:	497b      	ldr	r1, [pc, #492]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004058:	4313      	orrs	r3, r2
 800405a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0310 	and.w	r3, r3, #16
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00a      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800406a:	4b76      	ldr	r3, [pc, #472]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800406c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004070:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004078:	4972      	ldr	r1, [pc, #456]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800407a:	4313      	orrs	r3, r2
 800407c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0320 	and.w	r3, r3, #32
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00a      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800408c:	4b6d      	ldr	r3, [pc, #436]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800408e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004092:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800409a:	496a      	ldr	r1, [pc, #424]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800409c:	4313      	orrs	r3, r2
 800409e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00a      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040ae:	4b65      	ldr	r3, [pc, #404]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040bc:	4961      	ldr	r1, [pc, #388]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00a      	beq.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80040d0:	4b5c      	ldr	r3, [pc, #368]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040de:	4959      	ldr	r1, [pc, #356]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00a      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040f2:	4b54      	ldr	r3, [pc, #336]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040f8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004100:	4950      	ldr	r1, [pc, #320]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004102:	4313      	orrs	r3, r2
 8004104:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004110:	2b00      	cmp	r3, #0
 8004112:	d00a      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004114:	4b4b      	ldr	r3, [pc, #300]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800411a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004122:	4948      	ldr	r1, [pc, #288]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004124:	4313      	orrs	r3, r2
 8004126:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00a      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004136:	4b43      	ldr	r3, [pc, #268]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004138:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800413c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004144:	493f      	ldr	r1, [pc, #252]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004146:	4313      	orrs	r3, r2
 8004148:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d028      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004158:	4b3a      	ldr	r3, [pc, #232]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800415a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800415e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004166:	4937      	ldr	r1, [pc, #220]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004168:	4313      	orrs	r3, r2
 800416a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004172:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004176:	d106      	bne.n	8004186 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004178:	4b32      	ldr	r3, [pc, #200]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	4a31      	ldr	r2, [pc, #196]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800417e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004182:	60d3      	str	r3, [r2, #12]
 8004184:	e011      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800418a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800418e:	d10c      	bne.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	3304      	adds	r3, #4
 8004194:	2101      	movs	r1, #1
 8004196:	4618      	mov	r0, r3
 8004198:	f000 f8c8 	bl	800432c <RCCEx_PLLSAI1_Config>
 800419c:	4603      	mov	r3, r0
 800419e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80041a0:	7cfb      	ldrb	r3, [r7, #19]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d001      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80041a6:	7cfb      	ldrb	r3, [r7, #19]
 80041a8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d028      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80041b6:	4b23      	ldr	r3, [pc, #140]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041bc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041c4:	491f      	ldr	r1, [pc, #124]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041d4:	d106      	bne.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041d6:	4b1b      	ldr	r3, [pc, #108]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	4a1a      	ldr	r2, [pc, #104]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041e0:	60d3      	str	r3, [r2, #12]
 80041e2:	e011      	b.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041ec:	d10c      	bne.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	3304      	adds	r3, #4
 80041f2:	2101      	movs	r1, #1
 80041f4:	4618      	mov	r0, r3
 80041f6:	f000 f899 	bl	800432c <RCCEx_PLLSAI1_Config>
 80041fa:	4603      	mov	r3, r0
 80041fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041fe:	7cfb      	ldrb	r3, [r7, #19]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d001      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004204:	7cfb      	ldrb	r3, [r7, #19]
 8004206:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d02b      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004214:	4b0b      	ldr	r3, [pc, #44]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800421a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004222:	4908      	ldr	r1, [pc, #32]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004224:	4313      	orrs	r3, r2
 8004226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800422e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004232:	d109      	bne.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004234:	4b03      	ldr	r3, [pc, #12]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	4a02      	ldr	r2, [pc, #8]	; (8004244 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800423a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800423e:	60d3      	str	r3, [r2, #12]
 8004240:	e014      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004242:	bf00      	nop
 8004244:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800424c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004250:	d10c      	bne.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	3304      	adds	r3, #4
 8004256:	2101      	movs	r1, #1
 8004258:	4618      	mov	r0, r3
 800425a:	f000 f867 	bl	800432c <RCCEx_PLLSAI1_Config>
 800425e:	4603      	mov	r3, r0
 8004260:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004262:	7cfb      	ldrb	r3, [r7, #19]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d001      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004268:	7cfb      	ldrb	r3, [r7, #19]
 800426a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d02f      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004278:	4b2b      	ldr	r3, [pc, #172]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800427a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800427e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004286:	4928      	ldr	r1, [pc, #160]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004288:	4313      	orrs	r3, r2
 800428a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004292:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004296:	d10d      	bne.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	3304      	adds	r3, #4
 800429c:	2102      	movs	r1, #2
 800429e:	4618      	mov	r0, r3
 80042a0:	f000 f844 	bl	800432c <RCCEx_PLLSAI1_Config>
 80042a4:	4603      	mov	r3, r0
 80042a6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042a8:	7cfb      	ldrb	r3, [r7, #19]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d014      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80042ae:	7cfb      	ldrb	r3, [r7, #19]
 80042b0:	74bb      	strb	r3, [r7, #18]
 80042b2:	e011      	b.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80042bc:	d10c      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	3320      	adds	r3, #32
 80042c2:	2102      	movs	r1, #2
 80042c4:	4618      	mov	r0, r3
 80042c6:	f000 f925 	bl	8004514 <RCCEx_PLLSAI2_Config>
 80042ca:	4603      	mov	r3, r0
 80042cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042ce:	7cfb      	ldrb	r3, [r7, #19]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d001      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80042d4:	7cfb      	ldrb	r3, [r7, #19]
 80042d6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00a      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80042e4:	4b10      	ldr	r3, [pc, #64]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ea:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042f2:	490d      	ldr	r1, [pc, #52]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d00b      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004306:	4b08      	ldr	r3, [pc, #32]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800430c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004316:	4904      	ldr	r1, [pc, #16]	; (8004328 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004318:	4313      	orrs	r3, r2
 800431a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800431e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004320:	4618      	mov	r0, r3
 8004322:	3718      	adds	r7, #24
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	40021000 	.word	0x40021000

0800432c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004336:	2300      	movs	r3, #0
 8004338:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800433a:	4b75      	ldr	r3, [pc, #468]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	f003 0303 	and.w	r3, r3, #3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d018      	beq.n	8004378 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004346:	4b72      	ldr	r3, [pc, #456]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	f003 0203 	and.w	r2, r3, #3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	429a      	cmp	r2, r3
 8004354:	d10d      	bne.n	8004372 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
       ||
 800435a:	2b00      	cmp	r3, #0
 800435c:	d009      	beq.n	8004372 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800435e:	4b6c      	ldr	r3, [pc, #432]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	091b      	lsrs	r3, r3, #4
 8004364:	f003 0307 	and.w	r3, r3, #7
 8004368:	1c5a      	adds	r2, r3, #1
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
       ||
 800436e:	429a      	cmp	r2, r3
 8004370:	d047      	beq.n	8004402 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	73fb      	strb	r3, [r7, #15]
 8004376:	e044      	b.n	8004402 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2b03      	cmp	r3, #3
 800437e:	d018      	beq.n	80043b2 <RCCEx_PLLSAI1_Config+0x86>
 8004380:	2b03      	cmp	r3, #3
 8004382:	d825      	bhi.n	80043d0 <RCCEx_PLLSAI1_Config+0xa4>
 8004384:	2b01      	cmp	r3, #1
 8004386:	d002      	beq.n	800438e <RCCEx_PLLSAI1_Config+0x62>
 8004388:	2b02      	cmp	r3, #2
 800438a:	d009      	beq.n	80043a0 <RCCEx_PLLSAI1_Config+0x74>
 800438c:	e020      	b.n	80043d0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800438e:	4b60      	ldr	r3, [pc, #384]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d11d      	bne.n	80043d6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800439e:	e01a      	b.n	80043d6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80043a0:	4b5b      	ldr	r3, [pc, #364]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d116      	bne.n	80043da <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043b0:	e013      	b.n	80043da <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043b2:	4b57      	ldr	r3, [pc, #348]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d10f      	bne.n	80043de <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80043be:	4b54      	ldr	r3, [pc, #336]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d109      	bne.n	80043de <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80043ce:	e006      	b.n	80043de <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	73fb      	strb	r3, [r7, #15]
      break;
 80043d4:	e004      	b.n	80043e0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80043d6:	bf00      	nop
 80043d8:	e002      	b.n	80043e0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80043da:	bf00      	nop
 80043dc:	e000      	b.n	80043e0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80043de:	bf00      	nop
    }

    if(status == HAL_OK)
 80043e0:	7bfb      	ldrb	r3, [r7, #15]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d10d      	bne.n	8004402 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80043e6:	4b4a      	ldr	r3, [pc, #296]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6819      	ldr	r1, [r3, #0]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	3b01      	subs	r3, #1
 80043f8:	011b      	lsls	r3, r3, #4
 80043fa:	430b      	orrs	r3, r1
 80043fc:	4944      	ldr	r1, [pc, #272]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004402:	7bfb      	ldrb	r3, [r7, #15]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d17d      	bne.n	8004504 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004408:	4b41      	ldr	r3, [pc, #260]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a40      	ldr	r2, [pc, #256]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 800440e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004412:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004414:	f7fd fb6c 	bl	8001af0 <HAL_GetTick>
 8004418:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800441a:	e009      	b.n	8004430 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800441c:	f7fd fb68 	bl	8001af0 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d902      	bls.n	8004430 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	73fb      	strb	r3, [r7, #15]
        break;
 800442e:	e005      	b.n	800443c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004430:	4b37      	ldr	r3, [pc, #220]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1ef      	bne.n	800441c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800443c:	7bfb      	ldrb	r3, [r7, #15]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d160      	bne.n	8004504 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d111      	bne.n	800446c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004448:	4b31      	ldr	r3, [pc, #196]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004450:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	6892      	ldr	r2, [r2, #8]
 8004458:	0211      	lsls	r1, r2, #8
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	68d2      	ldr	r2, [r2, #12]
 800445e:	0912      	lsrs	r2, r2, #4
 8004460:	0452      	lsls	r2, r2, #17
 8004462:	430a      	orrs	r2, r1
 8004464:	492a      	ldr	r1, [pc, #168]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004466:	4313      	orrs	r3, r2
 8004468:	610b      	str	r3, [r1, #16]
 800446a:	e027      	b.n	80044bc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d112      	bne.n	8004498 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004472:	4b27      	ldr	r3, [pc, #156]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800447a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	6892      	ldr	r2, [r2, #8]
 8004482:	0211      	lsls	r1, r2, #8
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	6912      	ldr	r2, [r2, #16]
 8004488:	0852      	lsrs	r2, r2, #1
 800448a:	3a01      	subs	r2, #1
 800448c:	0552      	lsls	r2, r2, #21
 800448e:	430a      	orrs	r2, r1
 8004490:	491f      	ldr	r1, [pc, #124]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004492:	4313      	orrs	r3, r2
 8004494:	610b      	str	r3, [r1, #16]
 8004496:	e011      	b.n	80044bc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004498:	4b1d      	ldr	r3, [pc, #116]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80044a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	6892      	ldr	r2, [r2, #8]
 80044a8:	0211      	lsls	r1, r2, #8
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	6952      	ldr	r2, [r2, #20]
 80044ae:	0852      	lsrs	r2, r2, #1
 80044b0:	3a01      	subs	r2, #1
 80044b2:	0652      	lsls	r2, r2, #25
 80044b4:	430a      	orrs	r2, r1
 80044b6:	4916      	ldr	r1, [pc, #88]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80044bc:	4b14      	ldr	r3, [pc, #80]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a13      	ldr	r2, [pc, #76]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80044c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c8:	f7fd fb12 	bl	8001af0 <HAL_GetTick>
 80044cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044ce:	e009      	b.n	80044e4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044d0:	f7fd fb0e 	bl	8001af0 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d902      	bls.n	80044e4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	73fb      	strb	r3, [r7, #15]
          break;
 80044e2:	e005      	b.n	80044f0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80044e4:	4b0a      	ldr	r3, [pc, #40]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d0ef      	beq.n	80044d0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80044f0:	7bfb      	ldrb	r3, [r7, #15]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d106      	bne.n	8004504 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80044f6:	4b06      	ldr	r3, [pc, #24]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044f8:	691a      	ldr	r2, [r3, #16]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	4904      	ldr	r1, [pc, #16]	; (8004510 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004500:	4313      	orrs	r3, r2
 8004502:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004504:	7bfb      	ldrb	r3, [r7, #15]
}
 8004506:	4618      	mov	r0, r3
 8004508:	3710      	adds	r7, #16
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	40021000 	.word	0x40021000

08004514 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800451e:	2300      	movs	r3, #0
 8004520:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004522:	4b6a      	ldr	r3, [pc, #424]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	f003 0303 	and.w	r3, r3, #3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d018      	beq.n	8004560 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800452e:	4b67      	ldr	r3, [pc, #412]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	f003 0203 	and.w	r2, r3, #3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	429a      	cmp	r2, r3
 800453c:	d10d      	bne.n	800455a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
       ||
 8004542:	2b00      	cmp	r3, #0
 8004544:	d009      	beq.n	800455a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004546:	4b61      	ldr	r3, [pc, #388]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	091b      	lsrs	r3, r3, #4
 800454c:	f003 0307 	and.w	r3, r3, #7
 8004550:	1c5a      	adds	r2, r3, #1
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
       ||
 8004556:	429a      	cmp	r2, r3
 8004558:	d047      	beq.n	80045ea <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	73fb      	strb	r3, [r7, #15]
 800455e:	e044      	b.n	80045ea <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2b03      	cmp	r3, #3
 8004566:	d018      	beq.n	800459a <RCCEx_PLLSAI2_Config+0x86>
 8004568:	2b03      	cmp	r3, #3
 800456a:	d825      	bhi.n	80045b8 <RCCEx_PLLSAI2_Config+0xa4>
 800456c:	2b01      	cmp	r3, #1
 800456e:	d002      	beq.n	8004576 <RCCEx_PLLSAI2_Config+0x62>
 8004570:	2b02      	cmp	r3, #2
 8004572:	d009      	beq.n	8004588 <RCCEx_PLLSAI2_Config+0x74>
 8004574:	e020      	b.n	80045b8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004576:	4b55      	ldr	r3, [pc, #340]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f003 0302 	and.w	r3, r3, #2
 800457e:	2b00      	cmp	r3, #0
 8004580:	d11d      	bne.n	80045be <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004586:	e01a      	b.n	80045be <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004588:	4b50      	ldr	r3, [pc, #320]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004590:	2b00      	cmp	r3, #0
 8004592:	d116      	bne.n	80045c2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004598:	e013      	b.n	80045c2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800459a:	4b4c      	ldr	r3, [pc, #304]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10f      	bne.n	80045c6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80045a6:	4b49      	ldr	r3, [pc, #292]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d109      	bne.n	80045c6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045b6:	e006      	b.n	80045c6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	73fb      	strb	r3, [r7, #15]
      break;
 80045bc:	e004      	b.n	80045c8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80045be:	bf00      	nop
 80045c0:	e002      	b.n	80045c8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80045c2:	bf00      	nop
 80045c4:	e000      	b.n	80045c8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80045c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80045c8:	7bfb      	ldrb	r3, [r7, #15]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10d      	bne.n	80045ea <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80045ce:	4b3f      	ldr	r3, [pc, #252]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6819      	ldr	r1, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	3b01      	subs	r3, #1
 80045e0:	011b      	lsls	r3, r3, #4
 80045e2:	430b      	orrs	r3, r1
 80045e4:	4939      	ldr	r1, [pc, #228]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80045ea:	7bfb      	ldrb	r3, [r7, #15]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d167      	bne.n	80046c0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80045f0:	4b36      	ldr	r3, [pc, #216]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a35      	ldr	r2, [pc, #212]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80045f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045fc:	f7fd fa78 	bl	8001af0 <HAL_GetTick>
 8004600:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004602:	e009      	b.n	8004618 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004604:	f7fd fa74 	bl	8001af0 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	2b02      	cmp	r3, #2
 8004610:	d902      	bls.n	8004618 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	73fb      	strb	r3, [r7, #15]
        break;
 8004616:	e005      	b.n	8004624 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004618:	4b2c      	ldr	r3, [pc, #176]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1ef      	bne.n	8004604 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004624:	7bfb      	ldrb	r3, [r7, #15]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d14a      	bne.n	80046c0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d111      	bne.n	8004654 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004630:	4b26      	ldr	r3, [pc, #152]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004632:	695b      	ldr	r3, [r3, #20]
 8004634:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004638:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	6892      	ldr	r2, [r2, #8]
 8004640:	0211      	lsls	r1, r2, #8
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	68d2      	ldr	r2, [r2, #12]
 8004646:	0912      	lsrs	r2, r2, #4
 8004648:	0452      	lsls	r2, r2, #17
 800464a:	430a      	orrs	r2, r1
 800464c:	491f      	ldr	r1, [pc, #124]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800464e:	4313      	orrs	r3, r2
 8004650:	614b      	str	r3, [r1, #20]
 8004652:	e011      	b.n	8004678 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004654:	4b1d      	ldr	r3, [pc, #116]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800465c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	6892      	ldr	r2, [r2, #8]
 8004664:	0211      	lsls	r1, r2, #8
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	6912      	ldr	r2, [r2, #16]
 800466a:	0852      	lsrs	r2, r2, #1
 800466c:	3a01      	subs	r2, #1
 800466e:	0652      	lsls	r2, r2, #25
 8004670:	430a      	orrs	r2, r1
 8004672:	4916      	ldr	r1, [pc, #88]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8004674:	4313      	orrs	r3, r2
 8004676:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004678:	4b14      	ldr	r3, [pc, #80]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a13      	ldr	r2, [pc, #76]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800467e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004682:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004684:	f7fd fa34 	bl	8001af0 <HAL_GetTick>
 8004688:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800468a:	e009      	b.n	80046a0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800468c:	f7fd fa30 	bl	8001af0 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d902      	bls.n	80046a0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	73fb      	strb	r3, [r7, #15]
          break;
 800469e:	e005      	b.n	80046ac <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046a0:	4b0a      	ldr	r3, [pc, #40]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0ef      	beq.n	800468c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80046ac:	7bfb      	ldrb	r3, [r7, #15]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d106      	bne.n	80046c0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80046b2:	4b06      	ldr	r3, [pc, #24]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046b4:	695a      	ldr	r2, [r3, #20]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	4904      	ldr	r1, [pc, #16]	; (80046cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80046bc:	4313      	orrs	r3, r2
 80046be:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80046c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40021000 	.word	0x40021000

080046d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e095      	b.n	800480e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d108      	bne.n	80046fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046f2:	d009      	beq.n	8004708 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	61da      	str	r2, [r3, #28]
 80046fa:	e005      	b.n	8004708 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004714:	b2db      	uxtb	r3, r3
 8004716:	2b00      	cmp	r3, #0
 8004718:	d106      	bne.n	8004728 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f7fc ff64 	bl	80015f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2202      	movs	r2, #2
 800472c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800473e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004748:	d902      	bls.n	8004750 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800474a:	2300      	movs	r3, #0
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	e002      	b.n	8004756 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004750:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004754:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	68db      	ldr	r3, [r3, #12]
 800475a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800475e:	d007      	beq.n	8004770 <HAL_SPI_Init+0xa0>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004768:	d002      	beq.n	8004770 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004780:	431a      	orrs	r2, r3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	f003 0302 	and.w	r3, r3, #2
 800478a:	431a      	orrs	r2, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	695b      	ldr	r3, [r3, #20]
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	431a      	orrs	r2, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800479e:	431a      	orrs	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	69db      	ldr	r3, [r3, #28]
 80047a4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80047a8:	431a      	orrs	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a1b      	ldr	r3, [r3, #32]
 80047ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047b2:	ea42 0103 	orr.w	r1, r2, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ba:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	0c1b      	lsrs	r3, r3, #16
 80047cc:	f003 0204 	and.w	r2, r3, #4
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d4:	f003 0310 	and.w	r3, r3, #16
 80047d8:	431a      	orrs	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047de:	f003 0308 	and.w	r3, r3, #8
 80047e2:	431a      	orrs	r2, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80047ec:	ea42 0103 	orr.w	r1, r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	3710      	adds	r7, #16
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}

08004816 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8004816:	b580      	push	{r7, lr}
 8004818:	b082      	sub	sp, #8
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d101      	bne.n	8004828 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e01a      	b.n	800485e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2202      	movs	r2, #2
 800482c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800483e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f7fc ff17 	bl	8001674 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004866:	b580      	push	{r7, lr}
 8004868:	b088      	sub	sp, #32
 800486a:	af00      	add	r7, sp, #0
 800486c:	60f8      	str	r0, [r7, #12]
 800486e:	60b9      	str	r1, [r7, #8]
 8004870:	603b      	str	r3, [r7, #0]
 8004872:	4613      	mov	r3, r2
 8004874:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004876:	2300      	movs	r3, #0
 8004878:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004880:	2b01      	cmp	r3, #1
 8004882:	d101      	bne.n	8004888 <HAL_SPI_Transmit+0x22>
 8004884:	2302      	movs	r3, #2
 8004886:	e158      	b.n	8004b3a <HAL_SPI_Transmit+0x2d4>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004890:	f7fd f92e 	bl	8001af0 <HAL_GetTick>
 8004894:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004896:	88fb      	ldrh	r3, [r7, #6]
 8004898:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d002      	beq.n	80048ac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80048a6:	2302      	movs	r3, #2
 80048a8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80048aa:	e13d      	b.n	8004b28 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d002      	beq.n	80048b8 <HAL_SPI_Transmit+0x52>
 80048b2:	88fb      	ldrh	r3, [r7, #6]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d102      	bne.n	80048be <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80048bc:	e134      	b.n	8004b28 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2203      	movs	r2, #3
 80048c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2200      	movs	r2, #0
 80048ca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	88fa      	ldrh	r2, [r7, #6]
 80048d6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	88fa      	ldrh	r2, [r7, #6]
 80048dc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2200      	movs	r2, #0
 80048e2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2200      	movs	r2, #0
 80048f8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004908:	d10f      	bne.n	800492a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004918:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004928:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004934:	2b40      	cmp	r3, #64	; 0x40
 8004936:	d007      	beq.n	8004948 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004946:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004950:	d94b      	bls.n	80049ea <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d002      	beq.n	8004960 <HAL_SPI_Transmit+0xfa>
 800495a:	8afb      	ldrh	r3, [r7, #22]
 800495c:	2b01      	cmp	r3, #1
 800495e:	d13e      	bne.n	80049de <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004964:	881a      	ldrh	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004970:	1c9a      	adds	r2, r3, #2
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800497a:	b29b      	uxth	r3, r3
 800497c:	3b01      	subs	r3, #1
 800497e:	b29a      	uxth	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004984:	e02b      	b.n	80049de <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	2b02      	cmp	r3, #2
 8004992:	d112      	bne.n	80049ba <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004998:	881a      	ldrh	r2, [r3, #0]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a4:	1c9a      	adds	r2, r3, #2
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	3b01      	subs	r3, #1
 80049b2:	b29a      	uxth	r2, r3
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80049b8:	e011      	b.n	80049de <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049ba:	f7fd f899 	bl	8001af0 <HAL_GetTick>
 80049be:	4602      	mov	r2, r0
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	1ad3      	subs	r3, r2, r3
 80049c4:	683a      	ldr	r2, [r7, #0]
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d803      	bhi.n	80049d2 <HAL_SPI_Transmit+0x16c>
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049d0:	d102      	bne.n	80049d8 <HAL_SPI_Transmit+0x172>
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d102      	bne.n	80049de <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80049d8:	2303      	movs	r3, #3
 80049da:	77fb      	strb	r3, [r7, #31]
          goto error;
 80049dc:	e0a4      	b.n	8004b28 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d1ce      	bne.n	8004986 <HAL_SPI_Transmit+0x120>
 80049e8:	e07c      	b.n	8004ae4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d002      	beq.n	80049f8 <HAL_SPI_Transmit+0x192>
 80049f2:	8afb      	ldrh	r3, [r7, #22]
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d170      	bne.n	8004ada <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d912      	bls.n	8004a28 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a06:	881a      	ldrh	r2, [r3, #0]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a12:	1c9a      	adds	r2, r3, #2
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	3b02      	subs	r3, #2
 8004a20:	b29a      	uxth	r2, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a26:	e058      	b.n	8004ada <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	330c      	adds	r3, #12
 8004a32:	7812      	ldrb	r2, [r2, #0]
 8004a34:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a3a:	1c5a      	adds	r2, r3, #1
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	3b01      	subs	r3, #1
 8004a48:	b29a      	uxth	r2, r3
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004a4e:	e044      	b.n	8004ada <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d12b      	bne.n	8004ab6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d912      	bls.n	8004a8e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a6c:	881a      	ldrh	r2, [r3, #0]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a78:	1c9a      	adds	r2, r3, #2
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	3b02      	subs	r3, #2
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a8c:	e025      	b.n	8004ada <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	330c      	adds	r3, #12
 8004a98:	7812      	ldrb	r2, [r2, #0]
 8004a9a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aa0:	1c5a      	adds	r2, r3, #1
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	3b01      	subs	r3, #1
 8004aae:	b29a      	uxth	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ab4:	e011      	b.n	8004ada <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ab6:	f7fd f81b 	bl	8001af0 <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d803      	bhi.n	8004ace <HAL_SPI_Transmit+0x268>
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004acc:	d102      	bne.n	8004ad4 <HAL_SPI_Transmit+0x26e>
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d102      	bne.n	8004ada <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004ad8:	e026      	b.n	8004b28 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1b5      	bne.n	8004a50 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ae4:	69ba      	ldr	r2, [r7, #24]
 8004ae6:	6839      	ldr	r1, [r7, #0]
 8004ae8:	68f8      	ldr	r0, [r7, #12]
 8004aea:	f000 fcdf 	bl	80054ac <SPI_EndRxTxTransaction>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d002      	beq.n	8004afa <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2220      	movs	r2, #32
 8004af8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d10a      	bne.n	8004b18 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b02:	2300      	movs	r3, #0
 8004b04:	613b      	str	r3, [r7, #16]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	613b      	str	r3, [r7, #16]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	613b      	str	r3, [r7, #16]
 8004b16:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d002      	beq.n	8004b26 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	77fb      	strb	r3, [r7, #31]
 8004b24:	e000      	b.n	8004b28 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004b26:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004b38:	7ffb      	ldrb	r3, [r7, #31]
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3720      	adds	r7, #32
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b088      	sub	sp, #32
 8004b46:	af02      	add	r7, sp, #8
 8004b48:	60f8      	str	r0, [r7, #12]
 8004b4a:	60b9      	str	r1, [r7, #8]
 8004b4c:	603b      	str	r3, [r7, #0]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b52:	2300      	movs	r3, #0
 8004b54:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b5e:	d112      	bne.n	8004b86 <HAL_SPI_Receive+0x44>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d10e      	bne.n	8004b86 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2204      	movs	r2, #4
 8004b6c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b70:	88fa      	ldrh	r2, [r7, #6]
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	9300      	str	r3, [sp, #0]
 8004b76:	4613      	mov	r3, r2
 8004b78:	68ba      	ldr	r2, [r7, #8]
 8004b7a:	68b9      	ldr	r1, [r7, #8]
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f000 f910 	bl	8004da2 <HAL_SPI_TransmitReceive>
 8004b82:	4603      	mov	r3, r0
 8004b84:	e109      	b.n	8004d9a <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d101      	bne.n	8004b94 <HAL_SPI_Receive+0x52>
 8004b90:	2302      	movs	r3, #2
 8004b92:	e102      	b.n	8004d9a <HAL_SPI_Receive+0x258>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b9c:	f7fc ffa8 	bl	8001af0 <HAL_GetTick>
 8004ba0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d002      	beq.n	8004bb4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004bae:	2302      	movs	r3, #2
 8004bb0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004bb2:	e0e9      	b.n	8004d88 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d002      	beq.n	8004bc0 <HAL_SPI_Receive+0x7e>
 8004bba:	88fb      	ldrh	r3, [r7, #6]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d102      	bne.n	8004bc6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004bc4:	e0e0      	b.n	8004d88 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2204      	movs	r2, #4
 8004bca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	68ba      	ldr	r2, [r7, #8]
 8004bd8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	88fa      	ldrh	r2, [r7, #6]
 8004bde:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	88fa      	ldrh	r2, [r7, #6]
 8004be6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c10:	d908      	bls.n	8004c24 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	685a      	ldr	r2, [r3, #4]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c20:	605a      	str	r2, [r3, #4]
 8004c22:	e007      	b.n	8004c34 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685a      	ldr	r2, [r3, #4]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004c32:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c3c:	d10f      	bne.n	8004c5e <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004c5c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c68:	2b40      	cmp	r3, #64	; 0x40
 8004c6a:	d007      	beq.n	8004c7c <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c7a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c84:	d867      	bhi.n	8004d56 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004c86:	e030      	b.n	8004cea <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d117      	bne.n	8004cc6 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f103 020c 	add.w	r2, r3, #12
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca2:	7812      	ldrb	r2, [r2, #0]
 8004ca4:	b2d2      	uxtb	r2, r2
 8004ca6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cac:	1c5a      	adds	r2, r3, #1
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	3b01      	subs	r3, #1
 8004cbc:	b29a      	uxth	r2, r3
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004cc4:	e011      	b.n	8004cea <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cc6:	f7fc ff13 	bl	8001af0 <HAL_GetTick>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	683a      	ldr	r2, [r7, #0]
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d803      	bhi.n	8004cde <HAL_SPI_Receive+0x19c>
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004cdc:	d102      	bne.n	8004ce4 <HAL_SPI_Receive+0x1a2>
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d102      	bne.n	8004cea <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004ce8:	e04e      	b.n	8004d88 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d1c8      	bne.n	8004c88 <HAL_SPI_Receive+0x146>
 8004cf6:	e034      	b.n	8004d62 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d115      	bne.n	8004d32 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68da      	ldr	r2, [r3, #12]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d10:	b292      	uxth	r2, r2
 8004d12:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d18:	1c9a      	adds	r2, r3, #2
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	3b01      	subs	r3, #1
 8004d28:	b29a      	uxth	r2, r3
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004d30:	e011      	b.n	8004d56 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d32:	f7fc fedd 	bl	8001af0 <HAL_GetTick>
 8004d36:	4602      	mov	r2, r0
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	683a      	ldr	r2, [r7, #0]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d803      	bhi.n	8004d4a <HAL_SPI_Receive+0x208>
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d48:	d102      	bne.n	8004d50 <HAL_SPI_Receive+0x20e>
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d102      	bne.n	8004d56 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004d54:	e018      	b.n	8004d88 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d5c:	b29b      	uxth	r3, r3
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1ca      	bne.n	8004cf8 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d62:	693a      	ldr	r2, [r7, #16]
 8004d64:	6839      	ldr	r1, [r7, #0]
 8004d66:	68f8      	ldr	r0, [r7, #12]
 8004d68:	f000 fb48 	bl	80053fc <SPI_EndRxTransaction>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d002      	beq.n	8004d78 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2220      	movs	r2, #32
 8004d76:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d002      	beq.n	8004d86 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	75fb      	strb	r3, [r7, #23]
 8004d84:	e000      	b.n	8004d88 <HAL_SPI_Receive+0x246>
  }

error :
 8004d86:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3718      	adds	r7, #24
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}

08004da2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004da2:	b580      	push	{r7, lr}
 8004da4:	b08a      	sub	sp, #40	; 0x28
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	60f8      	str	r0, [r7, #12]
 8004daa:	60b9      	str	r1, [r7, #8]
 8004dac:	607a      	str	r2, [r7, #4]
 8004dae:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004db0:	2301      	movs	r3, #1
 8004db2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004db4:	2300      	movs	r3, #0
 8004db6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d101      	bne.n	8004dc8 <HAL_SPI_TransmitReceive+0x26>
 8004dc4:	2302      	movs	r3, #2
 8004dc6:	e1fb      	b.n	80051c0 <HAL_SPI_TransmitReceive+0x41e>
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dd0:	f7fc fe8e 	bl	8001af0 <HAL_GetTick>
 8004dd4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ddc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004de4:	887b      	ldrh	r3, [r7, #2]
 8004de6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004de8:	887b      	ldrh	r3, [r7, #2]
 8004dea:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004dec:	7efb      	ldrb	r3, [r7, #27]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d00e      	beq.n	8004e10 <HAL_SPI_TransmitReceive+0x6e>
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004df8:	d106      	bne.n	8004e08 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d102      	bne.n	8004e08 <HAL_SPI_TransmitReceive+0x66>
 8004e02:	7efb      	ldrb	r3, [r7, #27]
 8004e04:	2b04      	cmp	r3, #4
 8004e06:	d003      	beq.n	8004e10 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004e08:	2302      	movs	r3, #2
 8004e0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004e0e:	e1cd      	b.n	80051ac <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d005      	beq.n	8004e22 <HAL_SPI_TransmitReceive+0x80>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d002      	beq.n	8004e22 <HAL_SPI_TransmitReceive+0x80>
 8004e1c:	887b      	ldrh	r3, [r7, #2]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d103      	bne.n	8004e2a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004e28:	e1c0      	b.n	80051ac <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	2b04      	cmp	r3, #4
 8004e34:	d003      	beq.n	8004e3e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2205      	movs	r2, #5
 8004e3a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2200      	movs	r2, #0
 8004e42:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	687a      	ldr	r2, [r7, #4]
 8004e48:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	887a      	ldrh	r2, [r7, #2]
 8004e4e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	887a      	ldrh	r2, [r7, #2]
 8004e56:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	68ba      	ldr	r2, [r7, #8]
 8004e5e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	887a      	ldrh	r2, [r7, #2]
 8004e64:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	887a      	ldrh	r2, [r7, #2]
 8004e6a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004e80:	d802      	bhi.n	8004e88 <HAL_SPI_TransmitReceive+0xe6>
 8004e82:	8a3b      	ldrh	r3, [r7, #16]
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d908      	bls.n	8004e9a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	685a      	ldr	r2, [r3, #4]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004e96:	605a      	str	r2, [r3, #4]
 8004e98:	e007      	b.n	8004eaa <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	685a      	ldr	r2, [r3, #4]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004ea8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eb4:	2b40      	cmp	r3, #64	; 0x40
 8004eb6:	d007      	beq.n	8004ec8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ec6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ed0:	d97c      	bls.n	8004fcc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d002      	beq.n	8004ee0 <HAL_SPI_TransmitReceive+0x13e>
 8004eda:	8a7b      	ldrh	r3, [r7, #18]
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d169      	bne.n	8004fb4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee4:	881a      	ldrh	r2, [r3, #0]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef0:	1c9a      	adds	r2, r3, #2
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	3b01      	subs	r3, #1
 8004efe:	b29a      	uxth	r2, r3
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f04:	e056      	b.n	8004fb4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	f003 0302 	and.w	r3, r3, #2
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d11b      	bne.n	8004f4c <HAL_SPI_TransmitReceive+0x1aa>
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d016      	beq.n	8004f4c <HAL_SPI_TransmitReceive+0x1aa>
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d113      	bne.n	8004f4c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f28:	881a      	ldrh	r2, [r3, #0]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f34:	1c9a      	adds	r2, r3, #2
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	3b01      	subs	r3, #1
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	f003 0301 	and.w	r3, r3, #1
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d11c      	bne.n	8004f94 <HAL_SPI_TransmitReceive+0x1f2>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d016      	beq.n	8004f94 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68da      	ldr	r2, [r3, #12]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f70:	b292      	uxth	r2, r2
 8004f72:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f78:	1c9a      	adds	r2, r3, #2
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	3b01      	subs	r3, #1
 8004f88:	b29a      	uxth	r2, r3
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f90:	2301      	movs	r3, #1
 8004f92:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f94:	f7fc fdac 	bl	8001af0 <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d807      	bhi.n	8004fb4 <HAL_SPI_TransmitReceive+0x212>
 8004fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004faa:	d003      	beq.n	8004fb4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004fb2:	e0fb      	b.n	80051ac <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1a3      	bne.n	8004f06 <HAL_SPI_TransmitReceive+0x164>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d19d      	bne.n	8004f06 <HAL_SPI_TransmitReceive+0x164>
 8004fca:	e0df      	b.n	800518c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d003      	beq.n	8004fdc <HAL_SPI_TransmitReceive+0x23a>
 8004fd4:	8a7b      	ldrh	r3, [r7, #18]
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	f040 80cb 	bne.w	8005172 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d912      	bls.n	800500c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fea:	881a      	ldrh	r2, [r3, #0]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff6:	1c9a      	adds	r2, r3, #2
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005000:	b29b      	uxth	r3, r3
 8005002:	3b02      	subs	r3, #2
 8005004:	b29a      	uxth	r2, r3
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	87da      	strh	r2, [r3, #62]	; 0x3e
 800500a:	e0b2      	b.n	8005172 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	330c      	adds	r3, #12
 8005016:	7812      	ldrb	r2, [r2, #0]
 8005018:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800501e:	1c5a      	adds	r2, r3, #1
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005028:	b29b      	uxth	r3, r3
 800502a:	3b01      	subs	r3, #1
 800502c:	b29a      	uxth	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005032:	e09e      	b.n	8005172 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f003 0302 	and.w	r3, r3, #2
 800503e:	2b02      	cmp	r3, #2
 8005040:	d134      	bne.n	80050ac <HAL_SPI_TransmitReceive+0x30a>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005046:	b29b      	uxth	r3, r3
 8005048:	2b00      	cmp	r3, #0
 800504a:	d02f      	beq.n	80050ac <HAL_SPI_TransmitReceive+0x30a>
 800504c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800504e:	2b01      	cmp	r3, #1
 8005050:	d12c      	bne.n	80050ac <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005056:	b29b      	uxth	r3, r3
 8005058:	2b01      	cmp	r3, #1
 800505a:	d912      	bls.n	8005082 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005060:	881a      	ldrh	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800506c:	1c9a      	adds	r2, r3, #2
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005076:	b29b      	uxth	r3, r3
 8005078:	3b02      	subs	r3, #2
 800507a:	b29a      	uxth	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005080:	e012      	b.n	80050a8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	330c      	adds	r3, #12
 800508c:	7812      	ldrb	r2, [r2, #0]
 800508e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005094:	1c5a      	adds	r2, r3, #1
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800509e:	b29b      	uxth	r3, r3
 80050a0:	3b01      	subs	r3, #1
 80050a2:	b29a      	uxth	r2, r3
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050a8:	2300      	movs	r3, #0
 80050aa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d148      	bne.n	800514c <HAL_SPI_TransmitReceive+0x3aa>
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d042      	beq.n	800514c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	d923      	bls.n	800511a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68da      	ldr	r2, [r3, #12]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050dc:	b292      	uxth	r2, r2
 80050de:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e4:	1c9a      	adds	r2, r3, #2
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	3b02      	subs	r3, #2
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005102:	b29b      	uxth	r3, r3
 8005104:	2b01      	cmp	r3, #1
 8005106:	d81f      	bhi.n	8005148 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	685a      	ldr	r2, [r3, #4]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005116:	605a      	str	r2, [r3, #4]
 8005118:	e016      	b.n	8005148 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f103 020c 	add.w	r2, r3, #12
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005126:	7812      	ldrb	r2, [r2, #0]
 8005128:	b2d2      	uxtb	r2, r2
 800512a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005130:	1c5a      	adds	r2, r3, #1
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800513c:	b29b      	uxth	r3, r3
 800513e:	3b01      	subs	r3, #1
 8005140:	b29a      	uxth	r2, r3
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005148:	2301      	movs	r3, #1
 800514a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800514c:	f7fc fcd0 	bl	8001af0 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005158:	429a      	cmp	r2, r3
 800515a:	d803      	bhi.n	8005164 <HAL_SPI_TransmitReceive+0x3c2>
 800515c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800515e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005162:	d102      	bne.n	800516a <HAL_SPI_TransmitReceive+0x3c8>
 8005164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005166:	2b00      	cmp	r3, #0
 8005168:	d103      	bne.n	8005172 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005170:	e01c      	b.n	80051ac <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005176:	b29b      	uxth	r3, r3
 8005178:	2b00      	cmp	r3, #0
 800517a:	f47f af5b 	bne.w	8005034 <HAL_SPI_TransmitReceive+0x292>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005184:	b29b      	uxth	r3, r3
 8005186:	2b00      	cmp	r3, #0
 8005188:	f47f af54 	bne.w	8005034 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800518c:	69fa      	ldr	r2, [r7, #28]
 800518e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f000 f98b 	bl	80054ac <SPI_EndRxTxTransaction>
 8005196:	4603      	mov	r3, r0
 8005198:	2b00      	cmp	r3, #0
 800519a:	d006      	beq.n	80051aa <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2220      	movs	r2, #32
 80051a6:	661a      	str	r2, [r3, #96]	; 0x60
 80051a8:	e000      	b.n	80051ac <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80051aa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2200      	movs	r2, #0
 80051b8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80051bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3728      	adds	r7, #40	; 0x28
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}

080051c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b088      	sub	sp, #32
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	603b      	str	r3, [r7, #0]
 80051d4:	4613      	mov	r3, r2
 80051d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80051d8:	f7fc fc8a 	bl	8001af0 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e0:	1a9b      	subs	r3, r3, r2
 80051e2:	683a      	ldr	r2, [r7, #0]
 80051e4:	4413      	add	r3, r2
 80051e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80051e8:	f7fc fc82 	bl	8001af0 <HAL_GetTick>
 80051ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051ee:	4b39      	ldr	r3, [pc, #228]	; (80052d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	015b      	lsls	r3, r3, #5
 80051f4:	0d1b      	lsrs	r3, r3, #20
 80051f6:	69fa      	ldr	r2, [r7, #28]
 80051f8:	fb02 f303 	mul.w	r3, r2, r3
 80051fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051fe:	e054      	b.n	80052aa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005206:	d050      	beq.n	80052aa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005208:	f7fc fc72 	bl	8001af0 <HAL_GetTick>
 800520c:	4602      	mov	r2, r0
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	69fa      	ldr	r2, [r7, #28]
 8005214:	429a      	cmp	r2, r3
 8005216:	d902      	bls.n	800521e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005218:	69fb      	ldr	r3, [r7, #28]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d13d      	bne.n	800529a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	685a      	ldr	r2, [r3, #4]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800522c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005236:	d111      	bne.n	800525c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005240:	d004      	beq.n	800524c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800524a:	d107      	bne.n	800525c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800525a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005260:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005264:	d10f      	bne.n	8005286 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005274:	601a      	str	r2, [r3, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005284:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2201      	movs	r2, #1
 800528a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e017      	b.n	80052ca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d101      	bne.n	80052a4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80052a0:	2300      	movs	r3, #0
 80052a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	3b01      	subs	r3, #1
 80052a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	689a      	ldr	r2, [r3, #8]
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	4013      	ands	r3, r2
 80052b4:	68ba      	ldr	r2, [r7, #8]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	bf0c      	ite	eq
 80052ba:	2301      	moveq	r3, #1
 80052bc:	2300      	movne	r3, #0
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	461a      	mov	r2, r3
 80052c2:	79fb      	ldrb	r3, [r7, #7]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d19b      	bne.n	8005200 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3720      	adds	r7, #32
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	20000000 	.word	0x20000000

080052d8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b088      	sub	sp, #32
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	607a      	str	r2, [r7, #4]
 80052e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80052e6:	f7fc fc03 	bl	8001af0 <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ee:	1a9b      	subs	r3, r3, r2
 80052f0:	683a      	ldr	r2, [r7, #0]
 80052f2:	4413      	add	r3, r2
 80052f4:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80052f6:	f7fc fbfb 	bl	8001af0 <HAL_GetTick>
 80052fa:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80052fc:	4b3e      	ldr	r3, [pc, #248]	; (80053f8 <SPI_WaitFifoStateUntilTimeout+0x120>)
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	4613      	mov	r3, r2
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	4413      	add	r3, r2
 8005306:	00da      	lsls	r2, r3, #3
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	0d1b      	lsrs	r3, r3, #20
 800530c:	69fa      	ldr	r2, [r7, #28]
 800530e:	fb02 f303 	mul.w	r3, r2, r3
 8005312:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8005314:	e062      	b.n	80053dc <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800531c:	d109      	bne.n	8005332 <SPI_WaitFifoStateUntilTimeout+0x5a>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d106      	bne.n	8005332 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	330c      	adds	r3, #12
 800532a:	781b      	ldrb	r3, [r3, #0]
 800532c:	b2db      	uxtb	r3, r3
 800532e:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8005330:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005338:	d050      	beq.n	80053dc <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800533a:	f7fc fbd9 	bl	8001af0 <HAL_GetTick>
 800533e:	4602      	mov	r2, r0
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	69fa      	ldr	r2, [r7, #28]
 8005346:	429a      	cmp	r2, r3
 8005348:	d902      	bls.n	8005350 <SPI_WaitFifoStateUntilTimeout+0x78>
 800534a:	69fb      	ldr	r3, [r7, #28]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d13d      	bne.n	80053cc <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	685a      	ldr	r2, [r3, #4]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800535e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005368:	d111      	bne.n	800538e <SPI_WaitFifoStateUntilTimeout+0xb6>
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005372:	d004      	beq.n	800537e <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800537c:	d107      	bne.n	800538e <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800538c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005392:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005396:	d10f      	bne.n	80053b8 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053a6:	601a      	str	r2, [r3, #0]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053b6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e010      	b.n	80053ee <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d101      	bne.n	80053d6 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 80053d2:	2300      	movs	r3, #0
 80053d4:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	3b01      	subs	r3, #1
 80053da:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	689a      	ldr	r2, [r3, #8]
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	4013      	ands	r3, r2
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d194      	bne.n	8005316 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 80053ec:	2300      	movs	r3, #0
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3720      	adds	r7, #32
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	20000000 	.word	0x20000000

080053fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b086      	sub	sp, #24
 8005400:	af02      	add	r7, sp, #8
 8005402:	60f8      	str	r0, [r7, #12]
 8005404:	60b9      	str	r1, [r7, #8]
 8005406:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005410:	d111      	bne.n	8005436 <SPI_EndRxTransaction+0x3a>
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800541a:	d004      	beq.n	8005426 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005424:	d107      	bne.n	8005436 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005434:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	9300      	str	r3, [sp, #0]
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	2200      	movs	r2, #0
 800543e:	2180      	movs	r1, #128	; 0x80
 8005440:	68f8      	ldr	r0, [r7, #12]
 8005442:	f7ff fec1 	bl	80051c8 <SPI_WaitFlagStateUntilTimeout>
 8005446:	4603      	mov	r3, r0
 8005448:	2b00      	cmp	r3, #0
 800544a:	d007      	beq.n	800545c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005450:	f043 0220 	orr.w	r2, r3, #32
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005458:	2303      	movs	r3, #3
 800545a:	e023      	b.n	80054a4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005464:	d11d      	bne.n	80054a2 <SPI_EndRxTransaction+0xa6>
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800546e:	d004      	beq.n	800547a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005478:	d113      	bne.n	80054a2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	9300      	str	r3, [sp, #0]
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	2200      	movs	r2, #0
 8005482:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f7ff ff26 	bl	80052d8 <SPI_WaitFifoStateUntilTimeout>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d007      	beq.n	80054a2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005496:	f043 0220 	orr.w	r2, r3, #32
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e000      	b.n	80054a4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af02      	add	r7, sp, #8
 80054b2:	60f8      	str	r0, [r7, #12]
 80054b4:	60b9      	str	r1, [r7, #8]
 80054b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	9300      	str	r3, [sp, #0]
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	2200      	movs	r2, #0
 80054c0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	f7ff ff07 	bl	80052d8 <SPI_WaitFifoStateUntilTimeout>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d007      	beq.n	80054e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054d4:	f043 0220 	orr.w	r2, r3, #32
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	e027      	b.n	8005530 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	9300      	str	r3, [sp, #0]
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	2200      	movs	r2, #0
 80054e8:	2180      	movs	r1, #128	; 0x80
 80054ea:	68f8      	ldr	r0, [r7, #12]
 80054ec:	f7ff fe6c 	bl	80051c8 <SPI_WaitFlagStateUntilTimeout>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d007      	beq.n	8005506 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054fa:	f043 0220 	orr.w	r2, r3, #32
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e014      	b.n	8005530 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	9300      	str	r3, [sp, #0]
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	2200      	movs	r2, #0
 800550e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005512:	68f8      	ldr	r0, [r7, #12]
 8005514:	f7ff fee0 	bl	80052d8 <SPI_WaitFifoStateUntilTimeout>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d007      	beq.n	800552e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005522:	f043 0220 	orr.w	r2, r3, #32
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800552a:	2303      	movs	r3, #3
 800552c:	e000      	b.n	8005530 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	3710      	adds	r7, #16
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b082      	sub	sp, #8
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d101      	bne.n	800554a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e049      	b.n	80055de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2b00      	cmp	r3, #0
 8005554:	d106      	bne.n	8005564 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 f841 	bl	80055e6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2202      	movs	r2, #2
 8005568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	3304      	adds	r3, #4
 8005574:	4619      	mov	r1, r3
 8005576:	4610      	mov	r0, r2
 8005578:	f000 f9f8 	bl	800596c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3708      	adds	r7, #8
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80055e6:	b480      	push	{r7}
 80055e8:	b083      	sub	sp, #12
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80055ee:	bf00      	nop
 80055f0:	370c      	adds	r7, #12
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
	...

080055fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b085      	sub	sp, #20
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800560a:	b2db      	uxtb	r3, r3
 800560c:	2b01      	cmp	r3, #1
 800560e:	d001      	beq.n	8005614 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e04f      	b.n	80056b4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2202      	movs	r2, #2
 8005618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68da      	ldr	r2, [r3, #12]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f042 0201 	orr.w	r2, r2, #1
 800562a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a23      	ldr	r2, [pc, #140]	; (80056c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d01d      	beq.n	8005672 <HAL_TIM_Base_Start_IT+0x76>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800563e:	d018      	beq.n	8005672 <HAL_TIM_Base_Start_IT+0x76>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a1f      	ldr	r2, [pc, #124]	; (80056c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d013      	beq.n	8005672 <HAL_TIM_Base_Start_IT+0x76>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a1e      	ldr	r2, [pc, #120]	; (80056c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d00e      	beq.n	8005672 <HAL_TIM_Base_Start_IT+0x76>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a1c      	ldr	r2, [pc, #112]	; (80056cc <HAL_TIM_Base_Start_IT+0xd0>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d009      	beq.n	8005672 <HAL_TIM_Base_Start_IT+0x76>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a1b      	ldr	r2, [pc, #108]	; (80056d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d004      	beq.n	8005672 <HAL_TIM_Base_Start_IT+0x76>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a19      	ldr	r2, [pc, #100]	; (80056d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d115      	bne.n	800569e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	689a      	ldr	r2, [r3, #8]
 8005678:	4b17      	ldr	r3, [pc, #92]	; (80056d8 <HAL_TIM_Base_Start_IT+0xdc>)
 800567a:	4013      	ands	r3, r2
 800567c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2b06      	cmp	r3, #6
 8005682:	d015      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0xb4>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800568a:	d011      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f042 0201 	orr.w	r2, r2, #1
 800569a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800569c:	e008      	b.n	80056b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f042 0201 	orr.w	r2, r2, #1
 80056ac:	601a      	str	r2, [r3, #0]
 80056ae:	e000      	b.n	80056b2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80056b2:	2300      	movs	r3, #0
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3714      	adds	r7, #20
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr
 80056c0:	40012c00 	.word	0x40012c00
 80056c4:	40000400 	.word	0x40000400
 80056c8:	40000800 	.word	0x40000800
 80056cc:	40000c00 	.word	0x40000c00
 80056d0:	40013400 	.word	0x40013400
 80056d4:	40014000 	.word	0x40014000
 80056d8:	00010007 	.word	0x00010007

080056dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b082      	sub	sp, #8
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	f003 0302 	and.w	r3, r3, #2
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	d122      	bne.n	8005738 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	f003 0302 	and.w	r3, r3, #2
 80056fc:	2b02      	cmp	r3, #2
 80056fe:	d11b      	bne.n	8005738 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f06f 0202 	mvn.w	r2, #2
 8005708:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2201      	movs	r2, #1
 800570e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	699b      	ldr	r3, [r3, #24]
 8005716:	f003 0303 	and.w	r3, r3, #3
 800571a:	2b00      	cmp	r3, #0
 800571c:	d003      	beq.n	8005726 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 f905 	bl	800592e <HAL_TIM_IC_CaptureCallback>
 8005724:	e005      	b.n	8005732 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 f8f7 	bl	800591a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 f908 	bl	8005942 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	f003 0304 	and.w	r3, r3, #4
 8005742:	2b04      	cmp	r3, #4
 8005744:	d122      	bne.n	800578c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	f003 0304 	and.w	r3, r3, #4
 8005750:	2b04      	cmp	r3, #4
 8005752:	d11b      	bne.n	800578c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f06f 0204 	mvn.w	r2, #4
 800575c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2202      	movs	r2, #2
 8005762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	699b      	ldr	r3, [r3, #24]
 800576a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800576e:	2b00      	cmp	r3, #0
 8005770:	d003      	beq.n	800577a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 f8db 	bl	800592e <HAL_TIM_IC_CaptureCallback>
 8005778:	e005      	b.n	8005786 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 f8cd 	bl	800591a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f000 f8de 	bl	8005942 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	691b      	ldr	r3, [r3, #16]
 8005792:	f003 0308 	and.w	r3, r3, #8
 8005796:	2b08      	cmp	r3, #8
 8005798:	d122      	bne.n	80057e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	f003 0308 	and.w	r3, r3, #8
 80057a4:	2b08      	cmp	r3, #8
 80057a6:	d11b      	bne.n	80057e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f06f 0208 	mvn.w	r2, #8
 80057b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2204      	movs	r2, #4
 80057b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	69db      	ldr	r3, [r3, #28]
 80057be:	f003 0303 	and.w	r3, r3, #3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d003      	beq.n	80057ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 f8b1 	bl	800592e <HAL_TIM_IC_CaptureCallback>
 80057cc:	e005      	b.n	80057da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 f8a3 	bl	800591a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f000 f8b4 	bl	8005942 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	f003 0310 	and.w	r3, r3, #16
 80057ea:	2b10      	cmp	r3, #16
 80057ec:	d122      	bne.n	8005834 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	68db      	ldr	r3, [r3, #12]
 80057f4:	f003 0310 	and.w	r3, r3, #16
 80057f8:	2b10      	cmp	r3, #16
 80057fa:	d11b      	bne.n	8005834 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f06f 0210 	mvn.w	r2, #16
 8005804:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2208      	movs	r2, #8
 800580a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	69db      	ldr	r3, [r3, #28]
 8005812:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005816:	2b00      	cmp	r3, #0
 8005818:	d003      	beq.n	8005822 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f000 f887 	bl	800592e <HAL_TIM_IC_CaptureCallback>
 8005820:	e005      	b.n	800582e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 f879 	bl	800591a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 f88a 	bl	8005942 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	f003 0301 	and.w	r3, r3, #1
 800583e:	2b01      	cmp	r3, #1
 8005840:	d10e      	bne.n	8005860 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	f003 0301 	and.w	r3, r3, #1
 800584c:	2b01      	cmp	r3, #1
 800584e:	d107      	bne.n	8005860 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f06f 0201 	mvn.w	r2, #1
 8005858:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7fb fe34 	bl	80014c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800586a:	2b80      	cmp	r3, #128	; 0x80
 800586c:	d10e      	bne.n	800588c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005878:	2b80      	cmp	r3, #128	; 0x80
 800587a:	d107      	bne.n	800588c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005884:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f914 	bl	8005ab4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	691b      	ldr	r3, [r3, #16]
 8005892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005896:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800589a:	d10e      	bne.n	80058ba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058a6:	2b80      	cmp	r3, #128	; 0x80
 80058a8:	d107      	bne.n	80058ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80058b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f000 f907 	bl	8005ac8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c4:	2b40      	cmp	r3, #64	; 0x40
 80058c6:	d10e      	bne.n	80058e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058d2:	2b40      	cmp	r3, #64	; 0x40
 80058d4:	d107      	bne.n	80058e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80058de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f838 	bl	8005956 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	f003 0320 	and.w	r3, r3, #32
 80058f0:	2b20      	cmp	r3, #32
 80058f2:	d10e      	bne.n	8005912 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	f003 0320 	and.w	r3, r3, #32
 80058fe:	2b20      	cmp	r3, #32
 8005900:	d107      	bne.n	8005912 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f06f 0220 	mvn.w	r2, #32
 800590a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f000 f8c7 	bl	8005aa0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005912:	bf00      	nop
 8005914:	3708      	adds	r7, #8
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}

0800591a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800591a:	b480      	push	{r7}
 800591c:	b083      	sub	sp, #12
 800591e:	af00      	add	r7, sp, #0
 8005920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005922:	bf00      	nop
 8005924:	370c      	adds	r7, #12
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr

0800592e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800592e:	b480      	push	{r7}
 8005930:	b083      	sub	sp, #12
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005936:	bf00      	nop
 8005938:	370c      	adds	r7, #12
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr

08005942 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005942:	b480      	push	{r7}
 8005944:	b083      	sub	sp, #12
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800594a:	bf00      	nop
 800594c:	370c      	adds	r7, #12
 800594e:	46bd      	mov	sp, r7
 8005950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005954:	4770      	bx	lr

08005956 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005956:	b480      	push	{r7}
 8005958:	b083      	sub	sp, #12
 800595a:	af00      	add	r7, sp, #0
 800595c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800595e:	bf00      	nop
 8005960:	370c      	adds	r7, #12
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
	...

0800596c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a40      	ldr	r2, [pc, #256]	; (8005a80 <TIM_Base_SetConfig+0x114>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d013      	beq.n	80059ac <TIM_Base_SetConfig+0x40>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800598a:	d00f      	beq.n	80059ac <TIM_Base_SetConfig+0x40>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a3d      	ldr	r2, [pc, #244]	; (8005a84 <TIM_Base_SetConfig+0x118>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d00b      	beq.n	80059ac <TIM_Base_SetConfig+0x40>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a3c      	ldr	r2, [pc, #240]	; (8005a88 <TIM_Base_SetConfig+0x11c>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d007      	beq.n	80059ac <TIM_Base_SetConfig+0x40>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a3b      	ldr	r2, [pc, #236]	; (8005a8c <TIM_Base_SetConfig+0x120>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d003      	beq.n	80059ac <TIM_Base_SetConfig+0x40>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a3a      	ldr	r2, [pc, #232]	; (8005a90 <TIM_Base_SetConfig+0x124>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d108      	bne.n	80059be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a2f      	ldr	r2, [pc, #188]	; (8005a80 <TIM_Base_SetConfig+0x114>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d01f      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059cc:	d01b      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a2c      	ldr	r2, [pc, #176]	; (8005a84 <TIM_Base_SetConfig+0x118>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d017      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a2b      	ldr	r2, [pc, #172]	; (8005a88 <TIM_Base_SetConfig+0x11c>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d013      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a2a      	ldr	r2, [pc, #168]	; (8005a8c <TIM_Base_SetConfig+0x120>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d00f      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a29      	ldr	r2, [pc, #164]	; (8005a90 <TIM_Base_SetConfig+0x124>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d00b      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a28      	ldr	r2, [pc, #160]	; (8005a94 <TIM_Base_SetConfig+0x128>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d007      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a27      	ldr	r2, [pc, #156]	; (8005a98 <TIM_Base_SetConfig+0x12c>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d003      	beq.n	8005a06 <TIM_Base_SetConfig+0x9a>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a26      	ldr	r2, [pc, #152]	; (8005a9c <TIM_Base_SetConfig+0x130>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d108      	bne.n	8005a18 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	68db      	ldr	r3, [r3, #12]
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	695b      	ldr	r3, [r3, #20]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	689a      	ldr	r2, [r3, #8]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a10      	ldr	r2, [pc, #64]	; (8005a80 <TIM_Base_SetConfig+0x114>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d00f      	beq.n	8005a64 <TIM_Base_SetConfig+0xf8>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a12      	ldr	r2, [pc, #72]	; (8005a90 <TIM_Base_SetConfig+0x124>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d00b      	beq.n	8005a64 <TIM_Base_SetConfig+0xf8>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a11      	ldr	r2, [pc, #68]	; (8005a94 <TIM_Base_SetConfig+0x128>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d007      	beq.n	8005a64 <TIM_Base_SetConfig+0xf8>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a10      	ldr	r2, [pc, #64]	; (8005a98 <TIM_Base_SetConfig+0x12c>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d003      	beq.n	8005a64 <TIM_Base_SetConfig+0xf8>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a0f      	ldr	r2, [pc, #60]	; (8005a9c <TIM_Base_SetConfig+0x130>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d103      	bne.n	8005a6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	691a      	ldr	r2, [r3, #16]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	615a      	str	r2, [r3, #20]
}
 8005a72:	bf00      	nop
 8005a74:	3714      	adds	r7, #20
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop
 8005a80:	40012c00 	.word	0x40012c00
 8005a84:	40000400 	.word	0x40000400
 8005a88:	40000800 	.word	0x40000800
 8005a8c:	40000c00 	.word	0x40000c00
 8005a90:	40013400 	.word	0x40013400
 8005a94:	40014000 	.word	0x40014000
 8005a98:	40014400 	.word	0x40014400
 8005a9c:	40014800 	.word	0x40014800

08005aa0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b083      	sub	sp, #12
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005aa8:	bf00      	nop
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005abc:	bf00      	nop
 8005abe:	370c      	adds	r7, #12
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b083      	sub	sp, #12
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005ad0:	bf00      	nop
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b082      	sub	sp, #8
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d101      	bne.n	8005aee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e040      	b.n	8005b70 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d106      	bne.n	8005b04 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f7fb fdd4 	bl	80016ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2224      	movs	r2, #36	; 0x24
 8005b08:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f022 0201 	bic.w	r2, r2, #1
 8005b18:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f000 f8c0 	bl	8005ca0 <UART_SetConfig>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d101      	bne.n	8005b2a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e022      	b.n	8005b70 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d002      	beq.n	8005b38 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 fb3e 	bl	80061b4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	685a      	ldr	r2, [r3, #4]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	689a      	ldr	r2, [r3, #8]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0201 	orr.w	r2, r2, #1
 8005b66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f000 fbc5 	bl	80062f8 <UART_CheckIdleState>
 8005b6e:	4603      	mov	r3, r0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3708      	adds	r7, #8
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b08a      	sub	sp, #40	; 0x28
 8005b7c:	af02      	add	r7, sp, #8
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	603b      	str	r3, [r7, #0]
 8005b84:	4613      	mov	r3, r2
 8005b86:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b8c:	2b20      	cmp	r3, #32
 8005b8e:	f040 8082 	bne.w	8005c96 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d002      	beq.n	8005b9e <HAL_UART_Transmit+0x26>
 8005b98:	88fb      	ldrh	r3, [r7, #6]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d101      	bne.n	8005ba2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e07a      	b.n	8005c98 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	d101      	bne.n	8005bb0 <HAL_UART_Transmit+0x38>
 8005bac:	2302      	movs	r3, #2
 8005bae:	e073      	b.n	8005c98 <HAL_UART_Transmit+0x120>
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2221      	movs	r2, #33	; 0x21
 8005bc4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005bc6:	f7fb ff93 	bl	8001af0 <HAL_GetTick>
 8005bca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	88fa      	ldrh	r2, [r7, #6]
 8005bd0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	88fa      	ldrh	r2, [r7, #6]
 8005bd8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005be4:	d108      	bne.n	8005bf8 <HAL_UART_Transmit+0x80>
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d104      	bne.n	8005bf8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	61bb      	str	r3, [r7, #24]
 8005bf6:	e003      	b.n	8005c00 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005c08:	e02d      	b.n	8005c66 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	9300      	str	r3, [sp, #0]
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	2200      	movs	r2, #0
 8005c12:	2180      	movs	r1, #128	; 0x80
 8005c14:	68f8      	ldr	r0, [r7, #12]
 8005c16:	f000 fbb8 	bl	800638a <UART_WaitOnFlagUntilTimeout>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d001      	beq.n	8005c24 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005c20:	2303      	movs	r3, #3
 8005c22:	e039      	b.n	8005c98 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d10b      	bne.n	8005c42 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	881a      	ldrh	r2, [r3, #0]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c36:	b292      	uxth	r2, r2
 8005c38:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	3302      	adds	r3, #2
 8005c3e:	61bb      	str	r3, [r7, #24]
 8005c40:	e008      	b.n	8005c54 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	781a      	ldrb	r2, [r3, #0]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	b292      	uxth	r2, r2
 8005c4c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005c4e:	69fb      	ldr	r3, [r7, #28]
 8005c50:	3301      	adds	r3, #1
 8005c52:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	3b01      	subs	r3, #1
 8005c5e:	b29a      	uxth	r2, r3
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d1cb      	bne.n	8005c0a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	9300      	str	r3, [sp, #0]
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	2140      	movs	r1, #64	; 0x40
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f000 fb84 	bl	800638a <UART_WaitOnFlagUntilTimeout>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d001      	beq.n	8005c8c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e005      	b.n	8005c98 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2220      	movs	r2, #32
 8005c90:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005c92:	2300      	movs	r3, #0
 8005c94:	e000      	b.n	8005c98 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005c96:	2302      	movs	r3, #2
  }
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3720      	adds	r7, #32
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}

08005ca0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ca0:	b5b0      	push	{r4, r5, r7, lr}
 8005ca2:	b088      	sub	sp, #32
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	689a      	ldr	r2, [r3, #8]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	691b      	ldr	r3, [r3, #16]
 8005cb4:	431a      	orrs	r2, r3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	695b      	ldr	r3, [r3, #20]
 8005cba:	431a      	orrs	r2, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	69db      	ldr	r3, [r3, #28]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	4bad      	ldr	r3, [pc, #692]	; (8005f80 <UART_SetConfig+0x2e0>)
 8005ccc:	4013      	ands	r3, r2
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	6812      	ldr	r2, [r2, #0]
 8005cd2:	69f9      	ldr	r1, [r7, #28]
 8005cd4:	430b      	orrs	r3, r1
 8005cd6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	68da      	ldr	r2, [r3, #12]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	430a      	orrs	r2, r1
 8005cec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	699b      	ldr	r3, [r3, #24]
 8005cf2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4aa2      	ldr	r2, [pc, #648]	; (8005f84 <UART_SetConfig+0x2e4>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d004      	beq.n	8005d08 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a1b      	ldr	r3, [r3, #32]
 8005d02:	69fa      	ldr	r2, [r7, #28]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	69fa      	ldr	r2, [r7, #28]
 8005d18:	430a      	orrs	r2, r1
 8005d1a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a99      	ldr	r2, [pc, #612]	; (8005f88 <UART_SetConfig+0x2e8>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d121      	bne.n	8005d6a <UART_SetConfig+0xca>
 8005d26:	4b99      	ldr	r3, [pc, #612]	; (8005f8c <UART_SetConfig+0x2ec>)
 8005d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d2c:	f003 0303 	and.w	r3, r3, #3
 8005d30:	2b03      	cmp	r3, #3
 8005d32:	d817      	bhi.n	8005d64 <UART_SetConfig+0xc4>
 8005d34:	a201      	add	r2, pc, #4	; (adr r2, 8005d3c <UART_SetConfig+0x9c>)
 8005d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d3a:	bf00      	nop
 8005d3c:	08005d4d 	.word	0x08005d4d
 8005d40:	08005d59 	.word	0x08005d59
 8005d44:	08005d53 	.word	0x08005d53
 8005d48:	08005d5f 	.word	0x08005d5f
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	76fb      	strb	r3, [r7, #27]
 8005d50:	e0e7      	b.n	8005f22 <UART_SetConfig+0x282>
 8005d52:	2302      	movs	r3, #2
 8005d54:	76fb      	strb	r3, [r7, #27]
 8005d56:	e0e4      	b.n	8005f22 <UART_SetConfig+0x282>
 8005d58:	2304      	movs	r3, #4
 8005d5a:	76fb      	strb	r3, [r7, #27]
 8005d5c:	e0e1      	b.n	8005f22 <UART_SetConfig+0x282>
 8005d5e:	2308      	movs	r3, #8
 8005d60:	76fb      	strb	r3, [r7, #27]
 8005d62:	e0de      	b.n	8005f22 <UART_SetConfig+0x282>
 8005d64:	2310      	movs	r3, #16
 8005d66:	76fb      	strb	r3, [r7, #27]
 8005d68:	e0db      	b.n	8005f22 <UART_SetConfig+0x282>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a88      	ldr	r2, [pc, #544]	; (8005f90 <UART_SetConfig+0x2f0>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d132      	bne.n	8005dda <UART_SetConfig+0x13a>
 8005d74:	4b85      	ldr	r3, [pc, #532]	; (8005f8c <UART_SetConfig+0x2ec>)
 8005d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d7a:	f003 030c 	and.w	r3, r3, #12
 8005d7e:	2b0c      	cmp	r3, #12
 8005d80:	d828      	bhi.n	8005dd4 <UART_SetConfig+0x134>
 8005d82:	a201      	add	r2, pc, #4	; (adr r2, 8005d88 <UART_SetConfig+0xe8>)
 8005d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d88:	08005dbd 	.word	0x08005dbd
 8005d8c:	08005dd5 	.word	0x08005dd5
 8005d90:	08005dd5 	.word	0x08005dd5
 8005d94:	08005dd5 	.word	0x08005dd5
 8005d98:	08005dc9 	.word	0x08005dc9
 8005d9c:	08005dd5 	.word	0x08005dd5
 8005da0:	08005dd5 	.word	0x08005dd5
 8005da4:	08005dd5 	.word	0x08005dd5
 8005da8:	08005dc3 	.word	0x08005dc3
 8005dac:	08005dd5 	.word	0x08005dd5
 8005db0:	08005dd5 	.word	0x08005dd5
 8005db4:	08005dd5 	.word	0x08005dd5
 8005db8:	08005dcf 	.word	0x08005dcf
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	76fb      	strb	r3, [r7, #27]
 8005dc0:	e0af      	b.n	8005f22 <UART_SetConfig+0x282>
 8005dc2:	2302      	movs	r3, #2
 8005dc4:	76fb      	strb	r3, [r7, #27]
 8005dc6:	e0ac      	b.n	8005f22 <UART_SetConfig+0x282>
 8005dc8:	2304      	movs	r3, #4
 8005dca:	76fb      	strb	r3, [r7, #27]
 8005dcc:	e0a9      	b.n	8005f22 <UART_SetConfig+0x282>
 8005dce:	2308      	movs	r3, #8
 8005dd0:	76fb      	strb	r3, [r7, #27]
 8005dd2:	e0a6      	b.n	8005f22 <UART_SetConfig+0x282>
 8005dd4:	2310      	movs	r3, #16
 8005dd6:	76fb      	strb	r3, [r7, #27]
 8005dd8:	e0a3      	b.n	8005f22 <UART_SetConfig+0x282>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a6d      	ldr	r2, [pc, #436]	; (8005f94 <UART_SetConfig+0x2f4>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d120      	bne.n	8005e26 <UART_SetConfig+0x186>
 8005de4:	4b69      	ldr	r3, [pc, #420]	; (8005f8c <UART_SetConfig+0x2ec>)
 8005de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dea:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005dee:	2b30      	cmp	r3, #48	; 0x30
 8005df0:	d013      	beq.n	8005e1a <UART_SetConfig+0x17a>
 8005df2:	2b30      	cmp	r3, #48	; 0x30
 8005df4:	d814      	bhi.n	8005e20 <UART_SetConfig+0x180>
 8005df6:	2b20      	cmp	r3, #32
 8005df8:	d009      	beq.n	8005e0e <UART_SetConfig+0x16e>
 8005dfa:	2b20      	cmp	r3, #32
 8005dfc:	d810      	bhi.n	8005e20 <UART_SetConfig+0x180>
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d002      	beq.n	8005e08 <UART_SetConfig+0x168>
 8005e02:	2b10      	cmp	r3, #16
 8005e04:	d006      	beq.n	8005e14 <UART_SetConfig+0x174>
 8005e06:	e00b      	b.n	8005e20 <UART_SetConfig+0x180>
 8005e08:	2300      	movs	r3, #0
 8005e0a:	76fb      	strb	r3, [r7, #27]
 8005e0c:	e089      	b.n	8005f22 <UART_SetConfig+0x282>
 8005e0e:	2302      	movs	r3, #2
 8005e10:	76fb      	strb	r3, [r7, #27]
 8005e12:	e086      	b.n	8005f22 <UART_SetConfig+0x282>
 8005e14:	2304      	movs	r3, #4
 8005e16:	76fb      	strb	r3, [r7, #27]
 8005e18:	e083      	b.n	8005f22 <UART_SetConfig+0x282>
 8005e1a:	2308      	movs	r3, #8
 8005e1c:	76fb      	strb	r3, [r7, #27]
 8005e1e:	e080      	b.n	8005f22 <UART_SetConfig+0x282>
 8005e20:	2310      	movs	r3, #16
 8005e22:	76fb      	strb	r3, [r7, #27]
 8005e24:	e07d      	b.n	8005f22 <UART_SetConfig+0x282>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a5b      	ldr	r2, [pc, #364]	; (8005f98 <UART_SetConfig+0x2f8>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d120      	bne.n	8005e72 <UART_SetConfig+0x1d2>
 8005e30:	4b56      	ldr	r3, [pc, #344]	; (8005f8c <UART_SetConfig+0x2ec>)
 8005e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e36:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005e3a:	2bc0      	cmp	r3, #192	; 0xc0
 8005e3c:	d013      	beq.n	8005e66 <UART_SetConfig+0x1c6>
 8005e3e:	2bc0      	cmp	r3, #192	; 0xc0
 8005e40:	d814      	bhi.n	8005e6c <UART_SetConfig+0x1cc>
 8005e42:	2b80      	cmp	r3, #128	; 0x80
 8005e44:	d009      	beq.n	8005e5a <UART_SetConfig+0x1ba>
 8005e46:	2b80      	cmp	r3, #128	; 0x80
 8005e48:	d810      	bhi.n	8005e6c <UART_SetConfig+0x1cc>
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d002      	beq.n	8005e54 <UART_SetConfig+0x1b4>
 8005e4e:	2b40      	cmp	r3, #64	; 0x40
 8005e50:	d006      	beq.n	8005e60 <UART_SetConfig+0x1c0>
 8005e52:	e00b      	b.n	8005e6c <UART_SetConfig+0x1cc>
 8005e54:	2300      	movs	r3, #0
 8005e56:	76fb      	strb	r3, [r7, #27]
 8005e58:	e063      	b.n	8005f22 <UART_SetConfig+0x282>
 8005e5a:	2302      	movs	r3, #2
 8005e5c:	76fb      	strb	r3, [r7, #27]
 8005e5e:	e060      	b.n	8005f22 <UART_SetConfig+0x282>
 8005e60:	2304      	movs	r3, #4
 8005e62:	76fb      	strb	r3, [r7, #27]
 8005e64:	e05d      	b.n	8005f22 <UART_SetConfig+0x282>
 8005e66:	2308      	movs	r3, #8
 8005e68:	76fb      	strb	r3, [r7, #27]
 8005e6a:	e05a      	b.n	8005f22 <UART_SetConfig+0x282>
 8005e6c:	2310      	movs	r3, #16
 8005e6e:	76fb      	strb	r3, [r7, #27]
 8005e70:	e057      	b.n	8005f22 <UART_SetConfig+0x282>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a49      	ldr	r2, [pc, #292]	; (8005f9c <UART_SetConfig+0x2fc>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d125      	bne.n	8005ec8 <UART_SetConfig+0x228>
 8005e7c:	4b43      	ldr	r3, [pc, #268]	; (8005f8c <UART_SetConfig+0x2ec>)
 8005e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e8a:	d017      	beq.n	8005ebc <UART_SetConfig+0x21c>
 8005e8c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e90:	d817      	bhi.n	8005ec2 <UART_SetConfig+0x222>
 8005e92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e96:	d00b      	beq.n	8005eb0 <UART_SetConfig+0x210>
 8005e98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e9c:	d811      	bhi.n	8005ec2 <UART_SetConfig+0x222>
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d003      	beq.n	8005eaa <UART_SetConfig+0x20a>
 8005ea2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ea6:	d006      	beq.n	8005eb6 <UART_SetConfig+0x216>
 8005ea8:	e00b      	b.n	8005ec2 <UART_SetConfig+0x222>
 8005eaa:	2300      	movs	r3, #0
 8005eac:	76fb      	strb	r3, [r7, #27]
 8005eae:	e038      	b.n	8005f22 <UART_SetConfig+0x282>
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	76fb      	strb	r3, [r7, #27]
 8005eb4:	e035      	b.n	8005f22 <UART_SetConfig+0x282>
 8005eb6:	2304      	movs	r3, #4
 8005eb8:	76fb      	strb	r3, [r7, #27]
 8005eba:	e032      	b.n	8005f22 <UART_SetConfig+0x282>
 8005ebc:	2308      	movs	r3, #8
 8005ebe:	76fb      	strb	r3, [r7, #27]
 8005ec0:	e02f      	b.n	8005f22 <UART_SetConfig+0x282>
 8005ec2:	2310      	movs	r3, #16
 8005ec4:	76fb      	strb	r3, [r7, #27]
 8005ec6:	e02c      	b.n	8005f22 <UART_SetConfig+0x282>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a2d      	ldr	r2, [pc, #180]	; (8005f84 <UART_SetConfig+0x2e4>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d125      	bne.n	8005f1e <UART_SetConfig+0x27e>
 8005ed2:	4b2e      	ldr	r3, [pc, #184]	; (8005f8c <UART_SetConfig+0x2ec>)
 8005ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ed8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005edc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ee0:	d017      	beq.n	8005f12 <UART_SetConfig+0x272>
 8005ee2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ee6:	d817      	bhi.n	8005f18 <UART_SetConfig+0x278>
 8005ee8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005eec:	d00b      	beq.n	8005f06 <UART_SetConfig+0x266>
 8005eee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ef2:	d811      	bhi.n	8005f18 <UART_SetConfig+0x278>
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d003      	beq.n	8005f00 <UART_SetConfig+0x260>
 8005ef8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005efc:	d006      	beq.n	8005f0c <UART_SetConfig+0x26c>
 8005efe:	e00b      	b.n	8005f18 <UART_SetConfig+0x278>
 8005f00:	2300      	movs	r3, #0
 8005f02:	76fb      	strb	r3, [r7, #27]
 8005f04:	e00d      	b.n	8005f22 <UART_SetConfig+0x282>
 8005f06:	2302      	movs	r3, #2
 8005f08:	76fb      	strb	r3, [r7, #27]
 8005f0a:	e00a      	b.n	8005f22 <UART_SetConfig+0x282>
 8005f0c:	2304      	movs	r3, #4
 8005f0e:	76fb      	strb	r3, [r7, #27]
 8005f10:	e007      	b.n	8005f22 <UART_SetConfig+0x282>
 8005f12:	2308      	movs	r3, #8
 8005f14:	76fb      	strb	r3, [r7, #27]
 8005f16:	e004      	b.n	8005f22 <UART_SetConfig+0x282>
 8005f18:	2310      	movs	r3, #16
 8005f1a:	76fb      	strb	r3, [r7, #27]
 8005f1c:	e001      	b.n	8005f22 <UART_SetConfig+0x282>
 8005f1e:	2310      	movs	r3, #16
 8005f20:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a17      	ldr	r2, [pc, #92]	; (8005f84 <UART_SetConfig+0x2e4>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	f040 8087 	bne.w	800603c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f2e:	7efb      	ldrb	r3, [r7, #27]
 8005f30:	2b08      	cmp	r3, #8
 8005f32:	d837      	bhi.n	8005fa4 <UART_SetConfig+0x304>
 8005f34:	a201      	add	r2, pc, #4	; (adr r2, 8005f3c <UART_SetConfig+0x29c>)
 8005f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f3a:	bf00      	nop
 8005f3c:	08005f61 	.word	0x08005f61
 8005f40:	08005fa5 	.word	0x08005fa5
 8005f44:	08005f69 	.word	0x08005f69
 8005f48:	08005fa5 	.word	0x08005fa5
 8005f4c:	08005f6f 	.word	0x08005f6f
 8005f50:	08005fa5 	.word	0x08005fa5
 8005f54:	08005fa5 	.word	0x08005fa5
 8005f58:	08005fa5 	.word	0x08005fa5
 8005f5c:	08005f77 	.word	0x08005f77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f60:	f7fd fe3c 	bl	8003bdc <HAL_RCC_GetPCLK1Freq>
 8005f64:	6178      	str	r0, [r7, #20]
        break;
 8005f66:	e022      	b.n	8005fae <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f68:	4b0d      	ldr	r3, [pc, #52]	; (8005fa0 <UART_SetConfig+0x300>)
 8005f6a:	617b      	str	r3, [r7, #20]
        break;
 8005f6c:	e01f      	b.n	8005fae <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f6e:	f7fd fd9d 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 8005f72:	6178      	str	r0, [r7, #20]
        break;
 8005f74:	e01b      	b.n	8005fae <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f7a:	617b      	str	r3, [r7, #20]
        break;
 8005f7c:	e017      	b.n	8005fae <UART_SetConfig+0x30e>
 8005f7e:	bf00      	nop
 8005f80:	efff69f3 	.word	0xefff69f3
 8005f84:	40008000 	.word	0x40008000
 8005f88:	40013800 	.word	0x40013800
 8005f8c:	40021000 	.word	0x40021000
 8005f90:	40004400 	.word	0x40004400
 8005f94:	40004800 	.word	0x40004800
 8005f98:	40004c00 	.word	0x40004c00
 8005f9c:	40005000 	.word	0x40005000
 8005fa0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	76bb      	strb	r3, [r7, #26]
        break;
 8005fac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	f000 80f1 	beq.w	8006198 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	685a      	ldr	r2, [r3, #4]
 8005fba:	4613      	mov	r3, r2
 8005fbc:	005b      	lsls	r3, r3, #1
 8005fbe:	4413      	add	r3, r2
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d305      	bcc.n	8005fd2 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005fcc:	697a      	ldr	r2, [r7, #20]
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d902      	bls.n	8005fd8 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	76bb      	strb	r3, [r7, #26]
 8005fd6:	e0df      	b.n	8006198 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f04f 0100 	mov.w	r1, #0
 8005fe0:	f04f 0200 	mov.w	r2, #0
 8005fe4:	f04f 0300 	mov.w	r3, #0
 8005fe8:	020b      	lsls	r3, r1, #8
 8005fea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005fee:	0202      	lsls	r2, r0, #8
 8005ff0:	6879      	ldr	r1, [r7, #4]
 8005ff2:	6849      	ldr	r1, [r1, #4]
 8005ff4:	0849      	lsrs	r1, r1, #1
 8005ff6:	4608      	mov	r0, r1
 8005ff8:	f04f 0100 	mov.w	r1, #0
 8005ffc:	1814      	adds	r4, r2, r0
 8005ffe:	eb43 0501 	adc.w	r5, r3, r1
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	461a      	mov	r2, r3
 8006008:	f04f 0300 	mov.w	r3, #0
 800600c:	4620      	mov	r0, r4
 800600e:	4629      	mov	r1, r5
 8006010:	f7fa fe3a 	bl	8000c88 <__aeabi_uldivmod>
 8006014:	4602      	mov	r2, r0
 8006016:	460b      	mov	r3, r1
 8006018:	4613      	mov	r3, r2
 800601a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006022:	d308      	bcc.n	8006036 <UART_SetConfig+0x396>
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800602a:	d204      	bcs.n	8006036 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	693a      	ldr	r2, [r7, #16]
 8006032:	60da      	str	r2, [r3, #12]
 8006034:	e0b0      	b.n	8006198 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	76bb      	strb	r3, [r7, #26]
 800603a:	e0ad      	b.n	8006198 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	69db      	ldr	r3, [r3, #28]
 8006040:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006044:	d15c      	bne.n	8006100 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8006046:	7efb      	ldrb	r3, [r7, #27]
 8006048:	2b08      	cmp	r3, #8
 800604a:	d828      	bhi.n	800609e <UART_SetConfig+0x3fe>
 800604c:	a201      	add	r2, pc, #4	; (adr r2, 8006054 <UART_SetConfig+0x3b4>)
 800604e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006052:	bf00      	nop
 8006054:	08006079 	.word	0x08006079
 8006058:	08006081 	.word	0x08006081
 800605c:	08006089 	.word	0x08006089
 8006060:	0800609f 	.word	0x0800609f
 8006064:	0800608f 	.word	0x0800608f
 8006068:	0800609f 	.word	0x0800609f
 800606c:	0800609f 	.word	0x0800609f
 8006070:	0800609f 	.word	0x0800609f
 8006074:	08006097 	.word	0x08006097
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006078:	f7fd fdb0 	bl	8003bdc <HAL_RCC_GetPCLK1Freq>
 800607c:	6178      	str	r0, [r7, #20]
        break;
 800607e:	e013      	b.n	80060a8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006080:	f7fd fdc2 	bl	8003c08 <HAL_RCC_GetPCLK2Freq>
 8006084:	6178      	str	r0, [r7, #20]
        break;
 8006086:	e00f      	b.n	80060a8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006088:	4b49      	ldr	r3, [pc, #292]	; (80061b0 <UART_SetConfig+0x510>)
 800608a:	617b      	str	r3, [r7, #20]
        break;
 800608c:	e00c      	b.n	80060a8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800608e:	f7fd fd0d 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 8006092:	6178      	str	r0, [r7, #20]
        break;
 8006094:	e008      	b.n	80060a8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006096:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800609a:	617b      	str	r3, [r7, #20]
        break;
 800609c:	e004      	b.n	80060a8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800609e:	2300      	movs	r3, #0
 80060a0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	76bb      	strb	r3, [r7, #26]
        break;
 80060a6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d074      	beq.n	8006198 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	005a      	lsls	r2, r3, #1
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	085b      	lsrs	r3, r3, #1
 80060b8:	441a      	add	r2, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	fbb2 f3f3 	udiv	r3, r2, r3
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	2b0f      	cmp	r3, #15
 80060ca:	d916      	bls.n	80060fa <UART_SetConfig+0x45a>
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060d2:	d212      	bcs.n	80060fa <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	f023 030f 	bic.w	r3, r3, #15
 80060dc:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	085b      	lsrs	r3, r3, #1
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	f003 0307 	and.w	r3, r3, #7
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	89fb      	ldrh	r3, [r7, #14]
 80060ec:	4313      	orrs	r3, r2
 80060ee:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	89fa      	ldrh	r2, [r7, #14]
 80060f6:	60da      	str	r2, [r3, #12]
 80060f8:	e04e      	b.n	8006198 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	76bb      	strb	r3, [r7, #26]
 80060fe:	e04b      	b.n	8006198 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006100:	7efb      	ldrb	r3, [r7, #27]
 8006102:	2b08      	cmp	r3, #8
 8006104:	d827      	bhi.n	8006156 <UART_SetConfig+0x4b6>
 8006106:	a201      	add	r2, pc, #4	; (adr r2, 800610c <UART_SetConfig+0x46c>)
 8006108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800610c:	08006131 	.word	0x08006131
 8006110:	08006139 	.word	0x08006139
 8006114:	08006141 	.word	0x08006141
 8006118:	08006157 	.word	0x08006157
 800611c:	08006147 	.word	0x08006147
 8006120:	08006157 	.word	0x08006157
 8006124:	08006157 	.word	0x08006157
 8006128:	08006157 	.word	0x08006157
 800612c:	0800614f 	.word	0x0800614f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006130:	f7fd fd54 	bl	8003bdc <HAL_RCC_GetPCLK1Freq>
 8006134:	6178      	str	r0, [r7, #20]
        break;
 8006136:	e013      	b.n	8006160 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006138:	f7fd fd66 	bl	8003c08 <HAL_RCC_GetPCLK2Freq>
 800613c:	6178      	str	r0, [r7, #20]
        break;
 800613e:	e00f      	b.n	8006160 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006140:	4b1b      	ldr	r3, [pc, #108]	; (80061b0 <UART_SetConfig+0x510>)
 8006142:	617b      	str	r3, [r7, #20]
        break;
 8006144:	e00c      	b.n	8006160 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006146:	f7fd fcb1 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 800614a:	6178      	str	r0, [r7, #20]
        break;
 800614c:	e008      	b.n	8006160 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800614e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006152:	617b      	str	r3, [r7, #20]
        break;
 8006154:	e004      	b.n	8006160 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8006156:	2300      	movs	r3, #0
 8006158:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	76bb      	strb	r3, [r7, #26]
        break;
 800615e:	bf00      	nop
    }

    if (pclk != 0U)
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d018      	beq.n	8006198 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	085a      	lsrs	r2, r3, #1
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	441a      	add	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	fbb2 f3f3 	udiv	r3, r2, r3
 8006178:	b29b      	uxth	r3, r3
 800617a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	2b0f      	cmp	r3, #15
 8006180:	d908      	bls.n	8006194 <UART_SetConfig+0x4f4>
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006188:	d204      	bcs.n	8006194 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	693a      	ldr	r2, [r7, #16]
 8006190:	60da      	str	r2, [r3, #12]
 8006192:	e001      	b.n	8006198 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8006194:	2301      	movs	r3, #1
 8006196:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80061a4:	7ebb      	ldrb	r3, [r7, #26]
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3720      	adds	r7, #32
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bdb0      	pop	{r4, r5, r7, pc}
 80061ae:	bf00      	nop
 80061b0:	00f42400 	.word	0x00f42400

080061b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c0:	f003 0301 	and.w	r3, r3, #1
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d00a      	beq.n	80061de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	430a      	orrs	r2, r1
 80061dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e2:	f003 0302 	and.w	r3, r3, #2
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00a      	beq.n	8006200 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	430a      	orrs	r2, r1
 80061fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006204:	f003 0304 	and.w	r3, r3, #4
 8006208:	2b00      	cmp	r3, #0
 800620a:	d00a      	beq.n	8006222 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	430a      	orrs	r2, r1
 8006220:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006226:	f003 0308 	and.w	r3, r3, #8
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00a      	beq.n	8006244 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	430a      	orrs	r2, r1
 8006242:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006248:	f003 0310 	and.w	r3, r3, #16
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00a      	beq.n	8006266 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	430a      	orrs	r2, r1
 8006264:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800626a:	f003 0320 	and.w	r3, r3, #32
 800626e:	2b00      	cmp	r3, #0
 8006270:	d00a      	beq.n	8006288 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	430a      	orrs	r2, r1
 8006286:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006290:	2b00      	cmp	r3, #0
 8006292:	d01a      	beq.n	80062ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	430a      	orrs	r2, r1
 80062a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80062b2:	d10a      	bne.n	80062ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	430a      	orrs	r2, r1
 80062c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00a      	beq.n	80062ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	430a      	orrs	r2, r1
 80062ea:	605a      	str	r2, [r3, #4]
  }
}
 80062ec:	bf00      	nop
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b086      	sub	sp, #24
 80062fc:	af02      	add	r7, sp, #8
 80062fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006308:	f7fb fbf2 	bl	8001af0 <HAL_GetTick>
 800630c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 0308 	and.w	r3, r3, #8
 8006318:	2b08      	cmp	r3, #8
 800631a:	d10e      	bne.n	800633a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800631c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006320:	9300      	str	r3, [sp, #0]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2200      	movs	r2, #0
 8006326:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 f82d 	bl	800638a <UART_WaitOnFlagUntilTimeout>
 8006330:	4603      	mov	r3, r0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d001      	beq.n	800633a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006336:	2303      	movs	r3, #3
 8006338:	e023      	b.n	8006382 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0304 	and.w	r3, r3, #4
 8006344:	2b04      	cmp	r3, #4
 8006346:	d10e      	bne.n	8006366 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006348:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800634c:	9300      	str	r3, [sp, #0]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2200      	movs	r2, #0
 8006352:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f000 f817 	bl	800638a <UART_WaitOnFlagUntilTimeout>
 800635c:	4603      	mov	r3, r0
 800635e:	2b00      	cmp	r3, #0
 8006360:	d001      	beq.n	8006366 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e00d      	b.n	8006382 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2220      	movs	r2, #32
 800636a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2220      	movs	r2, #32
 8006370:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006380:	2300      	movs	r3, #0
}
 8006382:	4618      	mov	r0, r3
 8006384:	3710      	adds	r7, #16
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}

0800638a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800638a:	b580      	push	{r7, lr}
 800638c:	b084      	sub	sp, #16
 800638e:	af00      	add	r7, sp, #0
 8006390:	60f8      	str	r0, [r7, #12]
 8006392:	60b9      	str	r1, [r7, #8]
 8006394:	603b      	str	r3, [r7, #0]
 8006396:	4613      	mov	r3, r2
 8006398:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800639a:	e05e      	b.n	800645a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800639c:	69bb      	ldr	r3, [r7, #24]
 800639e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80063a2:	d05a      	beq.n	800645a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063a4:	f7fb fba4 	bl	8001af0 <HAL_GetTick>
 80063a8:	4602      	mov	r2, r0
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	69ba      	ldr	r2, [r7, #24]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d302      	bcc.n	80063ba <UART_WaitOnFlagUntilTimeout+0x30>
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d11b      	bne.n	80063f2 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80063c8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	689a      	ldr	r2, [r3, #8]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f022 0201 	bic.w	r2, r2, #1
 80063d8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2220      	movs	r2, #32
 80063de:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2220      	movs	r2, #32
 80063e4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80063ee:	2303      	movs	r3, #3
 80063f0:	e043      	b.n	800647a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f003 0304 	and.w	r3, r3, #4
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d02c      	beq.n	800645a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	69db      	ldr	r3, [r3, #28]
 8006406:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800640a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800640e:	d124      	bne.n	800645a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006418:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006428:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	689a      	ldr	r2, [r3, #8]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f022 0201 	bic.w	r2, r2, #1
 8006438:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2220      	movs	r2, #32
 800643e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2220      	movs	r2, #32
 8006444:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2220      	movs	r2, #32
 800644a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006456:	2303      	movs	r3, #3
 8006458:	e00f      	b.n	800647a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	69da      	ldr	r2, [r3, #28]
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	4013      	ands	r3, r2
 8006464:	68ba      	ldr	r2, [r7, #8]
 8006466:	429a      	cmp	r2, r3
 8006468:	bf0c      	ite	eq
 800646a:	2301      	moveq	r3, #1
 800646c:	2300      	movne	r3, #0
 800646e:	b2db      	uxtb	r3, r3
 8006470:	461a      	mov	r2, r3
 8006472:	79fb      	ldrb	r3, [r7, #7]
 8006474:	429a      	cmp	r2, r3
 8006476:	d091      	beq.n	800639c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3710      	adds	r7, #16
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
	...

08006484 <__NVIC_SetPriority>:
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	4603      	mov	r3, r0
 800648c:	6039      	str	r1, [r7, #0]
 800648e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006494:	2b00      	cmp	r3, #0
 8006496:	db0a      	blt.n	80064ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	b2da      	uxtb	r2, r3
 800649c:	490c      	ldr	r1, [pc, #48]	; (80064d0 <__NVIC_SetPriority+0x4c>)
 800649e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064a2:	0112      	lsls	r2, r2, #4
 80064a4:	b2d2      	uxtb	r2, r2
 80064a6:	440b      	add	r3, r1
 80064a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80064ac:	e00a      	b.n	80064c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	b2da      	uxtb	r2, r3
 80064b2:	4908      	ldr	r1, [pc, #32]	; (80064d4 <__NVIC_SetPriority+0x50>)
 80064b4:	79fb      	ldrb	r3, [r7, #7]
 80064b6:	f003 030f 	and.w	r3, r3, #15
 80064ba:	3b04      	subs	r3, #4
 80064bc:	0112      	lsls	r2, r2, #4
 80064be:	b2d2      	uxtb	r2, r2
 80064c0:	440b      	add	r3, r1
 80064c2:	761a      	strb	r2, [r3, #24]
}
 80064c4:	bf00      	nop
 80064c6:	370c      	adds	r7, #12
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr
 80064d0:	e000e100 	.word	0xe000e100
 80064d4:	e000ed00 	.word	0xe000ed00

080064d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80064d8:	b580      	push	{r7, lr}
 80064da:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80064dc:	4b05      	ldr	r3, [pc, #20]	; (80064f4 <SysTick_Handler+0x1c>)
 80064de:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80064e0:	f001 fcfe 	bl	8007ee0 <xTaskGetSchedulerState>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b01      	cmp	r3, #1
 80064e8:	d001      	beq.n	80064ee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80064ea:	f002 fae5 	bl	8008ab8 <xPortSysTickHandler>
  }
}
 80064ee:	bf00      	nop
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop
 80064f4:	e000e010 	.word	0xe000e010

080064f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80064f8:	b580      	push	{r7, lr}
 80064fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80064fc:	2100      	movs	r1, #0
 80064fe:	f06f 0004 	mvn.w	r0, #4
 8006502:	f7ff ffbf 	bl	8006484 <__NVIC_SetPriority>
#endif
}
 8006506:	bf00      	nop
 8006508:	bd80      	pop	{r7, pc}
	...

0800650c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006512:	f3ef 8305 	mrs	r3, IPSR
 8006516:	603b      	str	r3, [r7, #0]
  return(result);
 8006518:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800651a:	2b00      	cmp	r3, #0
 800651c:	d003      	beq.n	8006526 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800651e:	f06f 0305 	mvn.w	r3, #5
 8006522:	607b      	str	r3, [r7, #4]
 8006524:	e00c      	b.n	8006540 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006526:	4b0a      	ldr	r3, [pc, #40]	; (8006550 <osKernelInitialize+0x44>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d105      	bne.n	800653a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800652e:	4b08      	ldr	r3, [pc, #32]	; (8006550 <osKernelInitialize+0x44>)
 8006530:	2201      	movs	r2, #1
 8006532:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006534:	2300      	movs	r3, #0
 8006536:	607b      	str	r3, [r7, #4]
 8006538:	e002      	b.n	8006540 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800653a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800653e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006540:	687b      	ldr	r3, [r7, #4]
}
 8006542:	4618      	mov	r0, r3
 8006544:	370c      	adds	r7, #12
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	20000204 	.word	0x20000204

08006554 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800655a:	f3ef 8305 	mrs	r3, IPSR
 800655e:	603b      	str	r3, [r7, #0]
  return(result);
 8006560:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006562:	2b00      	cmp	r3, #0
 8006564:	d003      	beq.n	800656e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006566:	f06f 0305 	mvn.w	r3, #5
 800656a:	607b      	str	r3, [r7, #4]
 800656c:	e010      	b.n	8006590 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800656e:	4b0b      	ldr	r3, [pc, #44]	; (800659c <osKernelStart+0x48>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2b01      	cmp	r3, #1
 8006574:	d109      	bne.n	800658a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006576:	f7ff ffbf 	bl	80064f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800657a:	4b08      	ldr	r3, [pc, #32]	; (800659c <osKernelStart+0x48>)
 800657c:	2202      	movs	r2, #2
 800657e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006580:	f001 f866 	bl	8007650 <vTaskStartScheduler>
      stat = osOK;
 8006584:	2300      	movs	r3, #0
 8006586:	607b      	str	r3, [r7, #4]
 8006588:	e002      	b.n	8006590 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800658a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800658e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006590:	687b      	ldr	r3, [r7, #4]
}
 8006592:	4618      	mov	r0, r3
 8006594:	3708      	adds	r7, #8
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	20000204 	.word	0x20000204

080065a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b08e      	sub	sp, #56	; 0x38
 80065a4:	af04      	add	r7, sp, #16
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80065ac:	2300      	movs	r3, #0
 80065ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80065b0:	f3ef 8305 	mrs	r3, IPSR
 80065b4:	617b      	str	r3, [r7, #20]
  return(result);
 80065b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d17e      	bne.n	80066ba <osThreadNew+0x11a>
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d07b      	beq.n	80066ba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80065c2:	2380      	movs	r3, #128	; 0x80
 80065c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80065c6:	2318      	movs	r3, #24
 80065c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80065ca:	2300      	movs	r3, #0
 80065cc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80065ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80065d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d045      	beq.n	8006666 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d002      	beq.n	80065e8 <osThreadNew+0x48>
        name = attr->name;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	699b      	ldr	r3, [r3, #24]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d002      	beq.n	80065f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	699b      	ldr	r3, [r3, #24]
 80065f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d008      	beq.n	800660e <osThreadNew+0x6e>
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	2b38      	cmp	r3, #56	; 0x38
 8006600:	d805      	bhi.n	800660e <osThreadNew+0x6e>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	f003 0301 	and.w	r3, r3, #1
 800660a:	2b00      	cmp	r3, #0
 800660c:	d001      	beq.n	8006612 <osThreadNew+0x72>
        return (NULL);
 800660e:	2300      	movs	r3, #0
 8006610:	e054      	b.n	80066bc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	695b      	ldr	r3, [r3, #20]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d003      	beq.n	8006622 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	089b      	lsrs	r3, r3, #2
 8006620:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d00e      	beq.n	8006648 <osThreadNew+0xa8>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	2b5b      	cmp	r3, #91	; 0x5b
 8006630:	d90a      	bls.n	8006648 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006636:	2b00      	cmp	r3, #0
 8006638:	d006      	beq.n	8006648 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d002      	beq.n	8006648 <osThreadNew+0xa8>
        mem = 1;
 8006642:	2301      	movs	r3, #1
 8006644:	61bb      	str	r3, [r7, #24]
 8006646:	e010      	b.n	800666a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d10c      	bne.n	800666a <osThreadNew+0xca>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d108      	bne.n	800666a <osThreadNew+0xca>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d104      	bne.n	800666a <osThreadNew+0xca>
          mem = 0;
 8006660:	2300      	movs	r3, #0
 8006662:	61bb      	str	r3, [r7, #24]
 8006664:	e001      	b.n	800666a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006666:	2300      	movs	r3, #0
 8006668:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800666a:	69bb      	ldr	r3, [r7, #24]
 800666c:	2b01      	cmp	r3, #1
 800666e:	d110      	bne.n	8006692 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006678:	9202      	str	r2, [sp, #8]
 800667a:	9301      	str	r3, [sp, #4]
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	9300      	str	r3, [sp, #0]
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	6a3a      	ldr	r2, [r7, #32]
 8006684:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006686:	68f8      	ldr	r0, [r7, #12]
 8006688:	f000 fe0c 	bl	80072a4 <xTaskCreateStatic>
 800668c:	4603      	mov	r3, r0
 800668e:	613b      	str	r3, [r7, #16]
 8006690:	e013      	b.n	80066ba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d110      	bne.n	80066ba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006698:	6a3b      	ldr	r3, [r7, #32]
 800669a:	b29a      	uxth	r2, r3
 800669c:	f107 0310 	add.w	r3, r7, #16
 80066a0:	9301      	str	r3, [sp, #4]
 80066a2:	69fb      	ldr	r3, [r7, #28]
 80066a4:	9300      	str	r3, [sp, #0]
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80066aa:	68f8      	ldr	r0, [r7, #12]
 80066ac:	f000 fe57 	bl	800735e <xTaskCreate>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d001      	beq.n	80066ba <osThreadNew+0x11a>
            hTask = NULL;
 80066b6:	2300      	movs	r3, #0
 80066b8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80066ba:	693b      	ldr	r3, [r7, #16]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3728      	adds	r7, #40	; 0x28
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066cc:	f3ef 8305 	mrs	r3, IPSR
 80066d0:	60bb      	str	r3, [r7, #8]
  return(result);
 80066d2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d003      	beq.n	80066e0 <osDelay+0x1c>
    stat = osErrorISR;
 80066d8:	f06f 0305 	mvn.w	r3, #5
 80066dc:	60fb      	str	r3, [r7, #12]
 80066de:	e007      	b.n	80066f0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80066e0:	2300      	movs	r3, #0
 80066e2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d002      	beq.n	80066f0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 ff7c 	bl	80075e8 <vTaskDelay>
    }
  }

  return (stat);
 80066f0:	68fb      	ldr	r3, [r7, #12]
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3710      	adds	r7, #16
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
	...

080066fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	4a07      	ldr	r2, [pc, #28]	; (8006728 <vApplicationGetIdleTaskMemory+0x2c>)
 800670c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	4a06      	ldr	r2, [pc, #24]	; (800672c <vApplicationGetIdleTaskMemory+0x30>)
 8006712:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2280      	movs	r2, #128	; 0x80
 8006718:	601a      	str	r2, [r3, #0]
}
 800671a:	bf00      	nop
 800671c:	3714      	adds	r7, #20
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop
 8006728:	20000208 	.word	0x20000208
 800672c:	20000264 	.word	0x20000264

08006730 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006730:	b480      	push	{r7}
 8006732:	b085      	sub	sp, #20
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	4a07      	ldr	r2, [pc, #28]	; (800675c <vApplicationGetTimerTaskMemory+0x2c>)
 8006740:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	4a06      	ldr	r2, [pc, #24]	; (8006760 <vApplicationGetTimerTaskMemory+0x30>)
 8006746:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800674e:	601a      	str	r2, [r3, #0]
}
 8006750:	bf00      	nop
 8006752:	3714      	adds	r7, #20
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr
 800675c:	20000464 	.word	0x20000464
 8006760:	200004c0 	.word	0x200004c0

08006764 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f103 0208 	add.w	r2, r3, #8
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800677c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f103 0208 	add.w	r2, r3, #8
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f103 0208 	add.w	r2, r3, #8
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006798:	bf00      	nop
 800679a:	370c      	adds	r7, #12
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80067b2:	bf00      	nop
 80067b4:	370c      	adds	r7, #12
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr

080067be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80067be:	b480      	push	{r7}
 80067c0:	b085      	sub	sp, #20
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	6078      	str	r0, [r7, #4]
 80067c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	689a      	ldr	r2, [r3, #8]
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	683a      	ldr	r2, [r7, #0]
 80067e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	683a      	ldr	r2, [r7, #0]
 80067e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	687a      	ldr	r2, [r7, #4]
 80067ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	1c5a      	adds	r2, r3, #1
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	601a      	str	r2, [r3, #0]
}
 80067fa:	bf00      	nop
 80067fc:	3714      	adds	r7, #20
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006806:	b480      	push	{r7}
 8006808:	b085      	sub	sp, #20
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
 800680e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800681c:	d103      	bne.n	8006826 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	60fb      	str	r3, [r7, #12]
 8006824:	e00c      	b.n	8006840 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	3308      	adds	r3, #8
 800682a:	60fb      	str	r3, [r7, #12]
 800682c:	e002      	b.n	8006834 <vListInsert+0x2e>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	60fb      	str	r3, [r7, #12]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	429a      	cmp	r2, r3
 800683e:	d2f6      	bcs.n	800682e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	685a      	ldr	r2, [r3, #4]
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	683a      	ldr	r2, [r7, #0]
 800684e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	683a      	ldr	r2, [r7, #0]
 800685a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	1c5a      	adds	r2, r3, #1
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	601a      	str	r2, [r3, #0]
}
 800686c:	bf00      	nop
 800686e:	3714      	adds	r7, #20
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006878:	b480      	push	{r7}
 800687a:	b085      	sub	sp, #20
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	691b      	ldr	r3, [r3, #16]
 8006884:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	6892      	ldr	r2, [r2, #8]
 800688e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	6852      	ldr	r2, [r2, #4]
 8006898:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d103      	bne.n	80068ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	689a      	ldr	r2, [r3, #8]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	1e5a      	subs	r2, r3, #1
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3714      	adds	r7, #20
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr

080068cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b084      	sub	sp, #16
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d10a      	bne.n	80068f6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80068e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e4:	f383 8811 	msr	BASEPRI, r3
 80068e8:	f3bf 8f6f 	isb	sy
 80068ec:	f3bf 8f4f 	dsb	sy
 80068f0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80068f2:	bf00      	nop
 80068f4:	e7fe      	b.n	80068f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80068f6:	f002 f84d 	bl	8008994 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006902:	68f9      	ldr	r1, [r7, #12]
 8006904:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006906:	fb01 f303 	mul.w	r3, r1, r3
 800690a:	441a      	add	r2, r3
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2200      	movs	r2, #0
 8006914:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006926:	3b01      	subs	r3, #1
 8006928:	68f9      	ldr	r1, [r7, #12]
 800692a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800692c:	fb01 f303 	mul.w	r3, r1, r3
 8006930:	441a      	add	r2, r3
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	22ff      	movs	r2, #255	; 0xff
 800693a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	22ff      	movs	r2, #255	; 0xff
 8006942:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d114      	bne.n	8006976 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	691b      	ldr	r3, [r3, #16]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d01a      	beq.n	800698a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	3310      	adds	r3, #16
 8006958:	4618      	mov	r0, r3
 800695a:	f001 f903 	bl	8007b64 <xTaskRemoveFromEventList>
 800695e:	4603      	mov	r3, r0
 8006960:	2b00      	cmp	r3, #0
 8006962:	d012      	beq.n	800698a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006964:	4b0c      	ldr	r3, [pc, #48]	; (8006998 <xQueueGenericReset+0xcc>)
 8006966:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800696a:	601a      	str	r2, [r3, #0]
 800696c:	f3bf 8f4f 	dsb	sy
 8006970:	f3bf 8f6f 	isb	sy
 8006974:	e009      	b.n	800698a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	3310      	adds	r3, #16
 800697a:	4618      	mov	r0, r3
 800697c:	f7ff fef2 	bl	8006764 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	3324      	adds	r3, #36	; 0x24
 8006984:	4618      	mov	r0, r3
 8006986:	f7ff feed 	bl	8006764 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800698a:	f002 f833 	bl	80089f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800698e:	2301      	movs	r3, #1
}
 8006990:	4618      	mov	r0, r3
 8006992:	3710      	adds	r7, #16
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}
 8006998:	e000ed04 	.word	0xe000ed04

0800699c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800699c:	b580      	push	{r7, lr}
 800699e:	b08e      	sub	sp, #56	; 0x38
 80069a0:	af02      	add	r7, sp, #8
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	60b9      	str	r1, [r7, #8]
 80069a6:	607a      	str	r2, [r7, #4]
 80069a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d10a      	bne.n	80069c6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80069b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069b4:	f383 8811 	msr	BASEPRI, r3
 80069b8:	f3bf 8f6f 	isb	sy
 80069bc:	f3bf 8f4f 	dsb	sy
 80069c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80069c2:	bf00      	nop
 80069c4:	e7fe      	b.n	80069c4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d10a      	bne.n	80069e2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80069cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d0:	f383 8811 	msr	BASEPRI, r3
 80069d4:	f3bf 8f6f 	isb	sy
 80069d8:	f3bf 8f4f 	dsb	sy
 80069dc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80069de:	bf00      	nop
 80069e0:	e7fe      	b.n	80069e0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d002      	beq.n	80069ee <xQueueGenericCreateStatic+0x52>
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d001      	beq.n	80069f2 <xQueueGenericCreateStatic+0x56>
 80069ee:	2301      	movs	r3, #1
 80069f0:	e000      	b.n	80069f4 <xQueueGenericCreateStatic+0x58>
 80069f2:	2300      	movs	r3, #0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d10a      	bne.n	8006a0e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80069f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069fc:	f383 8811 	msr	BASEPRI, r3
 8006a00:	f3bf 8f6f 	isb	sy
 8006a04:	f3bf 8f4f 	dsb	sy
 8006a08:	623b      	str	r3, [r7, #32]
}
 8006a0a:	bf00      	nop
 8006a0c:	e7fe      	b.n	8006a0c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d102      	bne.n	8006a1a <xQueueGenericCreateStatic+0x7e>
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d101      	bne.n	8006a1e <xQueueGenericCreateStatic+0x82>
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e000      	b.n	8006a20 <xQueueGenericCreateStatic+0x84>
 8006a1e:	2300      	movs	r3, #0
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d10a      	bne.n	8006a3a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a28:	f383 8811 	msr	BASEPRI, r3
 8006a2c:	f3bf 8f6f 	isb	sy
 8006a30:	f3bf 8f4f 	dsb	sy
 8006a34:	61fb      	str	r3, [r7, #28]
}
 8006a36:	bf00      	nop
 8006a38:	e7fe      	b.n	8006a38 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006a3a:	2350      	movs	r3, #80	; 0x50
 8006a3c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	2b50      	cmp	r3, #80	; 0x50
 8006a42:	d00a      	beq.n	8006a5a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a48:	f383 8811 	msr	BASEPRI, r3
 8006a4c:	f3bf 8f6f 	isb	sy
 8006a50:	f3bf 8f4f 	dsb	sy
 8006a54:	61bb      	str	r3, [r7, #24]
}
 8006a56:	bf00      	nop
 8006a58:	e7fe      	b.n	8006a58 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006a5a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00d      	beq.n	8006a82 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006a6e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a74:	9300      	str	r3, [sp, #0]
 8006a76:	4613      	mov	r3, r2
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	68b9      	ldr	r1, [r7, #8]
 8006a7c:	68f8      	ldr	r0, [r7, #12]
 8006a7e:	f000 f805 	bl	8006a8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006a84:	4618      	mov	r0, r3
 8006a86:	3730      	adds	r7, #48	; 0x30
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bd80      	pop	{r7, pc}

08006a8c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b084      	sub	sp, #16
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	60f8      	str	r0, [r7, #12]
 8006a94:	60b9      	str	r1, [r7, #8]
 8006a96:	607a      	str	r2, [r7, #4]
 8006a98:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d103      	bne.n	8006aa8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006aa0:	69bb      	ldr	r3, [r7, #24]
 8006aa2:	69ba      	ldr	r2, [r7, #24]
 8006aa4:	601a      	str	r2, [r3, #0]
 8006aa6:	e002      	b.n	8006aae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006aa8:	69bb      	ldr	r3, [r7, #24]
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	68fa      	ldr	r2, [r7, #12]
 8006ab2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006ab4:	69bb      	ldr	r3, [r7, #24]
 8006ab6:	68ba      	ldr	r2, [r7, #8]
 8006ab8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006aba:	2101      	movs	r1, #1
 8006abc:	69b8      	ldr	r0, [r7, #24]
 8006abe:	f7ff ff05 	bl	80068cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006ac2:	69bb      	ldr	r3, [r7, #24]
 8006ac4:	78fa      	ldrb	r2, [r7, #3]
 8006ac6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006aca:	bf00      	nop
 8006acc:	3710      	adds	r7, #16
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
	...

08006ad4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b08e      	sub	sp, #56	; 0x38
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	60b9      	str	r1, [r7, #8]
 8006ade:	607a      	str	r2, [r7, #4]
 8006ae0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d10a      	bne.n	8006b06 <xQueueGenericSend+0x32>
	__asm volatile
 8006af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006af4:	f383 8811 	msr	BASEPRI, r3
 8006af8:	f3bf 8f6f 	isb	sy
 8006afc:	f3bf 8f4f 	dsb	sy
 8006b00:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006b02:	bf00      	nop
 8006b04:	e7fe      	b.n	8006b04 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d103      	bne.n	8006b14 <xQueueGenericSend+0x40>
 8006b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d101      	bne.n	8006b18 <xQueueGenericSend+0x44>
 8006b14:	2301      	movs	r3, #1
 8006b16:	e000      	b.n	8006b1a <xQueueGenericSend+0x46>
 8006b18:	2300      	movs	r3, #0
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10a      	bne.n	8006b34 <xQueueGenericSend+0x60>
	__asm volatile
 8006b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006b30:	bf00      	nop
 8006b32:	e7fe      	b.n	8006b32 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d103      	bne.n	8006b42 <xQueueGenericSend+0x6e>
 8006b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d101      	bne.n	8006b46 <xQueueGenericSend+0x72>
 8006b42:	2301      	movs	r3, #1
 8006b44:	e000      	b.n	8006b48 <xQueueGenericSend+0x74>
 8006b46:	2300      	movs	r3, #0
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d10a      	bne.n	8006b62 <xQueueGenericSend+0x8e>
	__asm volatile
 8006b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b50:	f383 8811 	msr	BASEPRI, r3
 8006b54:	f3bf 8f6f 	isb	sy
 8006b58:	f3bf 8f4f 	dsb	sy
 8006b5c:	623b      	str	r3, [r7, #32]
}
 8006b5e:	bf00      	nop
 8006b60:	e7fe      	b.n	8006b60 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b62:	f001 f9bd 	bl	8007ee0 <xTaskGetSchedulerState>
 8006b66:	4603      	mov	r3, r0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d102      	bne.n	8006b72 <xQueueGenericSend+0x9e>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d101      	bne.n	8006b76 <xQueueGenericSend+0xa2>
 8006b72:	2301      	movs	r3, #1
 8006b74:	e000      	b.n	8006b78 <xQueueGenericSend+0xa4>
 8006b76:	2300      	movs	r3, #0
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d10a      	bne.n	8006b92 <xQueueGenericSend+0xbe>
	__asm volatile
 8006b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b80:	f383 8811 	msr	BASEPRI, r3
 8006b84:	f3bf 8f6f 	isb	sy
 8006b88:	f3bf 8f4f 	dsb	sy
 8006b8c:	61fb      	str	r3, [r7, #28]
}
 8006b8e:	bf00      	nop
 8006b90:	e7fe      	b.n	8006b90 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b92:	f001 feff 	bl	8008994 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d302      	bcc.n	8006ba8 <xQueueGenericSend+0xd4>
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	2b02      	cmp	r3, #2
 8006ba6:	d129      	bne.n	8006bfc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006ba8:	683a      	ldr	r2, [r7, #0]
 8006baa:	68b9      	ldr	r1, [r7, #8]
 8006bac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006bae:	f000 fa0b 	bl	8006fc8 <prvCopyDataToQueue>
 8006bb2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d010      	beq.n	8006bde <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bbe:	3324      	adds	r3, #36	; 0x24
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f000 ffcf 	bl	8007b64 <xTaskRemoveFromEventList>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d013      	beq.n	8006bf4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006bcc:	4b3f      	ldr	r3, [pc, #252]	; (8006ccc <xQueueGenericSend+0x1f8>)
 8006bce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bd2:	601a      	str	r2, [r3, #0]
 8006bd4:	f3bf 8f4f 	dsb	sy
 8006bd8:	f3bf 8f6f 	isb	sy
 8006bdc:	e00a      	b.n	8006bf4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d007      	beq.n	8006bf4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006be4:	4b39      	ldr	r3, [pc, #228]	; (8006ccc <xQueueGenericSend+0x1f8>)
 8006be6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bea:	601a      	str	r2, [r3, #0]
 8006bec:	f3bf 8f4f 	dsb	sy
 8006bf0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006bf4:	f001 fefe 	bl	80089f4 <vPortExitCritical>
				return pdPASS;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e063      	b.n	8006cc4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d103      	bne.n	8006c0a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006c02:	f001 fef7 	bl	80089f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006c06:	2300      	movs	r3, #0
 8006c08:	e05c      	b.n	8006cc4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006c0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d106      	bne.n	8006c1e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c10:	f107 0314 	add.w	r3, r7, #20
 8006c14:	4618      	mov	r0, r3
 8006c16:	f001 f809 	bl	8007c2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006c1e:	f001 fee9 	bl	80089f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006c22:	f000 fd7b 	bl	800771c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c26:	f001 feb5 	bl	8008994 <vPortEnterCritical>
 8006c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c2c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c30:	b25b      	sxtb	r3, r3
 8006c32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c36:	d103      	bne.n	8006c40 <xQueueGenericSend+0x16c>
 8006c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c46:	b25b      	sxtb	r3, r3
 8006c48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c4c:	d103      	bne.n	8006c56 <xQueueGenericSend+0x182>
 8006c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c50:	2200      	movs	r2, #0
 8006c52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c56:	f001 fecd 	bl	80089f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c5a:	1d3a      	adds	r2, r7, #4
 8006c5c:	f107 0314 	add.w	r3, r7, #20
 8006c60:	4611      	mov	r1, r2
 8006c62:	4618      	mov	r0, r3
 8006c64:	f000 fff8 	bl	8007c58 <xTaskCheckForTimeOut>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d124      	bne.n	8006cb8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006c6e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c70:	f000 faa2 	bl	80071b8 <prvIsQueueFull>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d018      	beq.n	8006cac <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c7c:	3310      	adds	r3, #16
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	4611      	mov	r1, r2
 8006c82:	4618      	mov	r0, r3
 8006c84:	f000 ff1e 	bl	8007ac4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006c88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c8a:	f000 fa2d 	bl	80070e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006c8e:	f000 fd53 	bl	8007738 <xTaskResumeAll>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	f47f af7c 	bne.w	8006b92 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006c9a:	4b0c      	ldr	r3, [pc, #48]	; (8006ccc <xQueueGenericSend+0x1f8>)
 8006c9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ca0:	601a      	str	r2, [r3, #0]
 8006ca2:	f3bf 8f4f 	dsb	sy
 8006ca6:	f3bf 8f6f 	isb	sy
 8006caa:	e772      	b.n	8006b92 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006cac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006cae:	f000 fa1b 	bl	80070e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006cb2:	f000 fd41 	bl	8007738 <xTaskResumeAll>
 8006cb6:	e76c      	b.n	8006b92 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006cb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006cba:	f000 fa15 	bl	80070e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006cbe:	f000 fd3b 	bl	8007738 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006cc2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3738      	adds	r7, #56	; 0x38
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	e000ed04 	.word	0xe000ed04

08006cd0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b090      	sub	sp, #64	; 0x40
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	60b9      	str	r1, [r7, #8]
 8006cda:	607a      	str	r2, [r7, #4]
 8006cdc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d10a      	bne.n	8006cfe <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cec:	f383 8811 	msr	BASEPRI, r3
 8006cf0:	f3bf 8f6f 	isb	sy
 8006cf4:	f3bf 8f4f 	dsb	sy
 8006cf8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006cfa:	bf00      	nop
 8006cfc:	e7fe      	b.n	8006cfc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d103      	bne.n	8006d0c <xQueueGenericSendFromISR+0x3c>
 8006d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d101      	bne.n	8006d10 <xQueueGenericSendFromISR+0x40>
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e000      	b.n	8006d12 <xQueueGenericSendFromISR+0x42>
 8006d10:	2300      	movs	r3, #0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d10a      	bne.n	8006d2c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d1a:	f383 8811 	msr	BASEPRI, r3
 8006d1e:	f3bf 8f6f 	isb	sy
 8006d22:	f3bf 8f4f 	dsb	sy
 8006d26:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006d28:	bf00      	nop
 8006d2a:	e7fe      	b.n	8006d2a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	2b02      	cmp	r3, #2
 8006d30:	d103      	bne.n	8006d3a <xQueueGenericSendFromISR+0x6a>
 8006d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d101      	bne.n	8006d3e <xQueueGenericSendFromISR+0x6e>
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e000      	b.n	8006d40 <xQueueGenericSendFromISR+0x70>
 8006d3e:	2300      	movs	r3, #0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d10a      	bne.n	8006d5a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d48:	f383 8811 	msr	BASEPRI, r3
 8006d4c:	f3bf 8f6f 	isb	sy
 8006d50:	f3bf 8f4f 	dsb	sy
 8006d54:	623b      	str	r3, [r7, #32]
}
 8006d56:	bf00      	nop
 8006d58:	e7fe      	b.n	8006d58 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d5a:	f001 fefd 	bl	8008b58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006d5e:	f3ef 8211 	mrs	r2, BASEPRI
 8006d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d66:	f383 8811 	msr	BASEPRI, r3
 8006d6a:	f3bf 8f6f 	isb	sy
 8006d6e:	f3bf 8f4f 	dsb	sy
 8006d72:	61fa      	str	r2, [r7, #28]
 8006d74:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006d76:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006d78:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d302      	bcc.n	8006d8c <xQueueGenericSendFromISR+0xbc>
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d12f      	bne.n	8006dec <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d8e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d9c:	683a      	ldr	r2, [r7, #0]
 8006d9e:	68b9      	ldr	r1, [r7, #8]
 8006da0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006da2:	f000 f911 	bl	8006fc8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006da6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006daa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006dae:	d112      	bne.n	8006dd6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d016      	beq.n	8006de6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dba:	3324      	adds	r3, #36	; 0x24
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f000 fed1 	bl	8007b64 <xTaskRemoveFromEventList>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d00e      	beq.n	8006de6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d00b      	beq.n	8006de6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	601a      	str	r2, [r3, #0]
 8006dd4:	e007      	b.n	8006de6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006dd6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006dda:	3301      	adds	r3, #1
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	b25a      	sxtb	r2, r3
 8006de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006de2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006de6:	2301      	movs	r3, #1
 8006de8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006dea:	e001      	b.n	8006df0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006dec:	2300      	movs	r3, #0
 8006dee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006df0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006df2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006dfa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006dfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3740      	adds	r7, #64	; 0x40
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
	...

08006e08 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b08c      	sub	sp, #48	; 0x30
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	60b9      	str	r1, [r7, #8]
 8006e12:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006e14:	2300      	movs	r3, #0
 8006e16:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d10a      	bne.n	8006e38 <xQueueReceive+0x30>
	__asm volatile
 8006e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e26:	f383 8811 	msr	BASEPRI, r3
 8006e2a:	f3bf 8f6f 	isb	sy
 8006e2e:	f3bf 8f4f 	dsb	sy
 8006e32:	623b      	str	r3, [r7, #32]
}
 8006e34:	bf00      	nop
 8006e36:	e7fe      	b.n	8006e36 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d103      	bne.n	8006e46 <xQueueReceive+0x3e>
 8006e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d101      	bne.n	8006e4a <xQueueReceive+0x42>
 8006e46:	2301      	movs	r3, #1
 8006e48:	e000      	b.n	8006e4c <xQueueReceive+0x44>
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d10a      	bne.n	8006e66 <xQueueReceive+0x5e>
	__asm volatile
 8006e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e54:	f383 8811 	msr	BASEPRI, r3
 8006e58:	f3bf 8f6f 	isb	sy
 8006e5c:	f3bf 8f4f 	dsb	sy
 8006e60:	61fb      	str	r3, [r7, #28]
}
 8006e62:	bf00      	nop
 8006e64:	e7fe      	b.n	8006e64 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e66:	f001 f83b 	bl	8007ee0 <xTaskGetSchedulerState>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d102      	bne.n	8006e76 <xQueueReceive+0x6e>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d101      	bne.n	8006e7a <xQueueReceive+0x72>
 8006e76:	2301      	movs	r3, #1
 8006e78:	e000      	b.n	8006e7c <xQueueReceive+0x74>
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10a      	bne.n	8006e96 <xQueueReceive+0x8e>
	__asm volatile
 8006e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e84:	f383 8811 	msr	BASEPRI, r3
 8006e88:	f3bf 8f6f 	isb	sy
 8006e8c:	f3bf 8f4f 	dsb	sy
 8006e90:	61bb      	str	r3, [r7, #24]
}
 8006e92:	bf00      	nop
 8006e94:	e7fe      	b.n	8006e94 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006e96:	f001 fd7d 	bl	8008994 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e9e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d01f      	beq.n	8006ee6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006ea6:	68b9      	ldr	r1, [r7, #8]
 8006ea8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006eaa:	f000 f8f7 	bl	800709c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb0:	1e5a      	subs	r2, r3, #1
 8006eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eb4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eb8:	691b      	ldr	r3, [r3, #16]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00f      	beq.n	8006ede <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec0:	3310      	adds	r3, #16
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f000 fe4e 	bl	8007b64 <xTaskRemoveFromEventList>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d007      	beq.n	8006ede <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006ece:	4b3d      	ldr	r3, [pc, #244]	; (8006fc4 <xQueueReceive+0x1bc>)
 8006ed0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ed4:	601a      	str	r2, [r3, #0]
 8006ed6:	f3bf 8f4f 	dsb	sy
 8006eda:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006ede:	f001 fd89 	bl	80089f4 <vPortExitCritical>
				return pdPASS;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e069      	b.n	8006fba <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d103      	bne.n	8006ef4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006eec:	f001 fd82 	bl	80089f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	e062      	b.n	8006fba <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d106      	bne.n	8006f08 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006efa:	f107 0310 	add.w	r3, r7, #16
 8006efe:	4618      	mov	r0, r3
 8006f00:	f000 fe94 	bl	8007c2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006f04:	2301      	movs	r3, #1
 8006f06:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006f08:	f001 fd74 	bl	80089f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006f0c:	f000 fc06 	bl	800771c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006f10:	f001 fd40 	bl	8008994 <vPortEnterCritical>
 8006f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f16:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f1a:	b25b      	sxtb	r3, r3
 8006f1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f20:	d103      	bne.n	8006f2a <xQueueReceive+0x122>
 8006f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f24:	2200      	movs	r2, #0
 8006f26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f30:	b25b      	sxtb	r3, r3
 8006f32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f36:	d103      	bne.n	8006f40 <xQueueReceive+0x138>
 8006f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f40:	f001 fd58 	bl	80089f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f44:	1d3a      	adds	r2, r7, #4
 8006f46:	f107 0310 	add.w	r3, r7, #16
 8006f4a:	4611      	mov	r1, r2
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f000 fe83 	bl	8007c58 <xTaskCheckForTimeOut>
 8006f52:	4603      	mov	r3, r0
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d123      	bne.n	8006fa0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f5a:	f000 f917 	bl	800718c <prvIsQueueEmpty>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d017      	beq.n	8006f94 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f66:	3324      	adds	r3, #36	; 0x24
 8006f68:	687a      	ldr	r2, [r7, #4]
 8006f6a:	4611      	mov	r1, r2
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f000 fda9 	bl	8007ac4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006f72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f74:	f000 f8b8 	bl	80070e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006f78:	f000 fbde 	bl	8007738 <xTaskResumeAll>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d189      	bne.n	8006e96 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006f82:	4b10      	ldr	r3, [pc, #64]	; (8006fc4 <xQueueReceive+0x1bc>)
 8006f84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f88:	601a      	str	r2, [r3, #0]
 8006f8a:	f3bf 8f4f 	dsb	sy
 8006f8e:	f3bf 8f6f 	isb	sy
 8006f92:	e780      	b.n	8006e96 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006f94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006f96:	f000 f8a7 	bl	80070e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006f9a:	f000 fbcd 	bl	8007738 <xTaskResumeAll>
 8006f9e:	e77a      	b.n	8006e96 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006fa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006fa2:	f000 f8a1 	bl	80070e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006fa6:	f000 fbc7 	bl	8007738 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006faa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006fac:	f000 f8ee 	bl	800718c <prvIsQueueEmpty>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	f43f af6f 	beq.w	8006e96 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006fb8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3730      	adds	r7, #48	; 0x30
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop
 8006fc4:	e000ed04 	.word	0xe000ed04

08006fc8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b086      	sub	sp, #24
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	60f8      	str	r0, [r7, #12]
 8006fd0:	60b9      	str	r1, [r7, #8]
 8006fd2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fdc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d10d      	bne.n	8007002 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d14d      	bne.n	800708a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f000 ff92 	bl	8007f1c <xTaskPriorityDisinherit>
 8006ff8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	609a      	str	r2, [r3, #8]
 8007000:	e043      	b.n	800708a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d119      	bne.n	800703c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6858      	ldr	r0, [r3, #4]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007010:	461a      	mov	r2, r3
 8007012:	68b9      	ldr	r1, [r7, #8]
 8007014:	f001 fff4 	bl	8009000 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	685a      	ldr	r2, [r3, #4]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007020:	441a      	add	r2, r3
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	685a      	ldr	r2, [r3, #4]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	429a      	cmp	r2, r3
 8007030:	d32b      	bcc.n	800708a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	605a      	str	r2, [r3, #4]
 800703a:	e026      	b.n	800708a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	68d8      	ldr	r0, [r3, #12]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007044:	461a      	mov	r2, r3
 8007046:	68b9      	ldr	r1, [r7, #8]
 8007048:	f001 ffda 	bl	8009000 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	68da      	ldr	r2, [r3, #12]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007054:	425b      	negs	r3, r3
 8007056:	441a      	add	r2, r3
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	68da      	ldr	r2, [r3, #12]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	429a      	cmp	r2, r3
 8007066:	d207      	bcs.n	8007078 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	689a      	ldr	r2, [r3, #8]
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007070:	425b      	negs	r3, r3
 8007072:	441a      	add	r2, r3
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2b02      	cmp	r3, #2
 800707c:	d105      	bne.n	800708a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d002      	beq.n	800708a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	3b01      	subs	r3, #1
 8007088:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	1c5a      	adds	r2, r3, #1
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007092:	697b      	ldr	r3, [r7, #20]
}
 8007094:	4618      	mov	r0, r3
 8007096:	3718      	adds	r7, #24
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}

0800709c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b082      	sub	sp, #8
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d018      	beq.n	80070e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	68da      	ldr	r2, [r3, #12]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b6:	441a      	add	r2, r3
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	68da      	ldr	r2, [r3, #12]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d303      	bcc.n	80070d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	68d9      	ldr	r1, [r3, #12]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d8:	461a      	mov	r2, r3
 80070da:	6838      	ldr	r0, [r7, #0]
 80070dc:	f001 ff90 	bl	8009000 <memcpy>
	}
}
 80070e0:	bf00      	nop
 80070e2:	3708      	adds	r7, #8
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}

080070e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80070f0:	f001 fc50 	bl	8008994 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80070fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80070fc:	e011      	b.n	8007122 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007102:	2b00      	cmp	r3, #0
 8007104:	d012      	beq.n	800712c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	3324      	adds	r3, #36	; 0x24
 800710a:	4618      	mov	r0, r3
 800710c:	f000 fd2a 	bl	8007b64 <xTaskRemoveFromEventList>
 8007110:	4603      	mov	r3, r0
 8007112:	2b00      	cmp	r3, #0
 8007114:	d001      	beq.n	800711a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007116:	f000 fe01 	bl	8007d1c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800711a:	7bfb      	ldrb	r3, [r7, #15]
 800711c:	3b01      	subs	r3, #1
 800711e:	b2db      	uxtb	r3, r3
 8007120:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007122:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007126:	2b00      	cmp	r3, #0
 8007128:	dce9      	bgt.n	80070fe <prvUnlockQueue+0x16>
 800712a:	e000      	b.n	800712e <prvUnlockQueue+0x46>
					break;
 800712c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	22ff      	movs	r2, #255	; 0xff
 8007132:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007136:	f001 fc5d 	bl	80089f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800713a:	f001 fc2b 	bl	8008994 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007144:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007146:	e011      	b.n	800716c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	691b      	ldr	r3, [r3, #16]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d012      	beq.n	8007176 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	3310      	adds	r3, #16
 8007154:	4618      	mov	r0, r3
 8007156:	f000 fd05 	bl	8007b64 <xTaskRemoveFromEventList>
 800715a:	4603      	mov	r3, r0
 800715c:	2b00      	cmp	r3, #0
 800715e:	d001      	beq.n	8007164 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007160:	f000 fddc 	bl	8007d1c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007164:	7bbb      	ldrb	r3, [r7, #14]
 8007166:	3b01      	subs	r3, #1
 8007168:	b2db      	uxtb	r3, r3
 800716a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800716c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007170:	2b00      	cmp	r3, #0
 8007172:	dce9      	bgt.n	8007148 <prvUnlockQueue+0x60>
 8007174:	e000      	b.n	8007178 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007176:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	22ff      	movs	r2, #255	; 0xff
 800717c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007180:	f001 fc38 	bl	80089f4 <vPortExitCritical>
}
 8007184:	bf00      	nop
 8007186:	3710      	adds	r7, #16
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}

0800718c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b084      	sub	sp, #16
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007194:	f001 fbfe 	bl	8008994 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800719c:	2b00      	cmp	r3, #0
 800719e:	d102      	bne.n	80071a6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80071a0:	2301      	movs	r3, #1
 80071a2:	60fb      	str	r3, [r7, #12]
 80071a4:	e001      	b.n	80071aa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80071a6:	2300      	movs	r3, #0
 80071a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80071aa:	f001 fc23 	bl	80089f4 <vPortExitCritical>

	return xReturn;
 80071ae:	68fb      	ldr	r3, [r7, #12]
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3710      	adds	r7, #16
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}

080071b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b084      	sub	sp, #16
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80071c0:	f001 fbe8 	bl	8008994 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d102      	bne.n	80071d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80071d0:	2301      	movs	r3, #1
 80071d2:	60fb      	str	r3, [r7, #12]
 80071d4:	e001      	b.n	80071da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80071d6:	2300      	movs	r3, #0
 80071d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80071da:	f001 fc0b 	bl	80089f4 <vPortExitCritical>

	return xReturn;
 80071de:	68fb      	ldr	r3, [r7, #12]
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3710      	adds	r7, #16
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}

080071e8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80071e8:	b480      	push	{r7}
 80071ea:	b085      	sub	sp, #20
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80071f2:	2300      	movs	r3, #0
 80071f4:	60fb      	str	r3, [r7, #12]
 80071f6:	e014      	b.n	8007222 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80071f8:	4a0f      	ldr	r2, [pc, #60]	; (8007238 <vQueueAddToRegistry+0x50>)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d10b      	bne.n	800721c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007204:	490c      	ldr	r1, [pc, #48]	; (8007238 <vQueueAddToRegistry+0x50>)
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	683a      	ldr	r2, [r7, #0]
 800720a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800720e:	4a0a      	ldr	r2, [pc, #40]	; (8007238 <vQueueAddToRegistry+0x50>)
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	00db      	lsls	r3, r3, #3
 8007214:	4413      	add	r3, r2
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800721a:	e006      	b.n	800722a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	3301      	adds	r3, #1
 8007220:	60fb      	str	r3, [r7, #12]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2b07      	cmp	r3, #7
 8007226:	d9e7      	bls.n	80071f8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007228:	bf00      	nop
 800722a:	bf00      	nop
 800722c:	3714      	adds	r7, #20
 800722e:	46bd      	mov	sp, r7
 8007230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007234:	4770      	bx	lr
 8007236:	bf00      	nop
 8007238:	20001cac 	.word	0x20001cac

0800723c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800723c:	b580      	push	{r7, lr}
 800723e:	b086      	sub	sp, #24
 8007240:	af00      	add	r7, sp, #0
 8007242:	60f8      	str	r0, [r7, #12]
 8007244:	60b9      	str	r1, [r7, #8]
 8007246:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800724c:	f001 fba2 	bl	8008994 <vPortEnterCritical>
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007256:	b25b      	sxtb	r3, r3
 8007258:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800725c:	d103      	bne.n	8007266 <vQueueWaitForMessageRestricted+0x2a>
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	2200      	movs	r2, #0
 8007262:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800726c:	b25b      	sxtb	r3, r3
 800726e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007272:	d103      	bne.n	800727c <vQueueWaitForMessageRestricted+0x40>
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	2200      	movs	r2, #0
 8007278:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800727c:	f001 fbba 	bl	80089f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007284:	2b00      	cmp	r3, #0
 8007286:	d106      	bne.n	8007296 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	3324      	adds	r3, #36	; 0x24
 800728c:	687a      	ldr	r2, [r7, #4]
 800728e:	68b9      	ldr	r1, [r7, #8]
 8007290:	4618      	mov	r0, r3
 8007292:	f000 fc3b 	bl	8007b0c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007296:	6978      	ldr	r0, [r7, #20]
 8007298:	f7ff ff26 	bl	80070e8 <prvUnlockQueue>
	}
 800729c:	bf00      	nop
 800729e:	3718      	adds	r7, #24
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}

080072a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b08e      	sub	sp, #56	; 0x38
 80072a8:	af04      	add	r7, sp, #16
 80072aa:	60f8      	str	r0, [r7, #12]
 80072ac:	60b9      	str	r1, [r7, #8]
 80072ae:	607a      	str	r2, [r7, #4]
 80072b0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80072b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d10a      	bne.n	80072ce <xTaskCreateStatic+0x2a>
	__asm volatile
 80072b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072bc:	f383 8811 	msr	BASEPRI, r3
 80072c0:	f3bf 8f6f 	isb	sy
 80072c4:	f3bf 8f4f 	dsb	sy
 80072c8:	623b      	str	r3, [r7, #32]
}
 80072ca:	bf00      	nop
 80072cc:	e7fe      	b.n	80072cc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80072ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d10a      	bne.n	80072ea <xTaskCreateStatic+0x46>
	__asm volatile
 80072d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072d8:	f383 8811 	msr	BASEPRI, r3
 80072dc:	f3bf 8f6f 	isb	sy
 80072e0:	f3bf 8f4f 	dsb	sy
 80072e4:	61fb      	str	r3, [r7, #28]
}
 80072e6:	bf00      	nop
 80072e8:	e7fe      	b.n	80072e8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80072ea:	235c      	movs	r3, #92	; 0x5c
 80072ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	2b5c      	cmp	r3, #92	; 0x5c
 80072f2:	d00a      	beq.n	800730a <xTaskCreateStatic+0x66>
	__asm volatile
 80072f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f8:	f383 8811 	msr	BASEPRI, r3
 80072fc:	f3bf 8f6f 	isb	sy
 8007300:	f3bf 8f4f 	dsb	sy
 8007304:	61bb      	str	r3, [r7, #24]
}
 8007306:	bf00      	nop
 8007308:	e7fe      	b.n	8007308 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800730a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800730c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800730e:	2b00      	cmp	r3, #0
 8007310:	d01e      	beq.n	8007350 <xTaskCreateStatic+0xac>
 8007312:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007314:	2b00      	cmp	r3, #0
 8007316:	d01b      	beq.n	8007350 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800731a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800731c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800731e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007320:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007324:	2202      	movs	r2, #2
 8007326:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800732a:	2300      	movs	r3, #0
 800732c:	9303      	str	r3, [sp, #12]
 800732e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007330:	9302      	str	r3, [sp, #8]
 8007332:	f107 0314 	add.w	r3, r7, #20
 8007336:	9301      	str	r3, [sp, #4]
 8007338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800733a:	9300      	str	r3, [sp, #0]
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	68b9      	ldr	r1, [r7, #8]
 8007342:	68f8      	ldr	r0, [r7, #12]
 8007344:	f000 f850 	bl	80073e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007348:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800734a:	f000 f8dd 	bl	8007508 <prvAddNewTaskToReadyList>
 800734e:	e001      	b.n	8007354 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007350:	2300      	movs	r3, #0
 8007352:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007354:	697b      	ldr	r3, [r7, #20]
	}
 8007356:	4618      	mov	r0, r3
 8007358:	3728      	adds	r7, #40	; 0x28
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}

0800735e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800735e:	b580      	push	{r7, lr}
 8007360:	b08c      	sub	sp, #48	; 0x30
 8007362:	af04      	add	r7, sp, #16
 8007364:	60f8      	str	r0, [r7, #12]
 8007366:	60b9      	str	r1, [r7, #8]
 8007368:	603b      	str	r3, [r7, #0]
 800736a:	4613      	mov	r3, r2
 800736c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800736e:	88fb      	ldrh	r3, [r7, #6]
 8007370:	009b      	lsls	r3, r3, #2
 8007372:	4618      	mov	r0, r3
 8007374:	f001 fc30 	bl	8008bd8 <pvPortMalloc>
 8007378:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d00e      	beq.n	800739e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007380:	205c      	movs	r0, #92	; 0x5c
 8007382:	f001 fc29 	bl	8008bd8 <pvPortMalloc>
 8007386:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d003      	beq.n	8007396 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800738e:	69fb      	ldr	r3, [r7, #28]
 8007390:	697a      	ldr	r2, [r7, #20]
 8007392:	631a      	str	r2, [r3, #48]	; 0x30
 8007394:	e005      	b.n	80073a2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007396:	6978      	ldr	r0, [r7, #20]
 8007398:	f001 fcea 	bl	8008d70 <vPortFree>
 800739c:	e001      	b.n	80073a2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800739e:	2300      	movs	r3, #0
 80073a0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80073a2:	69fb      	ldr	r3, [r7, #28]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d017      	beq.n	80073d8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	2200      	movs	r2, #0
 80073ac:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80073b0:	88fa      	ldrh	r2, [r7, #6]
 80073b2:	2300      	movs	r3, #0
 80073b4:	9303      	str	r3, [sp, #12]
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	9302      	str	r3, [sp, #8]
 80073ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073bc:	9301      	str	r3, [sp, #4]
 80073be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c0:	9300      	str	r3, [sp, #0]
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	68b9      	ldr	r1, [r7, #8]
 80073c6:	68f8      	ldr	r0, [r7, #12]
 80073c8:	f000 f80e 	bl	80073e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80073cc:	69f8      	ldr	r0, [r7, #28]
 80073ce:	f000 f89b 	bl	8007508 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80073d2:	2301      	movs	r3, #1
 80073d4:	61bb      	str	r3, [r7, #24]
 80073d6:	e002      	b.n	80073de <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80073d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80073dc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80073de:	69bb      	ldr	r3, [r7, #24]
	}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3720      	adds	r7, #32
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b088      	sub	sp, #32
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	607a      	str	r2, [r7, #4]
 80073f4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80073f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073f8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	461a      	mov	r2, r3
 8007400:	21a5      	movs	r1, #165	; 0xa5
 8007402:	f001 fe0b 	bl	800901c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007408:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007410:	3b01      	subs	r3, #1
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	4413      	add	r3, r2
 8007416:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	f023 0307 	bic.w	r3, r3, #7
 800741e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007420:	69bb      	ldr	r3, [r7, #24]
 8007422:	f003 0307 	and.w	r3, r3, #7
 8007426:	2b00      	cmp	r3, #0
 8007428:	d00a      	beq.n	8007440 <prvInitialiseNewTask+0x58>
	__asm volatile
 800742a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800742e:	f383 8811 	msr	BASEPRI, r3
 8007432:	f3bf 8f6f 	isb	sy
 8007436:	f3bf 8f4f 	dsb	sy
 800743a:	617b      	str	r3, [r7, #20]
}
 800743c:	bf00      	nop
 800743e:	e7fe      	b.n	800743e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d01f      	beq.n	8007486 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007446:	2300      	movs	r3, #0
 8007448:	61fb      	str	r3, [r7, #28]
 800744a:	e012      	b.n	8007472 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800744c:	68ba      	ldr	r2, [r7, #8]
 800744e:	69fb      	ldr	r3, [r7, #28]
 8007450:	4413      	add	r3, r2
 8007452:	7819      	ldrb	r1, [r3, #0]
 8007454:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007456:	69fb      	ldr	r3, [r7, #28]
 8007458:	4413      	add	r3, r2
 800745a:	3334      	adds	r3, #52	; 0x34
 800745c:	460a      	mov	r2, r1
 800745e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007460:	68ba      	ldr	r2, [r7, #8]
 8007462:	69fb      	ldr	r3, [r7, #28]
 8007464:	4413      	add	r3, r2
 8007466:	781b      	ldrb	r3, [r3, #0]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d006      	beq.n	800747a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800746c:	69fb      	ldr	r3, [r7, #28]
 800746e:	3301      	adds	r3, #1
 8007470:	61fb      	str	r3, [r7, #28]
 8007472:	69fb      	ldr	r3, [r7, #28]
 8007474:	2b0f      	cmp	r3, #15
 8007476:	d9e9      	bls.n	800744c <prvInitialiseNewTask+0x64>
 8007478:	e000      	b.n	800747c <prvInitialiseNewTask+0x94>
			{
				break;
 800747a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800747c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800747e:	2200      	movs	r2, #0
 8007480:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007484:	e003      	b.n	800748e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007488:	2200      	movs	r2, #0
 800748a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800748e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007490:	2b37      	cmp	r3, #55	; 0x37
 8007492:	d901      	bls.n	8007498 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007494:	2337      	movs	r3, #55	; 0x37
 8007496:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800749a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800749c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800749e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80074a2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80074a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074a6:	2200      	movs	r2, #0
 80074a8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80074aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074ac:	3304      	adds	r3, #4
 80074ae:	4618      	mov	r0, r3
 80074b0:	f7ff f978 	bl	80067a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80074b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074b6:	3318      	adds	r3, #24
 80074b8:	4618      	mov	r0, r3
 80074ba:	f7ff f973 	bl	80067a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80074be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074c2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074c6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80074ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074cc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80074ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074d2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80074d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074d6:	2200      	movs	r2, #0
 80074d8:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80074da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80074e2:	683a      	ldr	r2, [r7, #0]
 80074e4:	68f9      	ldr	r1, [r7, #12]
 80074e6:	69b8      	ldr	r0, [r7, #24]
 80074e8:	f001 f928 	bl	800873c <pxPortInitialiseStack>
 80074ec:	4602      	mov	r2, r0
 80074ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074f0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80074f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d002      	beq.n	80074fe <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80074f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80074fe:	bf00      	nop
 8007500:	3720      	adds	r7, #32
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
	...

08007508 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b082      	sub	sp, #8
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007510:	f001 fa40 	bl	8008994 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007514:	4b2d      	ldr	r3, [pc, #180]	; (80075cc <prvAddNewTaskToReadyList+0xc4>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	3301      	adds	r3, #1
 800751a:	4a2c      	ldr	r2, [pc, #176]	; (80075cc <prvAddNewTaskToReadyList+0xc4>)
 800751c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800751e:	4b2c      	ldr	r3, [pc, #176]	; (80075d0 <prvAddNewTaskToReadyList+0xc8>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d109      	bne.n	800753a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007526:	4a2a      	ldr	r2, [pc, #168]	; (80075d0 <prvAddNewTaskToReadyList+0xc8>)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800752c:	4b27      	ldr	r3, [pc, #156]	; (80075cc <prvAddNewTaskToReadyList+0xc4>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2b01      	cmp	r3, #1
 8007532:	d110      	bne.n	8007556 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007534:	f000 fc16 	bl	8007d64 <prvInitialiseTaskLists>
 8007538:	e00d      	b.n	8007556 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800753a:	4b26      	ldr	r3, [pc, #152]	; (80075d4 <prvAddNewTaskToReadyList+0xcc>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d109      	bne.n	8007556 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007542:	4b23      	ldr	r3, [pc, #140]	; (80075d0 <prvAddNewTaskToReadyList+0xc8>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800754c:	429a      	cmp	r2, r3
 800754e:	d802      	bhi.n	8007556 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007550:	4a1f      	ldr	r2, [pc, #124]	; (80075d0 <prvAddNewTaskToReadyList+0xc8>)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007556:	4b20      	ldr	r3, [pc, #128]	; (80075d8 <prvAddNewTaskToReadyList+0xd0>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	3301      	adds	r3, #1
 800755c:	4a1e      	ldr	r2, [pc, #120]	; (80075d8 <prvAddNewTaskToReadyList+0xd0>)
 800755e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007560:	4b1d      	ldr	r3, [pc, #116]	; (80075d8 <prvAddNewTaskToReadyList+0xd0>)
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800756c:	4b1b      	ldr	r3, [pc, #108]	; (80075dc <prvAddNewTaskToReadyList+0xd4>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	429a      	cmp	r2, r3
 8007572:	d903      	bls.n	800757c <prvAddNewTaskToReadyList+0x74>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007578:	4a18      	ldr	r2, [pc, #96]	; (80075dc <prvAddNewTaskToReadyList+0xd4>)
 800757a:	6013      	str	r3, [r2, #0]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007580:	4613      	mov	r3, r2
 8007582:	009b      	lsls	r3, r3, #2
 8007584:	4413      	add	r3, r2
 8007586:	009b      	lsls	r3, r3, #2
 8007588:	4a15      	ldr	r2, [pc, #84]	; (80075e0 <prvAddNewTaskToReadyList+0xd8>)
 800758a:	441a      	add	r2, r3
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	3304      	adds	r3, #4
 8007590:	4619      	mov	r1, r3
 8007592:	4610      	mov	r0, r2
 8007594:	f7ff f913 	bl	80067be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007598:	f001 fa2c 	bl	80089f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800759c:	4b0d      	ldr	r3, [pc, #52]	; (80075d4 <prvAddNewTaskToReadyList+0xcc>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d00e      	beq.n	80075c2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80075a4:	4b0a      	ldr	r3, [pc, #40]	; (80075d0 <prvAddNewTaskToReadyList+0xc8>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ae:	429a      	cmp	r2, r3
 80075b0:	d207      	bcs.n	80075c2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80075b2:	4b0c      	ldr	r3, [pc, #48]	; (80075e4 <prvAddNewTaskToReadyList+0xdc>)
 80075b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075b8:	601a      	str	r2, [r3, #0]
 80075ba:	f3bf 8f4f 	dsb	sy
 80075be:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075c2:	bf00      	nop
 80075c4:	3708      	adds	r7, #8
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	bf00      	nop
 80075cc:	20000d94 	.word	0x20000d94
 80075d0:	200008c0 	.word	0x200008c0
 80075d4:	20000da0 	.word	0x20000da0
 80075d8:	20000db0 	.word	0x20000db0
 80075dc:	20000d9c 	.word	0x20000d9c
 80075e0:	200008c4 	.word	0x200008c4
 80075e4:	e000ed04 	.word	0xe000ed04

080075e8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b084      	sub	sp, #16
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80075f0:	2300      	movs	r3, #0
 80075f2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d017      	beq.n	800762a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80075fa:	4b13      	ldr	r3, [pc, #76]	; (8007648 <vTaskDelay+0x60>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d00a      	beq.n	8007618 <vTaskDelay+0x30>
	__asm volatile
 8007602:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007606:	f383 8811 	msr	BASEPRI, r3
 800760a:	f3bf 8f6f 	isb	sy
 800760e:	f3bf 8f4f 	dsb	sy
 8007612:	60bb      	str	r3, [r7, #8]
}
 8007614:	bf00      	nop
 8007616:	e7fe      	b.n	8007616 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007618:	f000 f880 	bl	800771c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800761c:	2100      	movs	r1, #0
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 fcea 	bl	8007ff8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007624:	f000 f888 	bl	8007738 <xTaskResumeAll>
 8007628:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d107      	bne.n	8007640 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007630:	4b06      	ldr	r3, [pc, #24]	; (800764c <vTaskDelay+0x64>)
 8007632:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007636:	601a      	str	r2, [r3, #0]
 8007638:	f3bf 8f4f 	dsb	sy
 800763c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007640:	bf00      	nop
 8007642:	3710      	adds	r7, #16
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}
 8007648:	20000dbc 	.word	0x20000dbc
 800764c:	e000ed04 	.word	0xe000ed04

08007650 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b08a      	sub	sp, #40	; 0x28
 8007654:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007656:	2300      	movs	r3, #0
 8007658:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800765a:	2300      	movs	r3, #0
 800765c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800765e:	463a      	mov	r2, r7
 8007660:	1d39      	adds	r1, r7, #4
 8007662:	f107 0308 	add.w	r3, r7, #8
 8007666:	4618      	mov	r0, r3
 8007668:	f7ff f848 	bl	80066fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800766c:	6839      	ldr	r1, [r7, #0]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	68ba      	ldr	r2, [r7, #8]
 8007672:	9202      	str	r2, [sp, #8]
 8007674:	9301      	str	r3, [sp, #4]
 8007676:	2300      	movs	r3, #0
 8007678:	9300      	str	r3, [sp, #0]
 800767a:	2300      	movs	r3, #0
 800767c:	460a      	mov	r2, r1
 800767e:	4921      	ldr	r1, [pc, #132]	; (8007704 <vTaskStartScheduler+0xb4>)
 8007680:	4821      	ldr	r0, [pc, #132]	; (8007708 <vTaskStartScheduler+0xb8>)
 8007682:	f7ff fe0f 	bl	80072a4 <xTaskCreateStatic>
 8007686:	4603      	mov	r3, r0
 8007688:	4a20      	ldr	r2, [pc, #128]	; (800770c <vTaskStartScheduler+0xbc>)
 800768a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800768c:	4b1f      	ldr	r3, [pc, #124]	; (800770c <vTaskStartScheduler+0xbc>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d002      	beq.n	800769a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007694:	2301      	movs	r3, #1
 8007696:	617b      	str	r3, [r7, #20]
 8007698:	e001      	b.n	800769e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800769a:	2300      	movs	r3, #0
 800769c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d102      	bne.n	80076aa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80076a4:	f000 fcfc 	bl	80080a0 <xTimerCreateTimerTask>
 80076a8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d116      	bne.n	80076de <vTaskStartScheduler+0x8e>
	__asm volatile
 80076b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b4:	f383 8811 	msr	BASEPRI, r3
 80076b8:	f3bf 8f6f 	isb	sy
 80076bc:	f3bf 8f4f 	dsb	sy
 80076c0:	613b      	str	r3, [r7, #16]
}
 80076c2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80076c4:	4b12      	ldr	r3, [pc, #72]	; (8007710 <vTaskStartScheduler+0xc0>)
 80076c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076ca:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80076cc:	4b11      	ldr	r3, [pc, #68]	; (8007714 <vTaskStartScheduler+0xc4>)
 80076ce:	2201      	movs	r2, #1
 80076d0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80076d2:	4b11      	ldr	r3, [pc, #68]	; (8007718 <vTaskStartScheduler+0xc8>)
 80076d4:	2200      	movs	r2, #0
 80076d6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80076d8:	f001 f8ba 	bl	8008850 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80076dc:	e00e      	b.n	80076fc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80076e4:	d10a      	bne.n	80076fc <vTaskStartScheduler+0xac>
	__asm volatile
 80076e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ea:	f383 8811 	msr	BASEPRI, r3
 80076ee:	f3bf 8f6f 	isb	sy
 80076f2:	f3bf 8f4f 	dsb	sy
 80076f6:	60fb      	str	r3, [r7, #12]
}
 80076f8:	bf00      	nop
 80076fa:	e7fe      	b.n	80076fa <vTaskStartScheduler+0xaa>
}
 80076fc:	bf00      	nop
 80076fe:	3718      	adds	r7, #24
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}
 8007704:	0800dc00 	.word	0x0800dc00
 8007708:	08007d35 	.word	0x08007d35
 800770c:	20000db8 	.word	0x20000db8
 8007710:	20000db4 	.word	0x20000db4
 8007714:	20000da0 	.word	0x20000da0
 8007718:	20000d98 	.word	0x20000d98

0800771c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800771c:	b480      	push	{r7}
 800771e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007720:	4b04      	ldr	r3, [pc, #16]	; (8007734 <vTaskSuspendAll+0x18>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	3301      	adds	r3, #1
 8007726:	4a03      	ldr	r2, [pc, #12]	; (8007734 <vTaskSuspendAll+0x18>)
 8007728:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800772a:	bf00      	nop
 800772c:	46bd      	mov	sp, r7
 800772e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007732:	4770      	bx	lr
 8007734:	20000dbc 	.word	0x20000dbc

08007738 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b084      	sub	sp, #16
 800773c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800773e:	2300      	movs	r3, #0
 8007740:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007742:	2300      	movs	r3, #0
 8007744:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007746:	4b42      	ldr	r3, [pc, #264]	; (8007850 <xTaskResumeAll+0x118>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d10a      	bne.n	8007764 <xTaskResumeAll+0x2c>
	__asm volatile
 800774e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007752:	f383 8811 	msr	BASEPRI, r3
 8007756:	f3bf 8f6f 	isb	sy
 800775a:	f3bf 8f4f 	dsb	sy
 800775e:	603b      	str	r3, [r7, #0]
}
 8007760:	bf00      	nop
 8007762:	e7fe      	b.n	8007762 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007764:	f001 f916 	bl	8008994 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007768:	4b39      	ldr	r3, [pc, #228]	; (8007850 <xTaskResumeAll+0x118>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	3b01      	subs	r3, #1
 800776e:	4a38      	ldr	r2, [pc, #224]	; (8007850 <xTaskResumeAll+0x118>)
 8007770:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007772:	4b37      	ldr	r3, [pc, #220]	; (8007850 <xTaskResumeAll+0x118>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d162      	bne.n	8007840 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800777a:	4b36      	ldr	r3, [pc, #216]	; (8007854 <xTaskResumeAll+0x11c>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d05e      	beq.n	8007840 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007782:	e02f      	b.n	80077e4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007784:	4b34      	ldr	r3, [pc, #208]	; (8007858 <xTaskResumeAll+0x120>)
 8007786:	68db      	ldr	r3, [r3, #12]
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	3318      	adds	r3, #24
 8007790:	4618      	mov	r0, r3
 8007792:	f7ff f871 	bl	8006878 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	3304      	adds	r3, #4
 800779a:	4618      	mov	r0, r3
 800779c:	f7ff f86c 	bl	8006878 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077a4:	4b2d      	ldr	r3, [pc, #180]	; (800785c <xTaskResumeAll+0x124>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d903      	bls.n	80077b4 <xTaskResumeAll+0x7c>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077b0:	4a2a      	ldr	r2, [pc, #168]	; (800785c <xTaskResumeAll+0x124>)
 80077b2:	6013      	str	r3, [r2, #0]
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077b8:	4613      	mov	r3, r2
 80077ba:	009b      	lsls	r3, r3, #2
 80077bc:	4413      	add	r3, r2
 80077be:	009b      	lsls	r3, r3, #2
 80077c0:	4a27      	ldr	r2, [pc, #156]	; (8007860 <xTaskResumeAll+0x128>)
 80077c2:	441a      	add	r2, r3
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	3304      	adds	r3, #4
 80077c8:	4619      	mov	r1, r3
 80077ca:	4610      	mov	r0, r2
 80077cc:	f7fe fff7 	bl	80067be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077d4:	4b23      	ldr	r3, [pc, #140]	; (8007864 <xTaskResumeAll+0x12c>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077da:	429a      	cmp	r2, r3
 80077dc:	d302      	bcc.n	80077e4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80077de:	4b22      	ldr	r3, [pc, #136]	; (8007868 <xTaskResumeAll+0x130>)
 80077e0:	2201      	movs	r2, #1
 80077e2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80077e4:	4b1c      	ldr	r3, [pc, #112]	; (8007858 <xTaskResumeAll+0x120>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d1cb      	bne.n	8007784 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d001      	beq.n	80077f6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80077f2:	f000 fb55 	bl	8007ea0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80077f6:	4b1d      	ldr	r3, [pc, #116]	; (800786c <xTaskResumeAll+0x134>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d010      	beq.n	8007824 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007802:	f000 f847 	bl	8007894 <xTaskIncrementTick>
 8007806:	4603      	mov	r3, r0
 8007808:	2b00      	cmp	r3, #0
 800780a:	d002      	beq.n	8007812 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800780c:	4b16      	ldr	r3, [pc, #88]	; (8007868 <xTaskResumeAll+0x130>)
 800780e:	2201      	movs	r2, #1
 8007810:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	3b01      	subs	r3, #1
 8007816:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d1f1      	bne.n	8007802 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800781e:	4b13      	ldr	r3, [pc, #76]	; (800786c <xTaskResumeAll+0x134>)
 8007820:	2200      	movs	r2, #0
 8007822:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007824:	4b10      	ldr	r3, [pc, #64]	; (8007868 <xTaskResumeAll+0x130>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d009      	beq.n	8007840 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800782c:	2301      	movs	r3, #1
 800782e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007830:	4b0f      	ldr	r3, [pc, #60]	; (8007870 <xTaskResumeAll+0x138>)
 8007832:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007836:	601a      	str	r2, [r3, #0]
 8007838:	f3bf 8f4f 	dsb	sy
 800783c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007840:	f001 f8d8 	bl	80089f4 <vPortExitCritical>

	return xAlreadyYielded;
 8007844:	68bb      	ldr	r3, [r7, #8]
}
 8007846:	4618      	mov	r0, r3
 8007848:	3710      	adds	r7, #16
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}
 800784e:	bf00      	nop
 8007850:	20000dbc 	.word	0x20000dbc
 8007854:	20000d94 	.word	0x20000d94
 8007858:	20000d54 	.word	0x20000d54
 800785c:	20000d9c 	.word	0x20000d9c
 8007860:	200008c4 	.word	0x200008c4
 8007864:	200008c0 	.word	0x200008c0
 8007868:	20000da8 	.word	0x20000da8
 800786c:	20000da4 	.word	0x20000da4
 8007870:	e000ed04 	.word	0xe000ed04

08007874 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800787a:	4b05      	ldr	r3, [pc, #20]	; (8007890 <xTaskGetTickCount+0x1c>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007880:	687b      	ldr	r3, [r7, #4]
}
 8007882:	4618      	mov	r0, r3
 8007884:	370c      	adds	r7, #12
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr
 800788e:	bf00      	nop
 8007890:	20000d98 	.word	0x20000d98

08007894 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b086      	sub	sp, #24
 8007898:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800789a:	2300      	movs	r3, #0
 800789c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800789e:	4b4f      	ldr	r3, [pc, #316]	; (80079dc <xTaskIncrementTick+0x148>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	f040 808f 	bne.w	80079c6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80078a8:	4b4d      	ldr	r3, [pc, #308]	; (80079e0 <xTaskIncrementTick+0x14c>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	3301      	adds	r3, #1
 80078ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80078b0:	4a4b      	ldr	r2, [pc, #300]	; (80079e0 <xTaskIncrementTick+0x14c>)
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d120      	bne.n	80078fe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80078bc:	4b49      	ldr	r3, [pc, #292]	; (80079e4 <xTaskIncrementTick+0x150>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00a      	beq.n	80078dc <xTaskIncrementTick+0x48>
	__asm volatile
 80078c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ca:	f383 8811 	msr	BASEPRI, r3
 80078ce:	f3bf 8f6f 	isb	sy
 80078d2:	f3bf 8f4f 	dsb	sy
 80078d6:	603b      	str	r3, [r7, #0]
}
 80078d8:	bf00      	nop
 80078da:	e7fe      	b.n	80078da <xTaskIncrementTick+0x46>
 80078dc:	4b41      	ldr	r3, [pc, #260]	; (80079e4 <xTaskIncrementTick+0x150>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	60fb      	str	r3, [r7, #12]
 80078e2:	4b41      	ldr	r3, [pc, #260]	; (80079e8 <xTaskIncrementTick+0x154>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a3f      	ldr	r2, [pc, #252]	; (80079e4 <xTaskIncrementTick+0x150>)
 80078e8:	6013      	str	r3, [r2, #0]
 80078ea:	4a3f      	ldr	r2, [pc, #252]	; (80079e8 <xTaskIncrementTick+0x154>)
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6013      	str	r3, [r2, #0]
 80078f0:	4b3e      	ldr	r3, [pc, #248]	; (80079ec <xTaskIncrementTick+0x158>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	3301      	adds	r3, #1
 80078f6:	4a3d      	ldr	r2, [pc, #244]	; (80079ec <xTaskIncrementTick+0x158>)
 80078f8:	6013      	str	r3, [r2, #0]
 80078fa:	f000 fad1 	bl	8007ea0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80078fe:	4b3c      	ldr	r3, [pc, #240]	; (80079f0 <xTaskIncrementTick+0x15c>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	693a      	ldr	r2, [r7, #16]
 8007904:	429a      	cmp	r2, r3
 8007906:	d349      	bcc.n	800799c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007908:	4b36      	ldr	r3, [pc, #216]	; (80079e4 <xTaskIncrementTick+0x150>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d104      	bne.n	800791c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007912:	4b37      	ldr	r3, [pc, #220]	; (80079f0 <xTaskIncrementTick+0x15c>)
 8007914:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007918:	601a      	str	r2, [r3, #0]
					break;
 800791a:	e03f      	b.n	800799c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800791c:	4b31      	ldr	r3, [pc, #196]	; (80079e4 <xTaskIncrementTick+0x150>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	68db      	ldr	r3, [r3, #12]
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800792c:	693a      	ldr	r2, [r7, #16]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	429a      	cmp	r2, r3
 8007932:	d203      	bcs.n	800793c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007934:	4a2e      	ldr	r2, [pc, #184]	; (80079f0 <xTaskIncrementTick+0x15c>)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800793a:	e02f      	b.n	800799c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	3304      	adds	r3, #4
 8007940:	4618      	mov	r0, r3
 8007942:	f7fe ff99 	bl	8006878 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800794a:	2b00      	cmp	r3, #0
 800794c:	d004      	beq.n	8007958 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	3318      	adds	r3, #24
 8007952:	4618      	mov	r0, r3
 8007954:	f7fe ff90 	bl	8006878 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800795c:	4b25      	ldr	r3, [pc, #148]	; (80079f4 <xTaskIncrementTick+0x160>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	429a      	cmp	r2, r3
 8007962:	d903      	bls.n	800796c <xTaskIncrementTick+0xd8>
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007968:	4a22      	ldr	r2, [pc, #136]	; (80079f4 <xTaskIncrementTick+0x160>)
 800796a:	6013      	str	r3, [r2, #0]
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007970:	4613      	mov	r3, r2
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	4413      	add	r3, r2
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	4a1f      	ldr	r2, [pc, #124]	; (80079f8 <xTaskIncrementTick+0x164>)
 800797a:	441a      	add	r2, r3
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	3304      	adds	r3, #4
 8007980:	4619      	mov	r1, r3
 8007982:	4610      	mov	r0, r2
 8007984:	f7fe ff1b 	bl	80067be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800798c:	4b1b      	ldr	r3, [pc, #108]	; (80079fc <xTaskIncrementTick+0x168>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007992:	429a      	cmp	r2, r3
 8007994:	d3b8      	bcc.n	8007908 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007996:	2301      	movs	r3, #1
 8007998:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800799a:	e7b5      	b.n	8007908 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800799c:	4b17      	ldr	r3, [pc, #92]	; (80079fc <xTaskIncrementTick+0x168>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079a2:	4915      	ldr	r1, [pc, #84]	; (80079f8 <xTaskIncrementTick+0x164>)
 80079a4:	4613      	mov	r3, r2
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	4413      	add	r3, r2
 80079aa:	009b      	lsls	r3, r3, #2
 80079ac:	440b      	add	r3, r1
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d901      	bls.n	80079b8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80079b4:	2301      	movs	r3, #1
 80079b6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80079b8:	4b11      	ldr	r3, [pc, #68]	; (8007a00 <xTaskIncrementTick+0x16c>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d007      	beq.n	80079d0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80079c0:	2301      	movs	r3, #1
 80079c2:	617b      	str	r3, [r7, #20]
 80079c4:	e004      	b.n	80079d0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80079c6:	4b0f      	ldr	r3, [pc, #60]	; (8007a04 <xTaskIncrementTick+0x170>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	3301      	adds	r3, #1
 80079cc:	4a0d      	ldr	r2, [pc, #52]	; (8007a04 <xTaskIncrementTick+0x170>)
 80079ce:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80079d0:	697b      	ldr	r3, [r7, #20]
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3718      	adds	r7, #24
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	20000dbc 	.word	0x20000dbc
 80079e0:	20000d98 	.word	0x20000d98
 80079e4:	20000d4c 	.word	0x20000d4c
 80079e8:	20000d50 	.word	0x20000d50
 80079ec:	20000dac 	.word	0x20000dac
 80079f0:	20000db4 	.word	0x20000db4
 80079f4:	20000d9c 	.word	0x20000d9c
 80079f8:	200008c4 	.word	0x200008c4
 80079fc:	200008c0 	.word	0x200008c0
 8007a00:	20000da8 	.word	0x20000da8
 8007a04:	20000da4 	.word	0x20000da4

08007a08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b085      	sub	sp, #20
 8007a0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007a0e:	4b28      	ldr	r3, [pc, #160]	; (8007ab0 <vTaskSwitchContext+0xa8>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d003      	beq.n	8007a1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007a16:	4b27      	ldr	r3, [pc, #156]	; (8007ab4 <vTaskSwitchContext+0xac>)
 8007a18:	2201      	movs	r2, #1
 8007a1a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007a1c:	e041      	b.n	8007aa2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8007a1e:	4b25      	ldr	r3, [pc, #148]	; (8007ab4 <vTaskSwitchContext+0xac>)
 8007a20:	2200      	movs	r2, #0
 8007a22:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a24:	4b24      	ldr	r3, [pc, #144]	; (8007ab8 <vTaskSwitchContext+0xb0>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	60fb      	str	r3, [r7, #12]
 8007a2a:	e010      	b.n	8007a4e <vTaskSwitchContext+0x46>
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d10a      	bne.n	8007a48 <vTaskSwitchContext+0x40>
	__asm volatile
 8007a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a36:	f383 8811 	msr	BASEPRI, r3
 8007a3a:	f3bf 8f6f 	isb	sy
 8007a3e:	f3bf 8f4f 	dsb	sy
 8007a42:	607b      	str	r3, [r7, #4]
}
 8007a44:	bf00      	nop
 8007a46:	e7fe      	b.n	8007a46 <vTaskSwitchContext+0x3e>
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	3b01      	subs	r3, #1
 8007a4c:	60fb      	str	r3, [r7, #12]
 8007a4e:	491b      	ldr	r1, [pc, #108]	; (8007abc <vTaskSwitchContext+0xb4>)
 8007a50:	68fa      	ldr	r2, [r7, #12]
 8007a52:	4613      	mov	r3, r2
 8007a54:	009b      	lsls	r3, r3, #2
 8007a56:	4413      	add	r3, r2
 8007a58:	009b      	lsls	r3, r3, #2
 8007a5a:	440b      	add	r3, r1
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d0e4      	beq.n	8007a2c <vTaskSwitchContext+0x24>
 8007a62:	68fa      	ldr	r2, [r7, #12]
 8007a64:	4613      	mov	r3, r2
 8007a66:	009b      	lsls	r3, r3, #2
 8007a68:	4413      	add	r3, r2
 8007a6a:	009b      	lsls	r3, r3, #2
 8007a6c:	4a13      	ldr	r2, [pc, #76]	; (8007abc <vTaskSwitchContext+0xb4>)
 8007a6e:	4413      	add	r3, r2
 8007a70:	60bb      	str	r3, [r7, #8]
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	685b      	ldr	r3, [r3, #4]
 8007a76:	685a      	ldr	r2, [r3, #4]
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	605a      	str	r2, [r3, #4]
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	685a      	ldr	r2, [r3, #4]
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	3308      	adds	r3, #8
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d104      	bne.n	8007a92 <vTaskSwitchContext+0x8a>
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	685a      	ldr	r2, [r3, #4]
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	605a      	str	r2, [r3, #4]
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	4a09      	ldr	r2, [pc, #36]	; (8007ac0 <vTaskSwitchContext+0xb8>)
 8007a9a:	6013      	str	r3, [r2, #0]
 8007a9c:	4a06      	ldr	r2, [pc, #24]	; (8007ab8 <vTaskSwitchContext+0xb0>)
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6013      	str	r3, [r2, #0]
}
 8007aa2:	bf00      	nop
 8007aa4:	3714      	adds	r7, #20
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aac:	4770      	bx	lr
 8007aae:	bf00      	nop
 8007ab0:	20000dbc 	.word	0x20000dbc
 8007ab4:	20000da8 	.word	0x20000da8
 8007ab8:	20000d9c 	.word	0x20000d9c
 8007abc:	200008c4 	.word	0x200008c4
 8007ac0:	200008c0 	.word	0x200008c0

08007ac4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b084      	sub	sp, #16
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d10a      	bne.n	8007aea <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ad8:	f383 8811 	msr	BASEPRI, r3
 8007adc:	f3bf 8f6f 	isb	sy
 8007ae0:	f3bf 8f4f 	dsb	sy
 8007ae4:	60fb      	str	r3, [r7, #12]
}
 8007ae6:	bf00      	nop
 8007ae8:	e7fe      	b.n	8007ae8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007aea:	4b07      	ldr	r3, [pc, #28]	; (8007b08 <vTaskPlaceOnEventList+0x44>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	3318      	adds	r3, #24
 8007af0:	4619      	mov	r1, r3
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f7fe fe87 	bl	8006806 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007af8:	2101      	movs	r1, #1
 8007afa:	6838      	ldr	r0, [r7, #0]
 8007afc:	f000 fa7c 	bl	8007ff8 <prvAddCurrentTaskToDelayedList>
}
 8007b00:	bf00      	nop
 8007b02:	3710      	adds	r7, #16
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bd80      	pop	{r7, pc}
 8007b08:	200008c0 	.word	0x200008c0

08007b0c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b086      	sub	sp, #24
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d10a      	bne.n	8007b34 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b22:	f383 8811 	msr	BASEPRI, r3
 8007b26:	f3bf 8f6f 	isb	sy
 8007b2a:	f3bf 8f4f 	dsb	sy
 8007b2e:	617b      	str	r3, [r7, #20]
}
 8007b30:	bf00      	nop
 8007b32:	e7fe      	b.n	8007b32 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b34:	4b0a      	ldr	r3, [pc, #40]	; (8007b60 <vTaskPlaceOnEventListRestricted+0x54>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	3318      	adds	r3, #24
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	68f8      	ldr	r0, [r7, #12]
 8007b3e:	f7fe fe3e 	bl	80067be <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d002      	beq.n	8007b4e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007b48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b4c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007b4e:	6879      	ldr	r1, [r7, #4]
 8007b50:	68b8      	ldr	r0, [r7, #8]
 8007b52:	f000 fa51 	bl	8007ff8 <prvAddCurrentTaskToDelayedList>
	}
 8007b56:	bf00      	nop
 8007b58:	3718      	adds	r7, #24
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}
 8007b5e:	bf00      	nop
 8007b60:	200008c0 	.word	0x200008c0

08007b64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b086      	sub	sp, #24
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	68db      	ldr	r3, [r3, #12]
 8007b70:	68db      	ldr	r3, [r3, #12]
 8007b72:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d10a      	bne.n	8007b90 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b7e:	f383 8811 	msr	BASEPRI, r3
 8007b82:	f3bf 8f6f 	isb	sy
 8007b86:	f3bf 8f4f 	dsb	sy
 8007b8a:	60fb      	str	r3, [r7, #12]
}
 8007b8c:	bf00      	nop
 8007b8e:	e7fe      	b.n	8007b8e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	3318      	adds	r3, #24
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7fe fe6f 	bl	8006878 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b9a:	4b1e      	ldr	r3, [pc, #120]	; (8007c14 <xTaskRemoveFromEventList+0xb0>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d11d      	bne.n	8007bde <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	3304      	adds	r3, #4
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f7fe fe66 	bl	8006878 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bb0:	4b19      	ldr	r3, [pc, #100]	; (8007c18 <xTaskRemoveFromEventList+0xb4>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d903      	bls.n	8007bc0 <xTaskRemoveFromEventList+0x5c>
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bbc:	4a16      	ldr	r2, [pc, #88]	; (8007c18 <xTaskRemoveFromEventList+0xb4>)
 8007bbe:	6013      	str	r3, [r2, #0]
 8007bc0:	693b      	ldr	r3, [r7, #16]
 8007bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bc4:	4613      	mov	r3, r2
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	4413      	add	r3, r2
 8007bca:	009b      	lsls	r3, r3, #2
 8007bcc:	4a13      	ldr	r2, [pc, #76]	; (8007c1c <xTaskRemoveFromEventList+0xb8>)
 8007bce:	441a      	add	r2, r3
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	3304      	adds	r3, #4
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	4610      	mov	r0, r2
 8007bd8:	f7fe fdf1 	bl	80067be <vListInsertEnd>
 8007bdc:	e005      	b.n	8007bea <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	3318      	adds	r3, #24
 8007be2:	4619      	mov	r1, r3
 8007be4:	480e      	ldr	r0, [pc, #56]	; (8007c20 <xTaskRemoveFromEventList+0xbc>)
 8007be6:	f7fe fdea 	bl	80067be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bee:	4b0d      	ldr	r3, [pc, #52]	; (8007c24 <xTaskRemoveFromEventList+0xc0>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	d905      	bls.n	8007c04 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007bfc:	4b0a      	ldr	r3, [pc, #40]	; (8007c28 <xTaskRemoveFromEventList+0xc4>)
 8007bfe:	2201      	movs	r2, #1
 8007c00:	601a      	str	r2, [r3, #0]
 8007c02:	e001      	b.n	8007c08 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007c04:	2300      	movs	r3, #0
 8007c06:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007c08:	697b      	ldr	r3, [r7, #20]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3718      	adds	r7, #24
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	20000dbc 	.word	0x20000dbc
 8007c18:	20000d9c 	.word	0x20000d9c
 8007c1c:	200008c4 	.word	0x200008c4
 8007c20:	20000d54 	.word	0x20000d54
 8007c24:	200008c0 	.word	0x200008c0
 8007c28:	20000da8 	.word	0x20000da8

08007c2c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007c34:	4b06      	ldr	r3, [pc, #24]	; (8007c50 <vTaskInternalSetTimeOutState+0x24>)
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007c3c:	4b05      	ldr	r3, [pc, #20]	; (8007c54 <vTaskInternalSetTimeOutState+0x28>)
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	605a      	str	r2, [r3, #4]
}
 8007c44:	bf00      	nop
 8007c46:	370c      	adds	r7, #12
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr
 8007c50:	20000dac 	.word	0x20000dac
 8007c54:	20000d98 	.word	0x20000d98

08007c58 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b088      	sub	sp, #32
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d10a      	bne.n	8007c7e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c6c:	f383 8811 	msr	BASEPRI, r3
 8007c70:	f3bf 8f6f 	isb	sy
 8007c74:	f3bf 8f4f 	dsb	sy
 8007c78:	613b      	str	r3, [r7, #16]
}
 8007c7a:	bf00      	nop
 8007c7c:	e7fe      	b.n	8007c7c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d10a      	bne.n	8007c9a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c88:	f383 8811 	msr	BASEPRI, r3
 8007c8c:	f3bf 8f6f 	isb	sy
 8007c90:	f3bf 8f4f 	dsb	sy
 8007c94:	60fb      	str	r3, [r7, #12]
}
 8007c96:	bf00      	nop
 8007c98:	e7fe      	b.n	8007c98 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007c9a:	f000 fe7b 	bl	8008994 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007c9e:	4b1d      	ldr	r3, [pc, #116]	; (8007d14 <xTaskCheckForTimeOut+0xbc>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	69ba      	ldr	r2, [r7, #24]
 8007caa:	1ad3      	subs	r3, r2, r3
 8007cac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007cb6:	d102      	bne.n	8007cbe <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007cb8:	2300      	movs	r3, #0
 8007cba:	61fb      	str	r3, [r7, #28]
 8007cbc:	e023      	b.n	8007d06 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681a      	ldr	r2, [r3, #0]
 8007cc2:	4b15      	ldr	r3, [pc, #84]	; (8007d18 <xTaskCheckForTimeOut+0xc0>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d007      	beq.n	8007cda <xTaskCheckForTimeOut+0x82>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	69ba      	ldr	r2, [r7, #24]
 8007cd0:	429a      	cmp	r2, r3
 8007cd2:	d302      	bcc.n	8007cda <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	61fb      	str	r3, [r7, #28]
 8007cd8:	e015      	b.n	8007d06 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	697a      	ldr	r2, [r7, #20]
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d20b      	bcs.n	8007cfc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	681a      	ldr	r2, [r3, #0]
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	1ad2      	subs	r2, r2, r3
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f7ff ff9b 	bl	8007c2c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	61fb      	str	r3, [r7, #28]
 8007cfa:	e004      	b.n	8007d06 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007d02:	2301      	movs	r3, #1
 8007d04:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007d06:	f000 fe75 	bl	80089f4 <vPortExitCritical>

	return xReturn;
 8007d0a:	69fb      	ldr	r3, [r7, #28]
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3720      	adds	r7, #32
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}
 8007d14:	20000d98 	.word	0x20000d98
 8007d18:	20000dac 	.word	0x20000dac

08007d1c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007d20:	4b03      	ldr	r3, [pc, #12]	; (8007d30 <vTaskMissedYield+0x14>)
 8007d22:	2201      	movs	r2, #1
 8007d24:	601a      	str	r2, [r3, #0]
}
 8007d26:	bf00      	nop
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2e:	4770      	bx	lr
 8007d30:	20000da8 	.word	0x20000da8

08007d34 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b082      	sub	sp, #8
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007d3c:	f000 f852 	bl	8007de4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007d40:	4b06      	ldr	r3, [pc, #24]	; (8007d5c <prvIdleTask+0x28>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d9f9      	bls.n	8007d3c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007d48:	4b05      	ldr	r3, [pc, #20]	; (8007d60 <prvIdleTask+0x2c>)
 8007d4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d4e:	601a      	str	r2, [r3, #0]
 8007d50:	f3bf 8f4f 	dsb	sy
 8007d54:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007d58:	e7f0      	b.n	8007d3c <prvIdleTask+0x8>
 8007d5a:	bf00      	nop
 8007d5c:	200008c4 	.word	0x200008c4
 8007d60:	e000ed04 	.word	0xe000ed04

08007d64 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b082      	sub	sp, #8
 8007d68:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	607b      	str	r3, [r7, #4]
 8007d6e:	e00c      	b.n	8007d8a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007d70:	687a      	ldr	r2, [r7, #4]
 8007d72:	4613      	mov	r3, r2
 8007d74:	009b      	lsls	r3, r3, #2
 8007d76:	4413      	add	r3, r2
 8007d78:	009b      	lsls	r3, r3, #2
 8007d7a:	4a12      	ldr	r2, [pc, #72]	; (8007dc4 <prvInitialiseTaskLists+0x60>)
 8007d7c:	4413      	add	r3, r2
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f7fe fcf0 	bl	8006764 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	3301      	adds	r3, #1
 8007d88:	607b      	str	r3, [r7, #4]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2b37      	cmp	r3, #55	; 0x37
 8007d8e:	d9ef      	bls.n	8007d70 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007d90:	480d      	ldr	r0, [pc, #52]	; (8007dc8 <prvInitialiseTaskLists+0x64>)
 8007d92:	f7fe fce7 	bl	8006764 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007d96:	480d      	ldr	r0, [pc, #52]	; (8007dcc <prvInitialiseTaskLists+0x68>)
 8007d98:	f7fe fce4 	bl	8006764 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007d9c:	480c      	ldr	r0, [pc, #48]	; (8007dd0 <prvInitialiseTaskLists+0x6c>)
 8007d9e:	f7fe fce1 	bl	8006764 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007da2:	480c      	ldr	r0, [pc, #48]	; (8007dd4 <prvInitialiseTaskLists+0x70>)
 8007da4:	f7fe fcde 	bl	8006764 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007da8:	480b      	ldr	r0, [pc, #44]	; (8007dd8 <prvInitialiseTaskLists+0x74>)
 8007daa:	f7fe fcdb 	bl	8006764 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007dae:	4b0b      	ldr	r3, [pc, #44]	; (8007ddc <prvInitialiseTaskLists+0x78>)
 8007db0:	4a05      	ldr	r2, [pc, #20]	; (8007dc8 <prvInitialiseTaskLists+0x64>)
 8007db2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007db4:	4b0a      	ldr	r3, [pc, #40]	; (8007de0 <prvInitialiseTaskLists+0x7c>)
 8007db6:	4a05      	ldr	r2, [pc, #20]	; (8007dcc <prvInitialiseTaskLists+0x68>)
 8007db8:	601a      	str	r2, [r3, #0]
}
 8007dba:	bf00      	nop
 8007dbc:	3708      	adds	r7, #8
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}
 8007dc2:	bf00      	nop
 8007dc4:	200008c4 	.word	0x200008c4
 8007dc8:	20000d24 	.word	0x20000d24
 8007dcc:	20000d38 	.word	0x20000d38
 8007dd0:	20000d54 	.word	0x20000d54
 8007dd4:	20000d68 	.word	0x20000d68
 8007dd8:	20000d80 	.word	0x20000d80
 8007ddc:	20000d4c 	.word	0x20000d4c
 8007de0:	20000d50 	.word	0x20000d50

08007de4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b082      	sub	sp, #8
 8007de8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007dea:	e019      	b.n	8007e20 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007dec:	f000 fdd2 	bl	8008994 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007df0:	4b10      	ldr	r3, [pc, #64]	; (8007e34 <prvCheckTasksWaitingTermination+0x50>)
 8007df2:	68db      	ldr	r3, [r3, #12]
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	3304      	adds	r3, #4
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	f7fe fd3b 	bl	8006878 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e02:	4b0d      	ldr	r3, [pc, #52]	; (8007e38 <prvCheckTasksWaitingTermination+0x54>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	3b01      	subs	r3, #1
 8007e08:	4a0b      	ldr	r2, [pc, #44]	; (8007e38 <prvCheckTasksWaitingTermination+0x54>)
 8007e0a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007e0c:	4b0b      	ldr	r3, [pc, #44]	; (8007e3c <prvCheckTasksWaitingTermination+0x58>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	3b01      	subs	r3, #1
 8007e12:	4a0a      	ldr	r2, [pc, #40]	; (8007e3c <prvCheckTasksWaitingTermination+0x58>)
 8007e14:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007e16:	f000 fded 	bl	80089f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f000 f810 	bl	8007e40 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e20:	4b06      	ldr	r3, [pc, #24]	; (8007e3c <prvCheckTasksWaitingTermination+0x58>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d1e1      	bne.n	8007dec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007e28:	bf00      	nop
 8007e2a:	bf00      	nop
 8007e2c:	3708      	adds	r7, #8
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}
 8007e32:	bf00      	nop
 8007e34:	20000d68 	.word	0x20000d68
 8007e38:	20000d94 	.word	0x20000d94
 8007e3c:	20000d7c 	.word	0x20000d7c

08007e40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d108      	bne.n	8007e64 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e56:	4618      	mov	r0, r3
 8007e58:	f000 ff8a 	bl	8008d70 <vPortFree>
				vPortFree( pxTCB );
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f000 ff87 	bl	8008d70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007e62:	e018      	b.n	8007e96 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d103      	bne.n	8007e76 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 ff7e 	bl	8008d70 <vPortFree>
	}
 8007e74:	e00f      	b.n	8007e96 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007e7c:	2b02      	cmp	r3, #2
 8007e7e:	d00a      	beq.n	8007e96 <prvDeleteTCB+0x56>
	__asm volatile
 8007e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e84:	f383 8811 	msr	BASEPRI, r3
 8007e88:	f3bf 8f6f 	isb	sy
 8007e8c:	f3bf 8f4f 	dsb	sy
 8007e90:	60fb      	str	r3, [r7, #12]
}
 8007e92:	bf00      	nop
 8007e94:	e7fe      	b.n	8007e94 <prvDeleteTCB+0x54>
	}
 8007e96:	bf00      	nop
 8007e98:	3710      	adds	r7, #16
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}
	...

08007ea0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b083      	sub	sp, #12
 8007ea4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ea6:	4b0c      	ldr	r3, [pc, #48]	; (8007ed8 <prvResetNextTaskUnblockTime+0x38>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d104      	bne.n	8007eba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007eb0:	4b0a      	ldr	r3, [pc, #40]	; (8007edc <prvResetNextTaskUnblockTime+0x3c>)
 8007eb2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007eb6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007eb8:	e008      	b.n	8007ecc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eba:	4b07      	ldr	r3, [pc, #28]	; (8007ed8 <prvResetNextTaskUnblockTime+0x38>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	68db      	ldr	r3, [r3, #12]
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	4a04      	ldr	r2, [pc, #16]	; (8007edc <prvResetNextTaskUnblockTime+0x3c>)
 8007eca:	6013      	str	r3, [r2, #0]
}
 8007ecc:	bf00      	nop
 8007ece:	370c      	adds	r7, #12
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed6:	4770      	bx	lr
 8007ed8:	20000d4c 	.word	0x20000d4c
 8007edc:	20000db4 	.word	0x20000db4

08007ee0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b083      	sub	sp, #12
 8007ee4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007ee6:	4b0b      	ldr	r3, [pc, #44]	; (8007f14 <xTaskGetSchedulerState+0x34>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d102      	bne.n	8007ef4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	607b      	str	r3, [r7, #4]
 8007ef2:	e008      	b.n	8007f06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ef4:	4b08      	ldr	r3, [pc, #32]	; (8007f18 <xTaskGetSchedulerState+0x38>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d102      	bne.n	8007f02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007efc:	2302      	movs	r3, #2
 8007efe:	607b      	str	r3, [r7, #4]
 8007f00:	e001      	b.n	8007f06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007f02:	2300      	movs	r3, #0
 8007f04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007f06:	687b      	ldr	r3, [r7, #4]
	}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	370c      	adds	r7, #12
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr
 8007f14:	20000da0 	.word	0x20000da0
 8007f18:	20000dbc 	.word	0x20000dbc

08007f1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b086      	sub	sp, #24
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d056      	beq.n	8007fe0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007f32:	4b2e      	ldr	r3, [pc, #184]	; (8007fec <xTaskPriorityDisinherit+0xd0>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	693a      	ldr	r2, [r7, #16]
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	d00a      	beq.n	8007f52 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f40:	f383 8811 	msr	BASEPRI, r3
 8007f44:	f3bf 8f6f 	isb	sy
 8007f48:	f3bf 8f4f 	dsb	sy
 8007f4c:	60fb      	str	r3, [r7, #12]
}
 8007f4e:	bf00      	nop
 8007f50:	e7fe      	b.n	8007f50 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d10a      	bne.n	8007f70 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f5e:	f383 8811 	msr	BASEPRI, r3
 8007f62:	f3bf 8f6f 	isb	sy
 8007f66:	f3bf 8f4f 	dsb	sy
 8007f6a:	60bb      	str	r3, [r7, #8]
}
 8007f6c:	bf00      	nop
 8007f6e:	e7fe      	b.n	8007f6e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f74:	1e5a      	subs	r2, r3, #1
 8007f76:	693b      	ldr	r3, [r7, #16]
 8007f78:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d02c      	beq.n	8007fe0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d128      	bne.n	8007fe0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	3304      	adds	r3, #4
 8007f92:	4618      	mov	r0, r3
 8007f94:	f7fe fc70 	bl	8006878 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fa4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007fac:	693b      	ldr	r3, [r7, #16]
 8007fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fb0:	4b0f      	ldr	r3, [pc, #60]	; (8007ff0 <xTaskPriorityDisinherit+0xd4>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d903      	bls.n	8007fc0 <xTaskPriorityDisinherit+0xa4>
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fbc:	4a0c      	ldr	r2, [pc, #48]	; (8007ff0 <xTaskPriorityDisinherit+0xd4>)
 8007fbe:	6013      	str	r3, [r2, #0]
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fc4:	4613      	mov	r3, r2
 8007fc6:	009b      	lsls	r3, r3, #2
 8007fc8:	4413      	add	r3, r2
 8007fca:	009b      	lsls	r3, r3, #2
 8007fcc:	4a09      	ldr	r2, [pc, #36]	; (8007ff4 <xTaskPriorityDisinherit+0xd8>)
 8007fce:	441a      	add	r2, r3
 8007fd0:	693b      	ldr	r3, [r7, #16]
 8007fd2:	3304      	adds	r3, #4
 8007fd4:	4619      	mov	r1, r3
 8007fd6:	4610      	mov	r0, r2
 8007fd8:	f7fe fbf1 	bl	80067be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007fe0:	697b      	ldr	r3, [r7, #20]
	}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3718      	adds	r7, #24
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	bf00      	nop
 8007fec:	200008c0 	.word	0x200008c0
 8007ff0:	20000d9c 	.word	0x20000d9c
 8007ff4:	200008c4 	.word	0x200008c4

08007ff8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008002:	4b21      	ldr	r3, [pc, #132]	; (8008088 <prvAddCurrentTaskToDelayedList+0x90>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008008:	4b20      	ldr	r3, [pc, #128]	; (800808c <prvAddCurrentTaskToDelayedList+0x94>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	3304      	adds	r3, #4
 800800e:	4618      	mov	r0, r3
 8008010:	f7fe fc32 	bl	8006878 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800801a:	d10a      	bne.n	8008032 <prvAddCurrentTaskToDelayedList+0x3a>
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d007      	beq.n	8008032 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008022:	4b1a      	ldr	r3, [pc, #104]	; (800808c <prvAddCurrentTaskToDelayedList+0x94>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	3304      	adds	r3, #4
 8008028:	4619      	mov	r1, r3
 800802a:	4819      	ldr	r0, [pc, #100]	; (8008090 <prvAddCurrentTaskToDelayedList+0x98>)
 800802c:	f7fe fbc7 	bl	80067be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008030:	e026      	b.n	8008080 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008032:	68fa      	ldr	r2, [r7, #12]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	4413      	add	r3, r2
 8008038:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800803a:	4b14      	ldr	r3, [pc, #80]	; (800808c <prvAddCurrentTaskToDelayedList+0x94>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	68ba      	ldr	r2, [r7, #8]
 8008040:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008042:	68ba      	ldr	r2, [r7, #8]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	429a      	cmp	r2, r3
 8008048:	d209      	bcs.n	800805e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800804a:	4b12      	ldr	r3, [pc, #72]	; (8008094 <prvAddCurrentTaskToDelayedList+0x9c>)
 800804c:	681a      	ldr	r2, [r3, #0]
 800804e:	4b0f      	ldr	r3, [pc, #60]	; (800808c <prvAddCurrentTaskToDelayedList+0x94>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	3304      	adds	r3, #4
 8008054:	4619      	mov	r1, r3
 8008056:	4610      	mov	r0, r2
 8008058:	f7fe fbd5 	bl	8006806 <vListInsert>
}
 800805c:	e010      	b.n	8008080 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800805e:	4b0e      	ldr	r3, [pc, #56]	; (8008098 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008060:	681a      	ldr	r2, [r3, #0]
 8008062:	4b0a      	ldr	r3, [pc, #40]	; (800808c <prvAddCurrentTaskToDelayedList+0x94>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	3304      	adds	r3, #4
 8008068:	4619      	mov	r1, r3
 800806a:	4610      	mov	r0, r2
 800806c:	f7fe fbcb 	bl	8006806 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008070:	4b0a      	ldr	r3, [pc, #40]	; (800809c <prvAddCurrentTaskToDelayedList+0xa4>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68ba      	ldr	r2, [r7, #8]
 8008076:	429a      	cmp	r2, r3
 8008078:	d202      	bcs.n	8008080 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800807a:	4a08      	ldr	r2, [pc, #32]	; (800809c <prvAddCurrentTaskToDelayedList+0xa4>)
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	6013      	str	r3, [r2, #0]
}
 8008080:	bf00      	nop
 8008082:	3710      	adds	r7, #16
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}
 8008088:	20000d98 	.word	0x20000d98
 800808c:	200008c0 	.word	0x200008c0
 8008090:	20000d80 	.word	0x20000d80
 8008094:	20000d50 	.word	0x20000d50
 8008098:	20000d4c 	.word	0x20000d4c
 800809c:	20000db4 	.word	0x20000db4

080080a0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b08a      	sub	sp, #40	; 0x28
 80080a4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80080a6:	2300      	movs	r3, #0
 80080a8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80080aa:	f000 fb07 	bl	80086bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80080ae:	4b1c      	ldr	r3, [pc, #112]	; (8008120 <xTimerCreateTimerTask+0x80>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d021      	beq.n	80080fa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80080b6:	2300      	movs	r3, #0
 80080b8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80080ba:	2300      	movs	r3, #0
 80080bc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80080be:	1d3a      	adds	r2, r7, #4
 80080c0:	f107 0108 	add.w	r1, r7, #8
 80080c4:	f107 030c 	add.w	r3, r7, #12
 80080c8:	4618      	mov	r0, r3
 80080ca:	f7fe fb31 	bl	8006730 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80080ce:	6879      	ldr	r1, [r7, #4]
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	68fa      	ldr	r2, [r7, #12]
 80080d4:	9202      	str	r2, [sp, #8]
 80080d6:	9301      	str	r3, [sp, #4]
 80080d8:	2302      	movs	r3, #2
 80080da:	9300      	str	r3, [sp, #0]
 80080dc:	2300      	movs	r3, #0
 80080de:	460a      	mov	r2, r1
 80080e0:	4910      	ldr	r1, [pc, #64]	; (8008124 <xTimerCreateTimerTask+0x84>)
 80080e2:	4811      	ldr	r0, [pc, #68]	; (8008128 <xTimerCreateTimerTask+0x88>)
 80080e4:	f7ff f8de 	bl	80072a4 <xTaskCreateStatic>
 80080e8:	4603      	mov	r3, r0
 80080ea:	4a10      	ldr	r2, [pc, #64]	; (800812c <xTimerCreateTimerTask+0x8c>)
 80080ec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80080ee:	4b0f      	ldr	r3, [pc, #60]	; (800812c <xTimerCreateTimerTask+0x8c>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d001      	beq.n	80080fa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80080f6:	2301      	movs	r3, #1
 80080f8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80080fa:	697b      	ldr	r3, [r7, #20]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d10a      	bne.n	8008116 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008104:	f383 8811 	msr	BASEPRI, r3
 8008108:	f3bf 8f6f 	isb	sy
 800810c:	f3bf 8f4f 	dsb	sy
 8008110:	613b      	str	r3, [r7, #16]
}
 8008112:	bf00      	nop
 8008114:	e7fe      	b.n	8008114 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008116:	697b      	ldr	r3, [r7, #20]
}
 8008118:	4618      	mov	r0, r3
 800811a:	3718      	adds	r7, #24
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}
 8008120:	20000df0 	.word	0x20000df0
 8008124:	0800dc08 	.word	0x0800dc08
 8008128:	08008265 	.word	0x08008265
 800812c:	20000df4 	.word	0x20000df4

08008130 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b08a      	sub	sp, #40	; 0x28
 8008134:	af00      	add	r7, sp, #0
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	607a      	str	r2, [r7, #4]
 800813c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800813e:	2300      	movs	r3, #0
 8008140:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d10a      	bne.n	800815e <xTimerGenericCommand+0x2e>
	__asm volatile
 8008148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800814c:	f383 8811 	msr	BASEPRI, r3
 8008150:	f3bf 8f6f 	isb	sy
 8008154:	f3bf 8f4f 	dsb	sy
 8008158:	623b      	str	r3, [r7, #32]
}
 800815a:	bf00      	nop
 800815c:	e7fe      	b.n	800815c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800815e:	4b1a      	ldr	r3, [pc, #104]	; (80081c8 <xTimerGenericCommand+0x98>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d02a      	beq.n	80081bc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	2b05      	cmp	r3, #5
 8008176:	dc18      	bgt.n	80081aa <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008178:	f7ff feb2 	bl	8007ee0 <xTaskGetSchedulerState>
 800817c:	4603      	mov	r3, r0
 800817e:	2b02      	cmp	r3, #2
 8008180:	d109      	bne.n	8008196 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008182:	4b11      	ldr	r3, [pc, #68]	; (80081c8 <xTimerGenericCommand+0x98>)
 8008184:	6818      	ldr	r0, [r3, #0]
 8008186:	f107 0110 	add.w	r1, r7, #16
 800818a:	2300      	movs	r3, #0
 800818c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800818e:	f7fe fca1 	bl	8006ad4 <xQueueGenericSend>
 8008192:	6278      	str	r0, [r7, #36]	; 0x24
 8008194:	e012      	b.n	80081bc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008196:	4b0c      	ldr	r3, [pc, #48]	; (80081c8 <xTimerGenericCommand+0x98>)
 8008198:	6818      	ldr	r0, [r3, #0]
 800819a:	f107 0110 	add.w	r1, r7, #16
 800819e:	2300      	movs	r3, #0
 80081a0:	2200      	movs	r2, #0
 80081a2:	f7fe fc97 	bl	8006ad4 <xQueueGenericSend>
 80081a6:	6278      	str	r0, [r7, #36]	; 0x24
 80081a8:	e008      	b.n	80081bc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80081aa:	4b07      	ldr	r3, [pc, #28]	; (80081c8 <xTimerGenericCommand+0x98>)
 80081ac:	6818      	ldr	r0, [r3, #0]
 80081ae:	f107 0110 	add.w	r1, r7, #16
 80081b2:	2300      	movs	r3, #0
 80081b4:	683a      	ldr	r2, [r7, #0]
 80081b6:	f7fe fd8b 	bl	8006cd0 <xQueueGenericSendFromISR>
 80081ba:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80081bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3728      	adds	r7, #40	; 0x28
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
 80081c6:	bf00      	nop
 80081c8:	20000df0 	.word	0x20000df0

080081cc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b088      	sub	sp, #32
 80081d0:	af02      	add	r7, sp, #8
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081d6:	4b22      	ldr	r3, [pc, #136]	; (8008260 <prvProcessExpiredTimer+0x94>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	68db      	ldr	r3, [r3, #12]
 80081de:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	3304      	adds	r3, #4
 80081e4:	4618      	mov	r0, r3
 80081e6:	f7fe fb47 	bl	8006878 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80081f0:	f003 0304 	and.w	r3, r3, #4
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d022      	beq.n	800823e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	699a      	ldr	r2, [r3, #24]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	18d1      	adds	r1, r2, r3
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	683a      	ldr	r2, [r7, #0]
 8008204:	6978      	ldr	r0, [r7, #20]
 8008206:	f000 f8d1 	bl	80083ac <prvInsertTimerInActiveList>
 800820a:	4603      	mov	r3, r0
 800820c:	2b00      	cmp	r3, #0
 800820e:	d01f      	beq.n	8008250 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008210:	2300      	movs	r3, #0
 8008212:	9300      	str	r3, [sp, #0]
 8008214:	2300      	movs	r3, #0
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	2100      	movs	r1, #0
 800821a:	6978      	ldr	r0, [r7, #20]
 800821c:	f7ff ff88 	bl	8008130 <xTimerGenericCommand>
 8008220:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d113      	bne.n	8008250 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800822c:	f383 8811 	msr	BASEPRI, r3
 8008230:	f3bf 8f6f 	isb	sy
 8008234:	f3bf 8f4f 	dsb	sy
 8008238:	60fb      	str	r3, [r7, #12]
}
 800823a:	bf00      	nop
 800823c:	e7fe      	b.n	800823c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008244:	f023 0301 	bic.w	r3, r3, #1
 8008248:	b2da      	uxtb	r2, r3
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	6a1b      	ldr	r3, [r3, #32]
 8008254:	6978      	ldr	r0, [r7, #20]
 8008256:	4798      	blx	r3
}
 8008258:	bf00      	nop
 800825a:	3718      	adds	r7, #24
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}
 8008260:	20000de8 	.word	0x20000de8

08008264 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b084      	sub	sp, #16
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800826c:	f107 0308 	add.w	r3, r7, #8
 8008270:	4618      	mov	r0, r3
 8008272:	f000 f857 	bl	8008324 <prvGetNextExpireTime>
 8008276:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	4619      	mov	r1, r3
 800827c:	68f8      	ldr	r0, [r7, #12]
 800827e:	f000 f803 	bl	8008288 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008282:	f000 f8d5 	bl	8008430 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008286:	e7f1      	b.n	800826c <prvTimerTask+0x8>

08008288 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b084      	sub	sp, #16
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
 8008290:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008292:	f7ff fa43 	bl	800771c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008296:	f107 0308 	add.w	r3, r7, #8
 800829a:	4618      	mov	r0, r3
 800829c:	f000 f866 	bl	800836c <prvSampleTimeNow>
 80082a0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d130      	bne.n	800830a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d10a      	bne.n	80082c4 <prvProcessTimerOrBlockTask+0x3c>
 80082ae:	687a      	ldr	r2, [r7, #4]
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	429a      	cmp	r2, r3
 80082b4:	d806      	bhi.n	80082c4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80082b6:	f7ff fa3f 	bl	8007738 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80082ba:	68f9      	ldr	r1, [r7, #12]
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f7ff ff85 	bl	80081cc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80082c2:	e024      	b.n	800830e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d008      	beq.n	80082dc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80082ca:	4b13      	ldr	r3, [pc, #76]	; (8008318 <prvProcessTimerOrBlockTask+0x90>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d101      	bne.n	80082d8 <prvProcessTimerOrBlockTask+0x50>
 80082d4:	2301      	movs	r3, #1
 80082d6:	e000      	b.n	80082da <prvProcessTimerOrBlockTask+0x52>
 80082d8:	2300      	movs	r3, #0
 80082da:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80082dc:	4b0f      	ldr	r3, [pc, #60]	; (800831c <prvProcessTimerOrBlockTask+0x94>)
 80082de:	6818      	ldr	r0, [r3, #0]
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	1ad3      	subs	r3, r2, r3
 80082e6:	683a      	ldr	r2, [r7, #0]
 80082e8:	4619      	mov	r1, r3
 80082ea:	f7fe ffa7 	bl	800723c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80082ee:	f7ff fa23 	bl	8007738 <xTaskResumeAll>
 80082f2:	4603      	mov	r3, r0
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d10a      	bne.n	800830e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80082f8:	4b09      	ldr	r3, [pc, #36]	; (8008320 <prvProcessTimerOrBlockTask+0x98>)
 80082fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082fe:	601a      	str	r2, [r3, #0]
 8008300:	f3bf 8f4f 	dsb	sy
 8008304:	f3bf 8f6f 	isb	sy
}
 8008308:	e001      	b.n	800830e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800830a:	f7ff fa15 	bl	8007738 <xTaskResumeAll>
}
 800830e:	bf00      	nop
 8008310:	3710      	adds	r7, #16
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}
 8008316:	bf00      	nop
 8008318:	20000dec 	.word	0x20000dec
 800831c:	20000df0 	.word	0x20000df0
 8008320:	e000ed04 	.word	0xe000ed04

08008324 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008324:	b480      	push	{r7}
 8008326:	b085      	sub	sp, #20
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800832c:	4b0e      	ldr	r3, [pc, #56]	; (8008368 <prvGetNextExpireTime+0x44>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d101      	bne.n	800833a <prvGetNextExpireTime+0x16>
 8008336:	2201      	movs	r2, #1
 8008338:	e000      	b.n	800833c <prvGetNextExpireTime+0x18>
 800833a:	2200      	movs	r2, #0
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d105      	bne.n	8008354 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008348:	4b07      	ldr	r3, [pc, #28]	; (8008368 <prvGetNextExpireTime+0x44>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	68db      	ldr	r3, [r3, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	60fb      	str	r3, [r7, #12]
 8008352:	e001      	b.n	8008358 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008354:	2300      	movs	r3, #0
 8008356:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008358:	68fb      	ldr	r3, [r7, #12]
}
 800835a:	4618      	mov	r0, r3
 800835c:	3714      	adds	r7, #20
 800835e:	46bd      	mov	sp, r7
 8008360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008364:	4770      	bx	lr
 8008366:	bf00      	nop
 8008368:	20000de8 	.word	0x20000de8

0800836c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b084      	sub	sp, #16
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008374:	f7ff fa7e 	bl	8007874 <xTaskGetTickCount>
 8008378:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800837a:	4b0b      	ldr	r3, [pc, #44]	; (80083a8 <prvSampleTimeNow+0x3c>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	68fa      	ldr	r2, [r7, #12]
 8008380:	429a      	cmp	r2, r3
 8008382:	d205      	bcs.n	8008390 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008384:	f000 f936 	bl	80085f4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2201      	movs	r2, #1
 800838c:	601a      	str	r2, [r3, #0]
 800838e:	e002      	b.n	8008396 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2200      	movs	r2, #0
 8008394:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008396:	4a04      	ldr	r2, [pc, #16]	; (80083a8 <prvSampleTimeNow+0x3c>)
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800839c:	68fb      	ldr	r3, [r7, #12]
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3710      	adds	r7, #16
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	20000df8 	.word	0x20000df8

080083ac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b086      	sub	sp, #24
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	60f8      	str	r0, [r7, #12]
 80083b4:	60b9      	str	r1, [r7, #8]
 80083b6:	607a      	str	r2, [r7, #4]
 80083b8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80083ba:	2300      	movs	r3, #0
 80083bc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	68ba      	ldr	r2, [r7, #8]
 80083c2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	68fa      	ldr	r2, [r7, #12]
 80083c8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80083ca:	68ba      	ldr	r2, [r7, #8]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d812      	bhi.n	80083f8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083d2:	687a      	ldr	r2, [r7, #4]
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	1ad2      	subs	r2, r2, r3
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	699b      	ldr	r3, [r3, #24]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d302      	bcc.n	80083e6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80083e0:	2301      	movs	r3, #1
 80083e2:	617b      	str	r3, [r7, #20]
 80083e4:	e01b      	b.n	800841e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80083e6:	4b10      	ldr	r3, [pc, #64]	; (8008428 <prvInsertTimerInActiveList+0x7c>)
 80083e8:	681a      	ldr	r2, [r3, #0]
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	3304      	adds	r3, #4
 80083ee:	4619      	mov	r1, r3
 80083f0:	4610      	mov	r0, r2
 80083f2:	f7fe fa08 	bl	8006806 <vListInsert>
 80083f6:	e012      	b.n	800841e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80083f8:	687a      	ldr	r2, [r7, #4]
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d206      	bcs.n	800840e <prvInsertTimerInActiveList+0x62>
 8008400:	68ba      	ldr	r2, [r7, #8]
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	429a      	cmp	r2, r3
 8008406:	d302      	bcc.n	800840e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008408:	2301      	movs	r3, #1
 800840a:	617b      	str	r3, [r7, #20]
 800840c:	e007      	b.n	800841e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800840e:	4b07      	ldr	r3, [pc, #28]	; (800842c <prvInsertTimerInActiveList+0x80>)
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	3304      	adds	r3, #4
 8008416:	4619      	mov	r1, r3
 8008418:	4610      	mov	r0, r2
 800841a:	f7fe f9f4 	bl	8006806 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800841e:	697b      	ldr	r3, [r7, #20]
}
 8008420:	4618      	mov	r0, r3
 8008422:	3718      	adds	r7, #24
 8008424:	46bd      	mov	sp, r7
 8008426:	bd80      	pop	{r7, pc}
 8008428:	20000dec 	.word	0x20000dec
 800842c:	20000de8 	.word	0x20000de8

08008430 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b08e      	sub	sp, #56	; 0x38
 8008434:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008436:	e0ca      	b.n	80085ce <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2b00      	cmp	r3, #0
 800843c:	da18      	bge.n	8008470 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800843e:	1d3b      	adds	r3, r7, #4
 8008440:	3304      	adds	r3, #4
 8008442:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008446:	2b00      	cmp	r3, #0
 8008448:	d10a      	bne.n	8008460 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800844a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800844e:	f383 8811 	msr	BASEPRI, r3
 8008452:	f3bf 8f6f 	isb	sy
 8008456:	f3bf 8f4f 	dsb	sy
 800845a:	61fb      	str	r3, [r7, #28]
}
 800845c:	bf00      	nop
 800845e:	e7fe      	b.n	800845e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008466:	6850      	ldr	r0, [r2, #4]
 8008468:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800846a:	6892      	ldr	r2, [r2, #8]
 800846c:	4611      	mov	r1, r2
 800846e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2b00      	cmp	r3, #0
 8008474:	f2c0 80aa 	blt.w	80085cc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800847c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800847e:	695b      	ldr	r3, [r3, #20]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d004      	beq.n	800848e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008486:	3304      	adds	r3, #4
 8008488:	4618      	mov	r0, r3
 800848a:	f7fe f9f5 	bl	8006878 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800848e:	463b      	mov	r3, r7
 8008490:	4618      	mov	r0, r3
 8008492:	f7ff ff6b 	bl	800836c <prvSampleTimeNow>
 8008496:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2b09      	cmp	r3, #9
 800849c:	f200 8097 	bhi.w	80085ce <prvProcessReceivedCommands+0x19e>
 80084a0:	a201      	add	r2, pc, #4	; (adr r2, 80084a8 <prvProcessReceivedCommands+0x78>)
 80084a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a6:	bf00      	nop
 80084a8:	080084d1 	.word	0x080084d1
 80084ac:	080084d1 	.word	0x080084d1
 80084b0:	080084d1 	.word	0x080084d1
 80084b4:	08008545 	.word	0x08008545
 80084b8:	08008559 	.word	0x08008559
 80084bc:	080085a3 	.word	0x080085a3
 80084c0:	080084d1 	.word	0x080084d1
 80084c4:	080084d1 	.word	0x080084d1
 80084c8:	08008545 	.word	0x08008545
 80084cc:	08008559 	.word	0x08008559
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80084d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80084d6:	f043 0301 	orr.w	r3, r3, #1
 80084da:	b2da      	uxtb	r2, r3
 80084dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80084e2:	68ba      	ldr	r2, [r7, #8]
 80084e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084e6:	699b      	ldr	r3, [r3, #24]
 80084e8:	18d1      	adds	r1, r2, r3
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084f0:	f7ff ff5c 	bl	80083ac <prvInsertTimerInActiveList>
 80084f4:	4603      	mov	r3, r0
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d069      	beq.n	80085ce <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084fc:	6a1b      	ldr	r3, [r3, #32]
 80084fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008500:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008504:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008508:	f003 0304 	and.w	r3, r3, #4
 800850c:	2b00      	cmp	r3, #0
 800850e:	d05e      	beq.n	80085ce <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008514:	699b      	ldr	r3, [r3, #24]
 8008516:	441a      	add	r2, r3
 8008518:	2300      	movs	r3, #0
 800851a:	9300      	str	r3, [sp, #0]
 800851c:	2300      	movs	r3, #0
 800851e:	2100      	movs	r1, #0
 8008520:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008522:	f7ff fe05 	bl	8008130 <xTimerGenericCommand>
 8008526:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008528:	6a3b      	ldr	r3, [r7, #32]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d14f      	bne.n	80085ce <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800852e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008532:	f383 8811 	msr	BASEPRI, r3
 8008536:	f3bf 8f6f 	isb	sy
 800853a:	f3bf 8f4f 	dsb	sy
 800853e:	61bb      	str	r3, [r7, #24]
}
 8008540:	bf00      	nop
 8008542:	e7fe      	b.n	8008542 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008546:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800854a:	f023 0301 	bic.w	r3, r3, #1
 800854e:	b2da      	uxtb	r2, r3
 8008550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008552:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008556:	e03a      	b.n	80085ce <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800855a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800855e:	f043 0301 	orr.w	r3, r3, #1
 8008562:	b2da      	uxtb	r2, r3
 8008564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008566:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800856a:	68ba      	ldr	r2, [r7, #8]
 800856c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800856e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008572:	699b      	ldr	r3, [r3, #24]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d10a      	bne.n	800858e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800857c:	f383 8811 	msr	BASEPRI, r3
 8008580:	f3bf 8f6f 	isb	sy
 8008584:	f3bf 8f4f 	dsb	sy
 8008588:	617b      	str	r3, [r7, #20]
}
 800858a:	bf00      	nop
 800858c:	e7fe      	b.n	800858c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800858e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008590:	699a      	ldr	r2, [r3, #24]
 8008592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008594:	18d1      	adds	r1, r2, r3
 8008596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008598:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800859a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800859c:	f7ff ff06 	bl	80083ac <prvInsertTimerInActiveList>
					break;
 80085a0:	e015      	b.n	80085ce <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80085a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80085a8:	f003 0302 	and.w	r3, r3, #2
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d103      	bne.n	80085b8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80085b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80085b2:	f000 fbdd 	bl	8008d70 <vPortFree>
 80085b6:	e00a      	b.n	80085ce <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80085b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80085be:	f023 0301 	bic.w	r3, r3, #1
 80085c2:	b2da      	uxtb	r2, r3
 80085c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80085ca:	e000      	b.n	80085ce <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80085cc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80085ce:	4b08      	ldr	r3, [pc, #32]	; (80085f0 <prvProcessReceivedCommands+0x1c0>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	1d39      	adds	r1, r7, #4
 80085d4:	2200      	movs	r2, #0
 80085d6:	4618      	mov	r0, r3
 80085d8:	f7fe fc16 	bl	8006e08 <xQueueReceive>
 80085dc:	4603      	mov	r3, r0
 80085de:	2b00      	cmp	r3, #0
 80085e0:	f47f af2a 	bne.w	8008438 <prvProcessReceivedCommands+0x8>
	}
}
 80085e4:	bf00      	nop
 80085e6:	bf00      	nop
 80085e8:	3730      	adds	r7, #48	; 0x30
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	20000df0 	.word	0x20000df0

080085f4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b088      	sub	sp, #32
 80085f8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80085fa:	e048      	b.n	800868e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085fc:	4b2d      	ldr	r3, [pc, #180]	; (80086b4 <prvSwitchTimerLists+0xc0>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	68db      	ldr	r3, [r3, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008606:	4b2b      	ldr	r3, [pc, #172]	; (80086b4 <prvSwitchTimerLists+0xc0>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	68db      	ldr	r3, [r3, #12]
 800860c:	68db      	ldr	r3, [r3, #12]
 800860e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	3304      	adds	r3, #4
 8008614:	4618      	mov	r0, r3
 8008616:	f7fe f92f 	bl	8006878 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	6a1b      	ldr	r3, [r3, #32]
 800861e:	68f8      	ldr	r0, [r7, #12]
 8008620:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008628:	f003 0304 	and.w	r3, r3, #4
 800862c:	2b00      	cmp	r3, #0
 800862e:	d02e      	beq.n	800868e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	699b      	ldr	r3, [r3, #24]
 8008634:	693a      	ldr	r2, [r7, #16]
 8008636:	4413      	add	r3, r2
 8008638:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800863a:	68ba      	ldr	r2, [r7, #8]
 800863c:	693b      	ldr	r3, [r7, #16]
 800863e:	429a      	cmp	r2, r3
 8008640:	d90e      	bls.n	8008660 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	68ba      	ldr	r2, [r7, #8]
 8008646:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	68fa      	ldr	r2, [r7, #12]
 800864c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800864e:	4b19      	ldr	r3, [pc, #100]	; (80086b4 <prvSwitchTimerLists+0xc0>)
 8008650:	681a      	ldr	r2, [r3, #0]
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	3304      	adds	r3, #4
 8008656:	4619      	mov	r1, r3
 8008658:	4610      	mov	r0, r2
 800865a:	f7fe f8d4 	bl	8006806 <vListInsert>
 800865e:	e016      	b.n	800868e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008660:	2300      	movs	r3, #0
 8008662:	9300      	str	r3, [sp, #0]
 8008664:	2300      	movs	r3, #0
 8008666:	693a      	ldr	r2, [r7, #16]
 8008668:	2100      	movs	r1, #0
 800866a:	68f8      	ldr	r0, [r7, #12]
 800866c:	f7ff fd60 	bl	8008130 <xTimerGenericCommand>
 8008670:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d10a      	bne.n	800868e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800867c:	f383 8811 	msr	BASEPRI, r3
 8008680:	f3bf 8f6f 	isb	sy
 8008684:	f3bf 8f4f 	dsb	sy
 8008688:	603b      	str	r3, [r7, #0]
}
 800868a:	bf00      	nop
 800868c:	e7fe      	b.n	800868c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800868e:	4b09      	ldr	r3, [pc, #36]	; (80086b4 <prvSwitchTimerLists+0xc0>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d1b1      	bne.n	80085fc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008698:	4b06      	ldr	r3, [pc, #24]	; (80086b4 <prvSwitchTimerLists+0xc0>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800869e:	4b06      	ldr	r3, [pc, #24]	; (80086b8 <prvSwitchTimerLists+0xc4>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a04      	ldr	r2, [pc, #16]	; (80086b4 <prvSwitchTimerLists+0xc0>)
 80086a4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80086a6:	4a04      	ldr	r2, [pc, #16]	; (80086b8 <prvSwitchTimerLists+0xc4>)
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	6013      	str	r3, [r2, #0]
}
 80086ac:	bf00      	nop
 80086ae:	3718      	adds	r7, #24
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}
 80086b4:	20000de8 	.word	0x20000de8
 80086b8:	20000dec 	.word	0x20000dec

080086bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b082      	sub	sp, #8
 80086c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80086c2:	f000 f967 	bl	8008994 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80086c6:	4b15      	ldr	r3, [pc, #84]	; (800871c <prvCheckForValidListAndQueue+0x60>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d120      	bne.n	8008710 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80086ce:	4814      	ldr	r0, [pc, #80]	; (8008720 <prvCheckForValidListAndQueue+0x64>)
 80086d0:	f7fe f848 	bl	8006764 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80086d4:	4813      	ldr	r0, [pc, #76]	; (8008724 <prvCheckForValidListAndQueue+0x68>)
 80086d6:	f7fe f845 	bl	8006764 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80086da:	4b13      	ldr	r3, [pc, #76]	; (8008728 <prvCheckForValidListAndQueue+0x6c>)
 80086dc:	4a10      	ldr	r2, [pc, #64]	; (8008720 <prvCheckForValidListAndQueue+0x64>)
 80086de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80086e0:	4b12      	ldr	r3, [pc, #72]	; (800872c <prvCheckForValidListAndQueue+0x70>)
 80086e2:	4a10      	ldr	r2, [pc, #64]	; (8008724 <prvCheckForValidListAndQueue+0x68>)
 80086e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80086e6:	2300      	movs	r3, #0
 80086e8:	9300      	str	r3, [sp, #0]
 80086ea:	4b11      	ldr	r3, [pc, #68]	; (8008730 <prvCheckForValidListAndQueue+0x74>)
 80086ec:	4a11      	ldr	r2, [pc, #68]	; (8008734 <prvCheckForValidListAndQueue+0x78>)
 80086ee:	2110      	movs	r1, #16
 80086f0:	200a      	movs	r0, #10
 80086f2:	f7fe f953 	bl	800699c <xQueueGenericCreateStatic>
 80086f6:	4603      	mov	r3, r0
 80086f8:	4a08      	ldr	r2, [pc, #32]	; (800871c <prvCheckForValidListAndQueue+0x60>)
 80086fa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80086fc:	4b07      	ldr	r3, [pc, #28]	; (800871c <prvCheckForValidListAndQueue+0x60>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d005      	beq.n	8008710 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008704:	4b05      	ldr	r3, [pc, #20]	; (800871c <prvCheckForValidListAndQueue+0x60>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	490b      	ldr	r1, [pc, #44]	; (8008738 <prvCheckForValidListAndQueue+0x7c>)
 800870a:	4618      	mov	r0, r3
 800870c:	f7fe fd6c 	bl	80071e8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008710:	f000 f970 	bl	80089f4 <vPortExitCritical>
}
 8008714:	bf00      	nop
 8008716:	46bd      	mov	sp, r7
 8008718:	bd80      	pop	{r7, pc}
 800871a:	bf00      	nop
 800871c:	20000df0 	.word	0x20000df0
 8008720:	20000dc0 	.word	0x20000dc0
 8008724:	20000dd4 	.word	0x20000dd4
 8008728:	20000de8 	.word	0x20000de8
 800872c:	20000dec 	.word	0x20000dec
 8008730:	20000e9c 	.word	0x20000e9c
 8008734:	20000dfc 	.word	0x20000dfc
 8008738:	0800dc10 	.word	0x0800dc10

0800873c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800873c:	b480      	push	{r7}
 800873e:	b085      	sub	sp, #20
 8008740:	af00      	add	r7, sp, #0
 8008742:	60f8      	str	r0, [r7, #12]
 8008744:	60b9      	str	r1, [r7, #8]
 8008746:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	3b04      	subs	r3, #4
 800874c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008754:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	3b04      	subs	r3, #4
 800875a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	f023 0201 	bic.w	r2, r3, #1
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	3b04      	subs	r3, #4
 800876a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800876c:	4a0c      	ldr	r2, [pc, #48]	; (80087a0 <pxPortInitialiseStack+0x64>)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	3b14      	subs	r3, #20
 8008776:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008778:	687a      	ldr	r2, [r7, #4]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	3b04      	subs	r3, #4
 8008782:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	f06f 0202 	mvn.w	r2, #2
 800878a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	3b20      	subs	r3, #32
 8008790:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008792:	68fb      	ldr	r3, [r7, #12]
}
 8008794:	4618      	mov	r0, r3
 8008796:	3714      	adds	r7, #20
 8008798:	46bd      	mov	sp, r7
 800879a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879e:	4770      	bx	lr
 80087a0:	080087a5 	.word	0x080087a5

080087a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80087a4:	b480      	push	{r7}
 80087a6:	b085      	sub	sp, #20
 80087a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80087aa:	2300      	movs	r3, #0
 80087ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80087ae:	4b12      	ldr	r3, [pc, #72]	; (80087f8 <prvTaskExitError+0x54>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80087b6:	d00a      	beq.n	80087ce <prvTaskExitError+0x2a>
	__asm volatile
 80087b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087bc:	f383 8811 	msr	BASEPRI, r3
 80087c0:	f3bf 8f6f 	isb	sy
 80087c4:	f3bf 8f4f 	dsb	sy
 80087c8:	60fb      	str	r3, [r7, #12]
}
 80087ca:	bf00      	nop
 80087cc:	e7fe      	b.n	80087cc <prvTaskExitError+0x28>
	__asm volatile
 80087ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087d2:	f383 8811 	msr	BASEPRI, r3
 80087d6:	f3bf 8f6f 	isb	sy
 80087da:	f3bf 8f4f 	dsb	sy
 80087de:	60bb      	str	r3, [r7, #8]
}
 80087e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80087e2:	bf00      	nop
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d0fc      	beq.n	80087e4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80087ea:	bf00      	nop
 80087ec:	bf00      	nop
 80087ee:	3714      	adds	r7, #20
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr
 80087f8:	2000000c 	.word	0x2000000c
 80087fc:	00000000 	.word	0x00000000

08008800 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008800:	4b07      	ldr	r3, [pc, #28]	; (8008820 <pxCurrentTCBConst2>)
 8008802:	6819      	ldr	r1, [r3, #0]
 8008804:	6808      	ldr	r0, [r1, #0]
 8008806:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800880a:	f380 8809 	msr	PSP, r0
 800880e:	f3bf 8f6f 	isb	sy
 8008812:	f04f 0000 	mov.w	r0, #0
 8008816:	f380 8811 	msr	BASEPRI, r0
 800881a:	4770      	bx	lr
 800881c:	f3af 8000 	nop.w

08008820 <pxCurrentTCBConst2>:
 8008820:	200008c0 	.word	0x200008c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008824:	bf00      	nop
 8008826:	bf00      	nop

08008828 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008828:	4808      	ldr	r0, [pc, #32]	; (800884c <prvPortStartFirstTask+0x24>)
 800882a:	6800      	ldr	r0, [r0, #0]
 800882c:	6800      	ldr	r0, [r0, #0]
 800882e:	f380 8808 	msr	MSP, r0
 8008832:	f04f 0000 	mov.w	r0, #0
 8008836:	f380 8814 	msr	CONTROL, r0
 800883a:	b662      	cpsie	i
 800883c:	b661      	cpsie	f
 800883e:	f3bf 8f4f 	dsb	sy
 8008842:	f3bf 8f6f 	isb	sy
 8008846:	df00      	svc	0
 8008848:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800884a:	bf00      	nop
 800884c:	e000ed08 	.word	0xe000ed08

08008850 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b086      	sub	sp, #24
 8008854:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008856:	4b46      	ldr	r3, [pc, #280]	; (8008970 <xPortStartScheduler+0x120>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a46      	ldr	r2, [pc, #280]	; (8008974 <xPortStartScheduler+0x124>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d10a      	bne.n	8008876 <xPortStartScheduler+0x26>
	__asm volatile
 8008860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008864:	f383 8811 	msr	BASEPRI, r3
 8008868:	f3bf 8f6f 	isb	sy
 800886c:	f3bf 8f4f 	dsb	sy
 8008870:	613b      	str	r3, [r7, #16]
}
 8008872:	bf00      	nop
 8008874:	e7fe      	b.n	8008874 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008876:	4b3e      	ldr	r3, [pc, #248]	; (8008970 <xPortStartScheduler+0x120>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a3f      	ldr	r2, [pc, #252]	; (8008978 <xPortStartScheduler+0x128>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d10a      	bne.n	8008896 <xPortStartScheduler+0x46>
	__asm volatile
 8008880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008884:	f383 8811 	msr	BASEPRI, r3
 8008888:	f3bf 8f6f 	isb	sy
 800888c:	f3bf 8f4f 	dsb	sy
 8008890:	60fb      	str	r3, [r7, #12]
}
 8008892:	bf00      	nop
 8008894:	e7fe      	b.n	8008894 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008896:	4b39      	ldr	r3, [pc, #228]	; (800897c <xPortStartScheduler+0x12c>)
 8008898:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	b2db      	uxtb	r3, r3
 80088a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	22ff      	movs	r2, #255	; 0xff
 80088a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	781b      	ldrb	r3, [r3, #0]
 80088ac:	b2db      	uxtb	r3, r3
 80088ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80088b0:	78fb      	ldrb	r3, [r7, #3]
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80088b8:	b2da      	uxtb	r2, r3
 80088ba:	4b31      	ldr	r3, [pc, #196]	; (8008980 <xPortStartScheduler+0x130>)
 80088bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80088be:	4b31      	ldr	r3, [pc, #196]	; (8008984 <xPortStartScheduler+0x134>)
 80088c0:	2207      	movs	r2, #7
 80088c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088c4:	e009      	b.n	80088da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80088c6:	4b2f      	ldr	r3, [pc, #188]	; (8008984 <xPortStartScheduler+0x134>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	3b01      	subs	r3, #1
 80088cc:	4a2d      	ldr	r2, [pc, #180]	; (8008984 <xPortStartScheduler+0x134>)
 80088ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80088d0:	78fb      	ldrb	r3, [r7, #3]
 80088d2:	b2db      	uxtb	r3, r3
 80088d4:	005b      	lsls	r3, r3, #1
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088da:	78fb      	ldrb	r3, [r7, #3]
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088e2:	2b80      	cmp	r3, #128	; 0x80
 80088e4:	d0ef      	beq.n	80088c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80088e6:	4b27      	ldr	r3, [pc, #156]	; (8008984 <xPortStartScheduler+0x134>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f1c3 0307 	rsb	r3, r3, #7
 80088ee:	2b04      	cmp	r3, #4
 80088f0:	d00a      	beq.n	8008908 <xPortStartScheduler+0xb8>
	__asm volatile
 80088f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f6:	f383 8811 	msr	BASEPRI, r3
 80088fa:	f3bf 8f6f 	isb	sy
 80088fe:	f3bf 8f4f 	dsb	sy
 8008902:	60bb      	str	r3, [r7, #8]
}
 8008904:	bf00      	nop
 8008906:	e7fe      	b.n	8008906 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008908:	4b1e      	ldr	r3, [pc, #120]	; (8008984 <xPortStartScheduler+0x134>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	021b      	lsls	r3, r3, #8
 800890e:	4a1d      	ldr	r2, [pc, #116]	; (8008984 <xPortStartScheduler+0x134>)
 8008910:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008912:	4b1c      	ldr	r3, [pc, #112]	; (8008984 <xPortStartScheduler+0x134>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800891a:	4a1a      	ldr	r2, [pc, #104]	; (8008984 <xPortStartScheduler+0x134>)
 800891c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	b2da      	uxtb	r2, r3
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008926:	4b18      	ldr	r3, [pc, #96]	; (8008988 <xPortStartScheduler+0x138>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4a17      	ldr	r2, [pc, #92]	; (8008988 <xPortStartScheduler+0x138>)
 800892c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008930:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008932:	4b15      	ldr	r3, [pc, #84]	; (8008988 <xPortStartScheduler+0x138>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a14      	ldr	r2, [pc, #80]	; (8008988 <xPortStartScheduler+0x138>)
 8008938:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800893c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800893e:	f000 f8dd 	bl	8008afc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008942:	4b12      	ldr	r3, [pc, #72]	; (800898c <xPortStartScheduler+0x13c>)
 8008944:	2200      	movs	r2, #0
 8008946:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008948:	f000 f8fc 	bl	8008b44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800894c:	4b10      	ldr	r3, [pc, #64]	; (8008990 <xPortStartScheduler+0x140>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a0f      	ldr	r2, [pc, #60]	; (8008990 <xPortStartScheduler+0x140>)
 8008952:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008956:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008958:	f7ff ff66 	bl	8008828 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800895c:	f7ff f854 	bl	8007a08 <vTaskSwitchContext>
	prvTaskExitError();
 8008960:	f7ff ff20 	bl	80087a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008964:	2300      	movs	r3, #0
}
 8008966:	4618      	mov	r0, r3
 8008968:	3718      	adds	r7, #24
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
 800896e:	bf00      	nop
 8008970:	e000ed00 	.word	0xe000ed00
 8008974:	410fc271 	.word	0x410fc271
 8008978:	410fc270 	.word	0x410fc270
 800897c:	e000e400 	.word	0xe000e400
 8008980:	20000eec 	.word	0x20000eec
 8008984:	20000ef0 	.word	0x20000ef0
 8008988:	e000ed20 	.word	0xe000ed20
 800898c:	2000000c 	.word	0x2000000c
 8008990:	e000ef34 	.word	0xe000ef34

08008994 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008994:	b480      	push	{r7}
 8008996:	b083      	sub	sp, #12
 8008998:	af00      	add	r7, sp, #0
	__asm volatile
 800899a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800899e:	f383 8811 	msr	BASEPRI, r3
 80089a2:	f3bf 8f6f 	isb	sy
 80089a6:	f3bf 8f4f 	dsb	sy
 80089aa:	607b      	str	r3, [r7, #4]
}
 80089ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80089ae:	4b0f      	ldr	r3, [pc, #60]	; (80089ec <vPortEnterCritical+0x58>)
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	3301      	adds	r3, #1
 80089b4:	4a0d      	ldr	r2, [pc, #52]	; (80089ec <vPortEnterCritical+0x58>)
 80089b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80089b8:	4b0c      	ldr	r3, [pc, #48]	; (80089ec <vPortEnterCritical+0x58>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	2b01      	cmp	r3, #1
 80089be:	d10f      	bne.n	80089e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80089c0:	4b0b      	ldr	r3, [pc, #44]	; (80089f0 <vPortEnterCritical+0x5c>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	b2db      	uxtb	r3, r3
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d00a      	beq.n	80089e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80089ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089ce:	f383 8811 	msr	BASEPRI, r3
 80089d2:	f3bf 8f6f 	isb	sy
 80089d6:	f3bf 8f4f 	dsb	sy
 80089da:	603b      	str	r3, [r7, #0]
}
 80089dc:	bf00      	nop
 80089de:	e7fe      	b.n	80089de <vPortEnterCritical+0x4a>
	}
}
 80089e0:	bf00      	nop
 80089e2:	370c      	adds	r7, #12
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr
 80089ec:	2000000c 	.word	0x2000000c
 80089f0:	e000ed04 	.word	0xe000ed04

080089f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80089f4:	b480      	push	{r7}
 80089f6:	b083      	sub	sp, #12
 80089f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80089fa:	4b12      	ldr	r3, [pc, #72]	; (8008a44 <vPortExitCritical+0x50>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d10a      	bne.n	8008a18 <vPortExitCritical+0x24>
	__asm volatile
 8008a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a06:	f383 8811 	msr	BASEPRI, r3
 8008a0a:	f3bf 8f6f 	isb	sy
 8008a0e:	f3bf 8f4f 	dsb	sy
 8008a12:	607b      	str	r3, [r7, #4]
}
 8008a14:	bf00      	nop
 8008a16:	e7fe      	b.n	8008a16 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008a18:	4b0a      	ldr	r3, [pc, #40]	; (8008a44 <vPortExitCritical+0x50>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	4a09      	ldr	r2, [pc, #36]	; (8008a44 <vPortExitCritical+0x50>)
 8008a20:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008a22:	4b08      	ldr	r3, [pc, #32]	; (8008a44 <vPortExitCritical+0x50>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d105      	bne.n	8008a36 <vPortExitCritical+0x42>
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	f383 8811 	msr	BASEPRI, r3
}
 8008a34:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008a36:	bf00      	nop
 8008a38:	370c      	adds	r7, #12
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	2000000c 	.word	0x2000000c
	...

08008a50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008a50:	f3ef 8009 	mrs	r0, PSP
 8008a54:	f3bf 8f6f 	isb	sy
 8008a58:	4b15      	ldr	r3, [pc, #84]	; (8008ab0 <pxCurrentTCBConst>)
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	f01e 0f10 	tst.w	lr, #16
 8008a60:	bf08      	it	eq
 8008a62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008a66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a6a:	6010      	str	r0, [r2, #0]
 8008a6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008a70:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008a74:	f380 8811 	msr	BASEPRI, r0
 8008a78:	f3bf 8f4f 	dsb	sy
 8008a7c:	f3bf 8f6f 	isb	sy
 8008a80:	f7fe ffc2 	bl	8007a08 <vTaskSwitchContext>
 8008a84:	f04f 0000 	mov.w	r0, #0
 8008a88:	f380 8811 	msr	BASEPRI, r0
 8008a8c:	bc09      	pop	{r0, r3}
 8008a8e:	6819      	ldr	r1, [r3, #0]
 8008a90:	6808      	ldr	r0, [r1, #0]
 8008a92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a96:	f01e 0f10 	tst.w	lr, #16
 8008a9a:	bf08      	it	eq
 8008a9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008aa0:	f380 8809 	msr	PSP, r0
 8008aa4:	f3bf 8f6f 	isb	sy
 8008aa8:	4770      	bx	lr
 8008aaa:	bf00      	nop
 8008aac:	f3af 8000 	nop.w

08008ab0 <pxCurrentTCBConst>:
 8008ab0:	200008c0 	.word	0x200008c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ab4:	bf00      	nop
 8008ab6:	bf00      	nop

08008ab8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
	__asm volatile
 8008abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ac2:	f383 8811 	msr	BASEPRI, r3
 8008ac6:	f3bf 8f6f 	isb	sy
 8008aca:	f3bf 8f4f 	dsb	sy
 8008ace:	607b      	str	r3, [r7, #4]
}
 8008ad0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008ad2:	f7fe fedf 	bl	8007894 <xTaskIncrementTick>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d003      	beq.n	8008ae4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008adc:	4b06      	ldr	r3, [pc, #24]	; (8008af8 <xPortSysTickHandler+0x40>)
 8008ade:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ae2:	601a      	str	r2, [r3, #0]
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	f383 8811 	msr	BASEPRI, r3
}
 8008aee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008af0:	bf00      	nop
 8008af2:	3708      	adds	r7, #8
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bd80      	pop	{r7, pc}
 8008af8:	e000ed04 	.word	0xe000ed04

08008afc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008afc:	b480      	push	{r7}
 8008afe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008b00:	4b0b      	ldr	r3, [pc, #44]	; (8008b30 <vPortSetupTimerInterrupt+0x34>)
 8008b02:	2200      	movs	r2, #0
 8008b04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008b06:	4b0b      	ldr	r3, [pc, #44]	; (8008b34 <vPortSetupTimerInterrupt+0x38>)
 8008b08:	2200      	movs	r2, #0
 8008b0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008b0c:	4b0a      	ldr	r3, [pc, #40]	; (8008b38 <vPortSetupTimerInterrupt+0x3c>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a0a      	ldr	r2, [pc, #40]	; (8008b3c <vPortSetupTimerInterrupt+0x40>)
 8008b12:	fba2 2303 	umull	r2, r3, r2, r3
 8008b16:	099b      	lsrs	r3, r3, #6
 8008b18:	4a09      	ldr	r2, [pc, #36]	; (8008b40 <vPortSetupTimerInterrupt+0x44>)
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008b1e:	4b04      	ldr	r3, [pc, #16]	; (8008b30 <vPortSetupTimerInterrupt+0x34>)
 8008b20:	2207      	movs	r2, #7
 8008b22:	601a      	str	r2, [r3, #0]
}
 8008b24:	bf00      	nop
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr
 8008b2e:	bf00      	nop
 8008b30:	e000e010 	.word	0xe000e010
 8008b34:	e000e018 	.word	0xe000e018
 8008b38:	20000000 	.word	0x20000000
 8008b3c:	10624dd3 	.word	0x10624dd3
 8008b40:	e000e014 	.word	0xe000e014

08008b44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008b44:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008b54 <vPortEnableVFP+0x10>
 8008b48:	6801      	ldr	r1, [r0, #0]
 8008b4a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008b4e:	6001      	str	r1, [r0, #0]
 8008b50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008b52:	bf00      	nop
 8008b54:	e000ed88 	.word	0xe000ed88

08008b58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008b5e:	f3ef 8305 	mrs	r3, IPSR
 8008b62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2b0f      	cmp	r3, #15
 8008b68:	d914      	bls.n	8008b94 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008b6a:	4a17      	ldr	r2, [pc, #92]	; (8008bc8 <vPortValidateInterruptPriority+0x70>)
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	4413      	add	r3, r2
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008b74:	4b15      	ldr	r3, [pc, #84]	; (8008bcc <vPortValidateInterruptPriority+0x74>)
 8008b76:	781b      	ldrb	r3, [r3, #0]
 8008b78:	7afa      	ldrb	r2, [r7, #11]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d20a      	bcs.n	8008b94 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b82:	f383 8811 	msr	BASEPRI, r3
 8008b86:	f3bf 8f6f 	isb	sy
 8008b8a:	f3bf 8f4f 	dsb	sy
 8008b8e:	607b      	str	r3, [r7, #4]
}
 8008b90:	bf00      	nop
 8008b92:	e7fe      	b.n	8008b92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008b94:	4b0e      	ldr	r3, [pc, #56]	; (8008bd0 <vPortValidateInterruptPriority+0x78>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008b9c:	4b0d      	ldr	r3, [pc, #52]	; (8008bd4 <vPortValidateInterruptPriority+0x7c>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d90a      	bls.n	8008bba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ba8:	f383 8811 	msr	BASEPRI, r3
 8008bac:	f3bf 8f6f 	isb	sy
 8008bb0:	f3bf 8f4f 	dsb	sy
 8008bb4:	603b      	str	r3, [r7, #0]
}
 8008bb6:	bf00      	nop
 8008bb8:	e7fe      	b.n	8008bb8 <vPortValidateInterruptPriority+0x60>
	}
 8008bba:	bf00      	nop
 8008bbc:	3714      	adds	r7, #20
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc4:	4770      	bx	lr
 8008bc6:	bf00      	nop
 8008bc8:	e000e3f0 	.word	0xe000e3f0
 8008bcc:	20000eec 	.word	0x20000eec
 8008bd0:	e000ed0c 	.word	0xe000ed0c
 8008bd4:	20000ef0 	.word	0x20000ef0

08008bd8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b08a      	sub	sp, #40	; 0x28
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008be0:	2300      	movs	r3, #0
 8008be2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008be4:	f7fe fd9a 	bl	800771c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008be8:	4b5b      	ldr	r3, [pc, #364]	; (8008d58 <pvPortMalloc+0x180>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d101      	bne.n	8008bf4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008bf0:	f000 f920 	bl	8008e34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008bf4:	4b59      	ldr	r3, [pc, #356]	; (8008d5c <pvPortMalloc+0x184>)
 8008bf6:	681a      	ldr	r2, [r3, #0]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	4013      	ands	r3, r2
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	f040 8093 	bne.w	8008d28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d01d      	beq.n	8008c44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008c08:	2208      	movs	r2, #8
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	4413      	add	r3, r2
 8008c0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f003 0307 	and.w	r3, r3, #7
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d014      	beq.n	8008c44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f023 0307 	bic.w	r3, r3, #7
 8008c20:	3308      	adds	r3, #8
 8008c22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f003 0307 	and.w	r3, r3, #7
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d00a      	beq.n	8008c44 <pvPortMalloc+0x6c>
	__asm volatile
 8008c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c32:	f383 8811 	msr	BASEPRI, r3
 8008c36:	f3bf 8f6f 	isb	sy
 8008c3a:	f3bf 8f4f 	dsb	sy
 8008c3e:	617b      	str	r3, [r7, #20]
}
 8008c40:	bf00      	nop
 8008c42:	e7fe      	b.n	8008c42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d06e      	beq.n	8008d28 <pvPortMalloc+0x150>
 8008c4a:	4b45      	ldr	r3, [pc, #276]	; (8008d60 <pvPortMalloc+0x188>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	687a      	ldr	r2, [r7, #4]
 8008c50:	429a      	cmp	r2, r3
 8008c52:	d869      	bhi.n	8008d28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008c54:	4b43      	ldr	r3, [pc, #268]	; (8008d64 <pvPortMalloc+0x18c>)
 8008c56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008c58:	4b42      	ldr	r3, [pc, #264]	; (8008d64 <pvPortMalloc+0x18c>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008c5e:	e004      	b.n	8008c6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	429a      	cmp	r2, r3
 8008c72:	d903      	bls.n	8008c7c <pvPortMalloc+0xa4>
 8008c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d1f1      	bne.n	8008c60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008c7c:	4b36      	ldr	r3, [pc, #216]	; (8008d58 <pvPortMalloc+0x180>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c82:	429a      	cmp	r2, r3
 8008c84:	d050      	beq.n	8008d28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008c86:	6a3b      	ldr	r3, [r7, #32]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	2208      	movs	r2, #8
 8008c8c:	4413      	add	r3, r2
 8008c8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c92:	681a      	ldr	r2, [r3, #0]
 8008c94:	6a3b      	ldr	r3, [r7, #32]
 8008c96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c9a:	685a      	ldr	r2, [r3, #4]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	1ad2      	subs	r2, r2, r3
 8008ca0:	2308      	movs	r3, #8
 8008ca2:	005b      	lsls	r3, r3, #1
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d91f      	bls.n	8008ce8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	4413      	add	r3, r2
 8008cae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cb0:	69bb      	ldr	r3, [r7, #24]
 8008cb2:	f003 0307 	and.w	r3, r3, #7
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d00a      	beq.n	8008cd0 <pvPortMalloc+0xf8>
	__asm volatile
 8008cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cbe:	f383 8811 	msr	BASEPRI, r3
 8008cc2:	f3bf 8f6f 	isb	sy
 8008cc6:	f3bf 8f4f 	dsb	sy
 8008cca:	613b      	str	r3, [r7, #16]
}
 8008ccc:	bf00      	nop
 8008cce:	e7fe      	b.n	8008cce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd2:	685a      	ldr	r2, [r3, #4]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	1ad2      	subs	r2, r2, r3
 8008cd8:	69bb      	ldr	r3, [r7, #24]
 8008cda:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cde:	687a      	ldr	r2, [r7, #4]
 8008ce0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008ce2:	69b8      	ldr	r0, [r7, #24]
 8008ce4:	f000 f908 	bl	8008ef8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ce8:	4b1d      	ldr	r3, [pc, #116]	; (8008d60 <pvPortMalloc+0x188>)
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	1ad3      	subs	r3, r2, r3
 8008cf2:	4a1b      	ldr	r2, [pc, #108]	; (8008d60 <pvPortMalloc+0x188>)
 8008cf4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008cf6:	4b1a      	ldr	r3, [pc, #104]	; (8008d60 <pvPortMalloc+0x188>)
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	4b1b      	ldr	r3, [pc, #108]	; (8008d68 <pvPortMalloc+0x190>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	429a      	cmp	r2, r3
 8008d00:	d203      	bcs.n	8008d0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008d02:	4b17      	ldr	r3, [pc, #92]	; (8008d60 <pvPortMalloc+0x188>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	4a18      	ldr	r2, [pc, #96]	; (8008d68 <pvPortMalloc+0x190>)
 8008d08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d0c:	685a      	ldr	r2, [r3, #4]
 8008d0e:	4b13      	ldr	r3, [pc, #76]	; (8008d5c <pvPortMalloc+0x184>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	431a      	orrs	r2, r3
 8008d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008d1e:	4b13      	ldr	r3, [pc, #76]	; (8008d6c <pvPortMalloc+0x194>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	3301      	adds	r3, #1
 8008d24:	4a11      	ldr	r2, [pc, #68]	; (8008d6c <pvPortMalloc+0x194>)
 8008d26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008d28:	f7fe fd06 	bl	8007738 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d2c:	69fb      	ldr	r3, [r7, #28]
 8008d2e:	f003 0307 	and.w	r3, r3, #7
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d00a      	beq.n	8008d4c <pvPortMalloc+0x174>
	__asm volatile
 8008d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d3a:	f383 8811 	msr	BASEPRI, r3
 8008d3e:	f3bf 8f6f 	isb	sy
 8008d42:	f3bf 8f4f 	dsb	sy
 8008d46:	60fb      	str	r3, [r7, #12]
}
 8008d48:	bf00      	nop
 8008d4a:	e7fe      	b.n	8008d4a <pvPortMalloc+0x172>
	return pvReturn;
 8008d4c:	69fb      	ldr	r3, [r7, #28]
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3728      	adds	r7, #40	; 0x28
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	bf00      	nop
 8008d58:	20001ab4 	.word	0x20001ab4
 8008d5c:	20001ac8 	.word	0x20001ac8
 8008d60:	20001ab8 	.word	0x20001ab8
 8008d64:	20001aac 	.word	0x20001aac
 8008d68:	20001abc 	.word	0x20001abc
 8008d6c:	20001ac0 	.word	0x20001ac0

08008d70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b086      	sub	sp, #24
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d04d      	beq.n	8008e1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008d82:	2308      	movs	r3, #8
 8008d84:	425b      	negs	r3, r3
 8008d86:	697a      	ldr	r2, [r7, #20]
 8008d88:	4413      	add	r3, r2
 8008d8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008d8c:	697b      	ldr	r3, [r7, #20]
 8008d8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	685a      	ldr	r2, [r3, #4]
 8008d94:	4b24      	ldr	r3, [pc, #144]	; (8008e28 <vPortFree+0xb8>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4013      	ands	r3, r2
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d10a      	bne.n	8008db4 <vPortFree+0x44>
	__asm volatile
 8008d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da2:	f383 8811 	msr	BASEPRI, r3
 8008da6:	f3bf 8f6f 	isb	sy
 8008daa:	f3bf 8f4f 	dsb	sy
 8008dae:	60fb      	str	r3, [r7, #12]
}
 8008db0:	bf00      	nop
 8008db2:	e7fe      	b.n	8008db2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d00a      	beq.n	8008dd2 <vPortFree+0x62>
	__asm volatile
 8008dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dc0:	f383 8811 	msr	BASEPRI, r3
 8008dc4:	f3bf 8f6f 	isb	sy
 8008dc8:	f3bf 8f4f 	dsb	sy
 8008dcc:	60bb      	str	r3, [r7, #8]
}
 8008dce:	bf00      	nop
 8008dd0:	e7fe      	b.n	8008dd0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	685a      	ldr	r2, [r3, #4]
 8008dd6:	4b14      	ldr	r3, [pc, #80]	; (8008e28 <vPortFree+0xb8>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	4013      	ands	r3, r2
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d01e      	beq.n	8008e1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d11a      	bne.n	8008e1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	685a      	ldr	r2, [r3, #4]
 8008dec:	4b0e      	ldr	r3, [pc, #56]	; (8008e28 <vPortFree+0xb8>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	43db      	mvns	r3, r3
 8008df2:	401a      	ands	r2, r3
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008df8:	f7fe fc90 	bl	800771c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	685a      	ldr	r2, [r3, #4]
 8008e00:	4b0a      	ldr	r3, [pc, #40]	; (8008e2c <vPortFree+0xbc>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4413      	add	r3, r2
 8008e06:	4a09      	ldr	r2, [pc, #36]	; (8008e2c <vPortFree+0xbc>)
 8008e08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008e0a:	6938      	ldr	r0, [r7, #16]
 8008e0c:	f000 f874 	bl	8008ef8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008e10:	4b07      	ldr	r3, [pc, #28]	; (8008e30 <vPortFree+0xc0>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	3301      	adds	r3, #1
 8008e16:	4a06      	ldr	r2, [pc, #24]	; (8008e30 <vPortFree+0xc0>)
 8008e18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008e1a:	f7fe fc8d 	bl	8007738 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008e1e:	bf00      	nop
 8008e20:	3718      	adds	r7, #24
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
 8008e26:	bf00      	nop
 8008e28:	20001ac8 	.word	0x20001ac8
 8008e2c:	20001ab8 	.word	0x20001ab8
 8008e30:	20001ac4 	.word	0x20001ac4

08008e34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008e34:	b480      	push	{r7}
 8008e36:	b085      	sub	sp, #20
 8008e38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008e3a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8008e3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008e40:	4b27      	ldr	r3, [pc, #156]	; (8008ee0 <prvHeapInit+0xac>)
 8008e42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f003 0307 	and.w	r3, r3, #7
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d00c      	beq.n	8008e68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	3307      	adds	r3, #7
 8008e52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f023 0307 	bic.w	r3, r3, #7
 8008e5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008e5c:	68ba      	ldr	r2, [r7, #8]
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	1ad3      	subs	r3, r2, r3
 8008e62:	4a1f      	ldr	r2, [pc, #124]	; (8008ee0 <prvHeapInit+0xac>)
 8008e64:	4413      	add	r3, r2
 8008e66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008e6c:	4a1d      	ldr	r2, [pc, #116]	; (8008ee4 <prvHeapInit+0xb0>)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008e72:	4b1c      	ldr	r3, [pc, #112]	; (8008ee4 <prvHeapInit+0xb0>)
 8008e74:	2200      	movs	r2, #0
 8008e76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	68ba      	ldr	r2, [r7, #8]
 8008e7c:	4413      	add	r3, r2
 8008e7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008e80:	2208      	movs	r2, #8
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	1a9b      	subs	r3, r3, r2
 8008e86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f023 0307 	bic.w	r3, r3, #7
 8008e8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	4a15      	ldr	r2, [pc, #84]	; (8008ee8 <prvHeapInit+0xb4>)
 8008e94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008e96:	4b14      	ldr	r3, [pc, #80]	; (8008ee8 <prvHeapInit+0xb4>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008e9e:	4b12      	ldr	r3, [pc, #72]	; (8008ee8 <prvHeapInit+0xb4>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	68fa      	ldr	r2, [r7, #12]
 8008eae:	1ad2      	subs	r2, r2, r3
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008eb4:	4b0c      	ldr	r3, [pc, #48]	; (8008ee8 <prvHeapInit+0xb4>)
 8008eb6:	681a      	ldr	r2, [r3, #0]
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	4a0a      	ldr	r2, [pc, #40]	; (8008eec <prvHeapInit+0xb8>)
 8008ec2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	685b      	ldr	r3, [r3, #4]
 8008ec8:	4a09      	ldr	r2, [pc, #36]	; (8008ef0 <prvHeapInit+0xbc>)
 8008eca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008ecc:	4b09      	ldr	r3, [pc, #36]	; (8008ef4 <prvHeapInit+0xc0>)
 8008ece:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008ed2:	601a      	str	r2, [r3, #0]
}
 8008ed4:	bf00      	nop
 8008ed6:	3714      	adds	r7, #20
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr
 8008ee0:	20000ef4 	.word	0x20000ef4
 8008ee4:	20001aac 	.word	0x20001aac
 8008ee8:	20001ab4 	.word	0x20001ab4
 8008eec:	20001abc 	.word	0x20001abc
 8008ef0:	20001ab8 	.word	0x20001ab8
 8008ef4:	20001ac8 	.word	0x20001ac8

08008ef8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b085      	sub	sp, #20
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008f00:	4b28      	ldr	r3, [pc, #160]	; (8008fa4 <prvInsertBlockIntoFreeList+0xac>)
 8008f02:	60fb      	str	r3, [r7, #12]
 8008f04:	e002      	b.n	8008f0c <prvInsertBlockIntoFreeList+0x14>
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	60fb      	str	r3, [r7, #12]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	687a      	ldr	r2, [r7, #4]
 8008f12:	429a      	cmp	r2, r3
 8008f14:	d8f7      	bhi.n	8008f06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	68ba      	ldr	r2, [r7, #8]
 8008f20:	4413      	add	r3, r2
 8008f22:	687a      	ldr	r2, [r7, #4]
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d108      	bne.n	8008f3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	685a      	ldr	r2, [r3, #4]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	441a      	add	r2, r3
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	68ba      	ldr	r2, [r7, #8]
 8008f44:	441a      	add	r2, r3
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d118      	bne.n	8008f80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	4b15      	ldr	r3, [pc, #84]	; (8008fa8 <prvInsertBlockIntoFreeList+0xb0>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d00d      	beq.n	8008f76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	685a      	ldr	r2, [r3, #4]
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	441a      	add	r2, r3
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	601a      	str	r2, [r3, #0]
 8008f74:	e008      	b.n	8008f88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008f76:	4b0c      	ldr	r3, [pc, #48]	; (8008fa8 <prvInsertBlockIntoFreeList+0xb0>)
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	601a      	str	r2, [r3, #0]
 8008f7e:	e003      	b.n	8008f88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008f88:	68fa      	ldr	r2, [r7, #12]
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d002      	beq.n	8008f96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	687a      	ldr	r2, [r7, #4]
 8008f94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f96:	bf00      	nop
 8008f98:	3714      	adds	r7, #20
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr
 8008fa2:	bf00      	nop
 8008fa4:	20001aac 	.word	0x20001aac
 8008fa8:	20001ab4 	.word	0x20001ab4

08008fac <__errno>:
 8008fac:	4b01      	ldr	r3, [pc, #4]	; (8008fb4 <__errno+0x8>)
 8008fae:	6818      	ldr	r0, [r3, #0]
 8008fb0:	4770      	bx	lr
 8008fb2:	bf00      	nop
 8008fb4:	20000010 	.word	0x20000010

08008fb8 <__libc_init_array>:
 8008fb8:	b570      	push	{r4, r5, r6, lr}
 8008fba:	4d0d      	ldr	r5, [pc, #52]	; (8008ff0 <__libc_init_array+0x38>)
 8008fbc:	4c0d      	ldr	r4, [pc, #52]	; (8008ff4 <__libc_init_array+0x3c>)
 8008fbe:	1b64      	subs	r4, r4, r5
 8008fc0:	10a4      	asrs	r4, r4, #2
 8008fc2:	2600      	movs	r6, #0
 8008fc4:	42a6      	cmp	r6, r4
 8008fc6:	d109      	bne.n	8008fdc <__libc_init_array+0x24>
 8008fc8:	4d0b      	ldr	r5, [pc, #44]	; (8008ff8 <__libc_init_array+0x40>)
 8008fca:	4c0c      	ldr	r4, [pc, #48]	; (8008ffc <__libc_init_array+0x44>)
 8008fcc:	f004 fcd2 	bl	800d974 <_init>
 8008fd0:	1b64      	subs	r4, r4, r5
 8008fd2:	10a4      	asrs	r4, r4, #2
 8008fd4:	2600      	movs	r6, #0
 8008fd6:	42a6      	cmp	r6, r4
 8008fd8:	d105      	bne.n	8008fe6 <__libc_init_array+0x2e>
 8008fda:	bd70      	pop	{r4, r5, r6, pc}
 8008fdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fe0:	4798      	blx	r3
 8008fe2:	3601      	adds	r6, #1
 8008fe4:	e7ee      	b.n	8008fc4 <__libc_init_array+0xc>
 8008fe6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fea:	4798      	blx	r3
 8008fec:	3601      	adds	r6, #1
 8008fee:	e7f2      	b.n	8008fd6 <__libc_init_array+0x1e>
 8008ff0:	0800e144 	.word	0x0800e144
 8008ff4:	0800e144 	.word	0x0800e144
 8008ff8:	0800e144 	.word	0x0800e144
 8008ffc:	0800e148 	.word	0x0800e148

08009000 <memcpy>:
 8009000:	440a      	add	r2, r1
 8009002:	4291      	cmp	r1, r2
 8009004:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009008:	d100      	bne.n	800900c <memcpy+0xc>
 800900a:	4770      	bx	lr
 800900c:	b510      	push	{r4, lr}
 800900e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009012:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009016:	4291      	cmp	r1, r2
 8009018:	d1f9      	bne.n	800900e <memcpy+0xe>
 800901a:	bd10      	pop	{r4, pc}

0800901c <memset>:
 800901c:	4402      	add	r2, r0
 800901e:	4603      	mov	r3, r0
 8009020:	4293      	cmp	r3, r2
 8009022:	d100      	bne.n	8009026 <memset+0xa>
 8009024:	4770      	bx	lr
 8009026:	f803 1b01 	strb.w	r1, [r3], #1
 800902a:	e7f9      	b.n	8009020 <memset+0x4>

0800902c <__cvt>:
 800902c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009030:	ec55 4b10 	vmov	r4, r5, d0
 8009034:	2d00      	cmp	r5, #0
 8009036:	460e      	mov	r6, r1
 8009038:	4619      	mov	r1, r3
 800903a:	462b      	mov	r3, r5
 800903c:	bfbb      	ittet	lt
 800903e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009042:	461d      	movlt	r5, r3
 8009044:	2300      	movge	r3, #0
 8009046:	232d      	movlt	r3, #45	; 0x2d
 8009048:	700b      	strb	r3, [r1, #0]
 800904a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800904c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009050:	4691      	mov	r9, r2
 8009052:	f023 0820 	bic.w	r8, r3, #32
 8009056:	bfbc      	itt	lt
 8009058:	4622      	movlt	r2, r4
 800905a:	4614      	movlt	r4, r2
 800905c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009060:	d005      	beq.n	800906e <__cvt+0x42>
 8009062:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009066:	d100      	bne.n	800906a <__cvt+0x3e>
 8009068:	3601      	adds	r6, #1
 800906a:	2102      	movs	r1, #2
 800906c:	e000      	b.n	8009070 <__cvt+0x44>
 800906e:	2103      	movs	r1, #3
 8009070:	ab03      	add	r3, sp, #12
 8009072:	9301      	str	r3, [sp, #4]
 8009074:	ab02      	add	r3, sp, #8
 8009076:	9300      	str	r3, [sp, #0]
 8009078:	ec45 4b10 	vmov	d0, r4, r5
 800907c:	4653      	mov	r3, sl
 800907e:	4632      	mov	r2, r6
 8009080:	f001 ff02 	bl	800ae88 <_dtoa_r>
 8009084:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009088:	4607      	mov	r7, r0
 800908a:	d102      	bne.n	8009092 <__cvt+0x66>
 800908c:	f019 0f01 	tst.w	r9, #1
 8009090:	d022      	beq.n	80090d8 <__cvt+0xac>
 8009092:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009096:	eb07 0906 	add.w	r9, r7, r6
 800909a:	d110      	bne.n	80090be <__cvt+0x92>
 800909c:	783b      	ldrb	r3, [r7, #0]
 800909e:	2b30      	cmp	r3, #48	; 0x30
 80090a0:	d10a      	bne.n	80090b8 <__cvt+0x8c>
 80090a2:	2200      	movs	r2, #0
 80090a4:	2300      	movs	r3, #0
 80090a6:	4620      	mov	r0, r4
 80090a8:	4629      	mov	r1, r5
 80090aa:	f7f7 fd0d 	bl	8000ac8 <__aeabi_dcmpeq>
 80090ae:	b918      	cbnz	r0, 80090b8 <__cvt+0x8c>
 80090b0:	f1c6 0601 	rsb	r6, r6, #1
 80090b4:	f8ca 6000 	str.w	r6, [sl]
 80090b8:	f8da 3000 	ldr.w	r3, [sl]
 80090bc:	4499      	add	r9, r3
 80090be:	2200      	movs	r2, #0
 80090c0:	2300      	movs	r3, #0
 80090c2:	4620      	mov	r0, r4
 80090c4:	4629      	mov	r1, r5
 80090c6:	f7f7 fcff 	bl	8000ac8 <__aeabi_dcmpeq>
 80090ca:	b108      	cbz	r0, 80090d0 <__cvt+0xa4>
 80090cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80090d0:	2230      	movs	r2, #48	; 0x30
 80090d2:	9b03      	ldr	r3, [sp, #12]
 80090d4:	454b      	cmp	r3, r9
 80090d6:	d307      	bcc.n	80090e8 <__cvt+0xbc>
 80090d8:	9b03      	ldr	r3, [sp, #12]
 80090da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80090dc:	1bdb      	subs	r3, r3, r7
 80090de:	4638      	mov	r0, r7
 80090e0:	6013      	str	r3, [r2, #0]
 80090e2:	b004      	add	sp, #16
 80090e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090e8:	1c59      	adds	r1, r3, #1
 80090ea:	9103      	str	r1, [sp, #12]
 80090ec:	701a      	strb	r2, [r3, #0]
 80090ee:	e7f0      	b.n	80090d2 <__cvt+0xa6>

080090f0 <__exponent>:
 80090f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090f2:	4603      	mov	r3, r0
 80090f4:	2900      	cmp	r1, #0
 80090f6:	bfb8      	it	lt
 80090f8:	4249      	neglt	r1, r1
 80090fa:	f803 2b02 	strb.w	r2, [r3], #2
 80090fe:	bfb4      	ite	lt
 8009100:	222d      	movlt	r2, #45	; 0x2d
 8009102:	222b      	movge	r2, #43	; 0x2b
 8009104:	2909      	cmp	r1, #9
 8009106:	7042      	strb	r2, [r0, #1]
 8009108:	dd2a      	ble.n	8009160 <__exponent+0x70>
 800910a:	f10d 0407 	add.w	r4, sp, #7
 800910e:	46a4      	mov	ip, r4
 8009110:	270a      	movs	r7, #10
 8009112:	46a6      	mov	lr, r4
 8009114:	460a      	mov	r2, r1
 8009116:	fb91 f6f7 	sdiv	r6, r1, r7
 800911a:	fb07 1516 	mls	r5, r7, r6, r1
 800911e:	3530      	adds	r5, #48	; 0x30
 8009120:	2a63      	cmp	r2, #99	; 0x63
 8009122:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8009126:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800912a:	4631      	mov	r1, r6
 800912c:	dcf1      	bgt.n	8009112 <__exponent+0x22>
 800912e:	3130      	adds	r1, #48	; 0x30
 8009130:	f1ae 0502 	sub.w	r5, lr, #2
 8009134:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009138:	1c44      	adds	r4, r0, #1
 800913a:	4629      	mov	r1, r5
 800913c:	4561      	cmp	r1, ip
 800913e:	d30a      	bcc.n	8009156 <__exponent+0x66>
 8009140:	f10d 0209 	add.w	r2, sp, #9
 8009144:	eba2 020e 	sub.w	r2, r2, lr
 8009148:	4565      	cmp	r5, ip
 800914a:	bf88      	it	hi
 800914c:	2200      	movhi	r2, #0
 800914e:	4413      	add	r3, r2
 8009150:	1a18      	subs	r0, r3, r0
 8009152:	b003      	add	sp, #12
 8009154:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009156:	f811 2b01 	ldrb.w	r2, [r1], #1
 800915a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800915e:	e7ed      	b.n	800913c <__exponent+0x4c>
 8009160:	2330      	movs	r3, #48	; 0x30
 8009162:	3130      	adds	r1, #48	; 0x30
 8009164:	7083      	strb	r3, [r0, #2]
 8009166:	70c1      	strb	r1, [r0, #3]
 8009168:	1d03      	adds	r3, r0, #4
 800916a:	e7f1      	b.n	8009150 <__exponent+0x60>

0800916c <_printf_float>:
 800916c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009170:	ed2d 8b02 	vpush	{d8}
 8009174:	b08d      	sub	sp, #52	; 0x34
 8009176:	460c      	mov	r4, r1
 8009178:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800917c:	4616      	mov	r6, r2
 800917e:	461f      	mov	r7, r3
 8009180:	4605      	mov	r5, r0
 8009182:	f003 f993 	bl	800c4ac <_localeconv_r>
 8009186:	f8d0 a000 	ldr.w	sl, [r0]
 800918a:	4650      	mov	r0, sl
 800918c:	f7f7 f820 	bl	80001d0 <strlen>
 8009190:	2300      	movs	r3, #0
 8009192:	930a      	str	r3, [sp, #40]	; 0x28
 8009194:	6823      	ldr	r3, [r4, #0]
 8009196:	9305      	str	r3, [sp, #20]
 8009198:	f8d8 3000 	ldr.w	r3, [r8]
 800919c:	f894 b018 	ldrb.w	fp, [r4, #24]
 80091a0:	3307      	adds	r3, #7
 80091a2:	f023 0307 	bic.w	r3, r3, #7
 80091a6:	f103 0208 	add.w	r2, r3, #8
 80091aa:	f8c8 2000 	str.w	r2, [r8]
 80091ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80091b6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80091ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80091be:	9307      	str	r3, [sp, #28]
 80091c0:	f8cd 8018 	str.w	r8, [sp, #24]
 80091c4:	ee08 0a10 	vmov	s16, r0
 80091c8:	4b9f      	ldr	r3, [pc, #636]	; (8009448 <_printf_float+0x2dc>)
 80091ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80091d2:	f7f7 fcab 	bl	8000b2c <__aeabi_dcmpun>
 80091d6:	bb88      	cbnz	r0, 800923c <_printf_float+0xd0>
 80091d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091dc:	4b9a      	ldr	r3, [pc, #616]	; (8009448 <_printf_float+0x2dc>)
 80091de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80091e2:	f7f7 fc85 	bl	8000af0 <__aeabi_dcmple>
 80091e6:	bb48      	cbnz	r0, 800923c <_printf_float+0xd0>
 80091e8:	2200      	movs	r2, #0
 80091ea:	2300      	movs	r3, #0
 80091ec:	4640      	mov	r0, r8
 80091ee:	4649      	mov	r1, r9
 80091f0:	f7f7 fc74 	bl	8000adc <__aeabi_dcmplt>
 80091f4:	b110      	cbz	r0, 80091fc <_printf_float+0x90>
 80091f6:	232d      	movs	r3, #45	; 0x2d
 80091f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091fc:	4b93      	ldr	r3, [pc, #588]	; (800944c <_printf_float+0x2e0>)
 80091fe:	4894      	ldr	r0, [pc, #592]	; (8009450 <_printf_float+0x2e4>)
 8009200:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009204:	bf94      	ite	ls
 8009206:	4698      	movls	r8, r3
 8009208:	4680      	movhi	r8, r0
 800920a:	2303      	movs	r3, #3
 800920c:	6123      	str	r3, [r4, #16]
 800920e:	9b05      	ldr	r3, [sp, #20]
 8009210:	f023 0204 	bic.w	r2, r3, #4
 8009214:	6022      	str	r2, [r4, #0]
 8009216:	f04f 0900 	mov.w	r9, #0
 800921a:	9700      	str	r7, [sp, #0]
 800921c:	4633      	mov	r3, r6
 800921e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009220:	4621      	mov	r1, r4
 8009222:	4628      	mov	r0, r5
 8009224:	f000 f9d8 	bl	80095d8 <_printf_common>
 8009228:	3001      	adds	r0, #1
 800922a:	f040 8090 	bne.w	800934e <_printf_float+0x1e2>
 800922e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009232:	b00d      	add	sp, #52	; 0x34
 8009234:	ecbd 8b02 	vpop	{d8}
 8009238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800923c:	4642      	mov	r2, r8
 800923e:	464b      	mov	r3, r9
 8009240:	4640      	mov	r0, r8
 8009242:	4649      	mov	r1, r9
 8009244:	f7f7 fc72 	bl	8000b2c <__aeabi_dcmpun>
 8009248:	b140      	cbz	r0, 800925c <_printf_float+0xf0>
 800924a:	464b      	mov	r3, r9
 800924c:	2b00      	cmp	r3, #0
 800924e:	bfbc      	itt	lt
 8009250:	232d      	movlt	r3, #45	; 0x2d
 8009252:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009256:	487f      	ldr	r0, [pc, #508]	; (8009454 <_printf_float+0x2e8>)
 8009258:	4b7f      	ldr	r3, [pc, #508]	; (8009458 <_printf_float+0x2ec>)
 800925a:	e7d1      	b.n	8009200 <_printf_float+0x94>
 800925c:	6863      	ldr	r3, [r4, #4]
 800925e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009262:	9206      	str	r2, [sp, #24]
 8009264:	1c5a      	adds	r2, r3, #1
 8009266:	d13f      	bne.n	80092e8 <_printf_float+0x17c>
 8009268:	2306      	movs	r3, #6
 800926a:	6063      	str	r3, [r4, #4]
 800926c:	9b05      	ldr	r3, [sp, #20]
 800926e:	6861      	ldr	r1, [r4, #4]
 8009270:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009274:	2300      	movs	r3, #0
 8009276:	9303      	str	r3, [sp, #12]
 8009278:	ab0a      	add	r3, sp, #40	; 0x28
 800927a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800927e:	ab09      	add	r3, sp, #36	; 0x24
 8009280:	ec49 8b10 	vmov	d0, r8, r9
 8009284:	9300      	str	r3, [sp, #0]
 8009286:	6022      	str	r2, [r4, #0]
 8009288:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800928c:	4628      	mov	r0, r5
 800928e:	f7ff fecd 	bl	800902c <__cvt>
 8009292:	9b06      	ldr	r3, [sp, #24]
 8009294:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009296:	2b47      	cmp	r3, #71	; 0x47
 8009298:	4680      	mov	r8, r0
 800929a:	d108      	bne.n	80092ae <_printf_float+0x142>
 800929c:	1cc8      	adds	r0, r1, #3
 800929e:	db02      	blt.n	80092a6 <_printf_float+0x13a>
 80092a0:	6863      	ldr	r3, [r4, #4]
 80092a2:	4299      	cmp	r1, r3
 80092a4:	dd41      	ble.n	800932a <_printf_float+0x1be>
 80092a6:	f1ab 0b02 	sub.w	fp, fp, #2
 80092aa:	fa5f fb8b 	uxtb.w	fp, fp
 80092ae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80092b2:	d820      	bhi.n	80092f6 <_printf_float+0x18a>
 80092b4:	3901      	subs	r1, #1
 80092b6:	465a      	mov	r2, fp
 80092b8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80092bc:	9109      	str	r1, [sp, #36]	; 0x24
 80092be:	f7ff ff17 	bl	80090f0 <__exponent>
 80092c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80092c4:	1813      	adds	r3, r2, r0
 80092c6:	2a01      	cmp	r2, #1
 80092c8:	4681      	mov	r9, r0
 80092ca:	6123      	str	r3, [r4, #16]
 80092cc:	dc02      	bgt.n	80092d4 <_printf_float+0x168>
 80092ce:	6822      	ldr	r2, [r4, #0]
 80092d0:	07d2      	lsls	r2, r2, #31
 80092d2:	d501      	bpl.n	80092d8 <_printf_float+0x16c>
 80092d4:	3301      	adds	r3, #1
 80092d6:	6123      	str	r3, [r4, #16]
 80092d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d09c      	beq.n	800921a <_printf_float+0xae>
 80092e0:	232d      	movs	r3, #45	; 0x2d
 80092e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092e6:	e798      	b.n	800921a <_printf_float+0xae>
 80092e8:	9a06      	ldr	r2, [sp, #24]
 80092ea:	2a47      	cmp	r2, #71	; 0x47
 80092ec:	d1be      	bne.n	800926c <_printf_float+0x100>
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d1bc      	bne.n	800926c <_printf_float+0x100>
 80092f2:	2301      	movs	r3, #1
 80092f4:	e7b9      	b.n	800926a <_printf_float+0xfe>
 80092f6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80092fa:	d118      	bne.n	800932e <_printf_float+0x1c2>
 80092fc:	2900      	cmp	r1, #0
 80092fe:	6863      	ldr	r3, [r4, #4]
 8009300:	dd0b      	ble.n	800931a <_printf_float+0x1ae>
 8009302:	6121      	str	r1, [r4, #16]
 8009304:	b913      	cbnz	r3, 800930c <_printf_float+0x1a0>
 8009306:	6822      	ldr	r2, [r4, #0]
 8009308:	07d0      	lsls	r0, r2, #31
 800930a:	d502      	bpl.n	8009312 <_printf_float+0x1a6>
 800930c:	3301      	adds	r3, #1
 800930e:	440b      	add	r3, r1
 8009310:	6123      	str	r3, [r4, #16]
 8009312:	65a1      	str	r1, [r4, #88]	; 0x58
 8009314:	f04f 0900 	mov.w	r9, #0
 8009318:	e7de      	b.n	80092d8 <_printf_float+0x16c>
 800931a:	b913      	cbnz	r3, 8009322 <_printf_float+0x1b6>
 800931c:	6822      	ldr	r2, [r4, #0]
 800931e:	07d2      	lsls	r2, r2, #31
 8009320:	d501      	bpl.n	8009326 <_printf_float+0x1ba>
 8009322:	3302      	adds	r3, #2
 8009324:	e7f4      	b.n	8009310 <_printf_float+0x1a4>
 8009326:	2301      	movs	r3, #1
 8009328:	e7f2      	b.n	8009310 <_printf_float+0x1a4>
 800932a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800932e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009330:	4299      	cmp	r1, r3
 8009332:	db05      	blt.n	8009340 <_printf_float+0x1d4>
 8009334:	6823      	ldr	r3, [r4, #0]
 8009336:	6121      	str	r1, [r4, #16]
 8009338:	07d8      	lsls	r0, r3, #31
 800933a:	d5ea      	bpl.n	8009312 <_printf_float+0x1a6>
 800933c:	1c4b      	adds	r3, r1, #1
 800933e:	e7e7      	b.n	8009310 <_printf_float+0x1a4>
 8009340:	2900      	cmp	r1, #0
 8009342:	bfd4      	ite	le
 8009344:	f1c1 0202 	rsble	r2, r1, #2
 8009348:	2201      	movgt	r2, #1
 800934a:	4413      	add	r3, r2
 800934c:	e7e0      	b.n	8009310 <_printf_float+0x1a4>
 800934e:	6823      	ldr	r3, [r4, #0]
 8009350:	055a      	lsls	r2, r3, #21
 8009352:	d407      	bmi.n	8009364 <_printf_float+0x1f8>
 8009354:	6923      	ldr	r3, [r4, #16]
 8009356:	4642      	mov	r2, r8
 8009358:	4631      	mov	r1, r6
 800935a:	4628      	mov	r0, r5
 800935c:	47b8      	blx	r7
 800935e:	3001      	adds	r0, #1
 8009360:	d12c      	bne.n	80093bc <_printf_float+0x250>
 8009362:	e764      	b.n	800922e <_printf_float+0xc2>
 8009364:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009368:	f240 80e0 	bls.w	800952c <_printf_float+0x3c0>
 800936c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009370:	2200      	movs	r2, #0
 8009372:	2300      	movs	r3, #0
 8009374:	f7f7 fba8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009378:	2800      	cmp	r0, #0
 800937a:	d034      	beq.n	80093e6 <_printf_float+0x27a>
 800937c:	4a37      	ldr	r2, [pc, #220]	; (800945c <_printf_float+0x2f0>)
 800937e:	2301      	movs	r3, #1
 8009380:	4631      	mov	r1, r6
 8009382:	4628      	mov	r0, r5
 8009384:	47b8      	blx	r7
 8009386:	3001      	adds	r0, #1
 8009388:	f43f af51 	beq.w	800922e <_printf_float+0xc2>
 800938c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009390:	429a      	cmp	r2, r3
 8009392:	db02      	blt.n	800939a <_printf_float+0x22e>
 8009394:	6823      	ldr	r3, [r4, #0]
 8009396:	07d8      	lsls	r0, r3, #31
 8009398:	d510      	bpl.n	80093bc <_printf_float+0x250>
 800939a:	ee18 3a10 	vmov	r3, s16
 800939e:	4652      	mov	r2, sl
 80093a0:	4631      	mov	r1, r6
 80093a2:	4628      	mov	r0, r5
 80093a4:	47b8      	blx	r7
 80093a6:	3001      	adds	r0, #1
 80093a8:	f43f af41 	beq.w	800922e <_printf_float+0xc2>
 80093ac:	f04f 0800 	mov.w	r8, #0
 80093b0:	f104 091a 	add.w	r9, r4, #26
 80093b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093b6:	3b01      	subs	r3, #1
 80093b8:	4543      	cmp	r3, r8
 80093ba:	dc09      	bgt.n	80093d0 <_printf_float+0x264>
 80093bc:	6823      	ldr	r3, [r4, #0]
 80093be:	079b      	lsls	r3, r3, #30
 80093c0:	f100 8105 	bmi.w	80095ce <_printf_float+0x462>
 80093c4:	68e0      	ldr	r0, [r4, #12]
 80093c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093c8:	4298      	cmp	r0, r3
 80093ca:	bfb8      	it	lt
 80093cc:	4618      	movlt	r0, r3
 80093ce:	e730      	b.n	8009232 <_printf_float+0xc6>
 80093d0:	2301      	movs	r3, #1
 80093d2:	464a      	mov	r2, r9
 80093d4:	4631      	mov	r1, r6
 80093d6:	4628      	mov	r0, r5
 80093d8:	47b8      	blx	r7
 80093da:	3001      	adds	r0, #1
 80093dc:	f43f af27 	beq.w	800922e <_printf_float+0xc2>
 80093e0:	f108 0801 	add.w	r8, r8, #1
 80093e4:	e7e6      	b.n	80093b4 <_printf_float+0x248>
 80093e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	dc39      	bgt.n	8009460 <_printf_float+0x2f4>
 80093ec:	4a1b      	ldr	r2, [pc, #108]	; (800945c <_printf_float+0x2f0>)
 80093ee:	2301      	movs	r3, #1
 80093f0:	4631      	mov	r1, r6
 80093f2:	4628      	mov	r0, r5
 80093f4:	47b8      	blx	r7
 80093f6:	3001      	adds	r0, #1
 80093f8:	f43f af19 	beq.w	800922e <_printf_float+0xc2>
 80093fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009400:	4313      	orrs	r3, r2
 8009402:	d102      	bne.n	800940a <_printf_float+0x29e>
 8009404:	6823      	ldr	r3, [r4, #0]
 8009406:	07d9      	lsls	r1, r3, #31
 8009408:	d5d8      	bpl.n	80093bc <_printf_float+0x250>
 800940a:	ee18 3a10 	vmov	r3, s16
 800940e:	4652      	mov	r2, sl
 8009410:	4631      	mov	r1, r6
 8009412:	4628      	mov	r0, r5
 8009414:	47b8      	blx	r7
 8009416:	3001      	adds	r0, #1
 8009418:	f43f af09 	beq.w	800922e <_printf_float+0xc2>
 800941c:	f04f 0900 	mov.w	r9, #0
 8009420:	f104 0a1a 	add.w	sl, r4, #26
 8009424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009426:	425b      	negs	r3, r3
 8009428:	454b      	cmp	r3, r9
 800942a:	dc01      	bgt.n	8009430 <_printf_float+0x2c4>
 800942c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800942e:	e792      	b.n	8009356 <_printf_float+0x1ea>
 8009430:	2301      	movs	r3, #1
 8009432:	4652      	mov	r2, sl
 8009434:	4631      	mov	r1, r6
 8009436:	4628      	mov	r0, r5
 8009438:	47b8      	blx	r7
 800943a:	3001      	adds	r0, #1
 800943c:	f43f aef7 	beq.w	800922e <_printf_float+0xc2>
 8009440:	f109 0901 	add.w	r9, r9, #1
 8009444:	e7ee      	b.n	8009424 <_printf_float+0x2b8>
 8009446:	bf00      	nop
 8009448:	7fefffff 	.word	0x7fefffff
 800944c:	0800dc88 	.word	0x0800dc88
 8009450:	0800dc8c 	.word	0x0800dc8c
 8009454:	0800dc94 	.word	0x0800dc94
 8009458:	0800dc90 	.word	0x0800dc90
 800945c:	0800dc98 	.word	0x0800dc98
 8009460:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009462:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009464:	429a      	cmp	r2, r3
 8009466:	bfa8      	it	ge
 8009468:	461a      	movge	r2, r3
 800946a:	2a00      	cmp	r2, #0
 800946c:	4691      	mov	r9, r2
 800946e:	dc37      	bgt.n	80094e0 <_printf_float+0x374>
 8009470:	f04f 0b00 	mov.w	fp, #0
 8009474:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009478:	f104 021a 	add.w	r2, r4, #26
 800947c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800947e:	9305      	str	r3, [sp, #20]
 8009480:	eba3 0309 	sub.w	r3, r3, r9
 8009484:	455b      	cmp	r3, fp
 8009486:	dc33      	bgt.n	80094f0 <_printf_float+0x384>
 8009488:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800948c:	429a      	cmp	r2, r3
 800948e:	db3b      	blt.n	8009508 <_printf_float+0x39c>
 8009490:	6823      	ldr	r3, [r4, #0]
 8009492:	07da      	lsls	r2, r3, #31
 8009494:	d438      	bmi.n	8009508 <_printf_float+0x39c>
 8009496:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009498:	9b05      	ldr	r3, [sp, #20]
 800949a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800949c:	1ad3      	subs	r3, r2, r3
 800949e:	eba2 0901 	sub.w	r9, r2, r1
 80094a2:	4599      	cmp	r9, r3
 80094a4:	bfa8      	it	ge
 80094a6:	4699      	movge	r9, r3
 80094a8:	f1b9 0f00 	cmp.w	r9, #0
 80094ac:	dc35      	bgt.n	800951a <_printf_float+0x3ae>
 80094ae:	f04f 0800 	mov.w	r8, #0
 80094b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80094b6:	f104 0a1a 	add.w	sl, r4, #26
 80094ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80094be:	1a9b      	subs	r3, r3, r2
 80094c0:	eba3 0309 	sub.w	r3, r3, r9
 80094c4:	4543      	cmp	r3, r8
 80094c6:	f77f af79 	ble.w	80093bc <_printf_float+0x250>
 80094ca:	2301      	movs	r3, #1
 80094cc:	4652      	mov	r2, sl
 80094ce:	4631      	mov	r1, r6
 80094d0:	4628      	mov	r0, r5
 80094d2:	47b8      	blx	r7
 80094d4:	3001      	adds	r0, #1
 80094d6:	f43f aeaa 	beq.w	800922e <_printf_float+0xc2>
 80094da:	f108 0801 	add.w	r8, r8, #1
 80094de:	e7ec      	b.n	80094ba <_printf_float+0x34e>
 80094e0:	4613      	mov	r3, r2
 80094e2:	4631      	mov	r1, r6
 80094e4:	4642      	mov	r2, r8
 80094e6:	4628      	mov	r0, r5
 80094e8:	47b8      	blx	r7
 80094ea:	3001      	adds	r0, #1
 80094ec:	d1c0      	bne.n	8009470 <_printf_float+0x304>
 80094ee:	e69e      	b.n	800922e <_printf_float+0xc2>
 80094f0:	2301      	movs	r3, #1
 80094f2:	4631      	mov	r1, r6
 80094f4:	4628      	mov	r0, r5
 80094f6:	9205      	str	r2, [sp, #20]
 80094f8:	47b8      	blx	r7
 80094fa:	3001      	adds	r0, #1
 80094fc:	f43f ae97 	beq.w	800922e <_printf_float+0xc2>
 8009500:	9a05      	ldr	r2, [sp, #20]
 8009502:	f10b 0b01 	add.w	fp, fp, #1
 8009506:	e7b9      	b.n	800947c <_printf_float+0x310>
 8009508:	ee18 3a10 	vmov	r3, s16
 800950c:	4652      	mov	r2, sl
 800950e:	4631      	mov	r1, r6
 8009510:	4628      	mov	r0, r5
 8009512:	47b8      	blx	r7
 8009514:	3001      	adds	r0, #1
 8009516:	d1be      	bne.n	8009496 <_printf_float+0x32a>
 8009518:	e689      	b.n	800922e <_printf_float+0xc2>
 800951a:	9a05      	ldr	r2, [sp, #20]
 800951c:	464b      	mov	r3, r9
 800951e:	4442      	add	r2, r8
 8009520:	4631      	mov	r1, r6
 8009522:	4628      	mov	r0, r5
 8009524:	47b8      	blx	r7
 8009526:	3001      	adds	r0, #1
 8009528:	d1c1      	bne.n	80094ae <_printf_float+0x342>
 800952a:	e680      	b.n	800922e <_printf_float+0xc2>
 800952c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800952e:	2a01      	cmp	r2, #1
 8009530:	dc01      	bgt.n	8009536 <_printf_float+0x3ca>
 8009532:	07db      	lsls	r3, r3, #31
 8009534:	d538      	bpl.n	80095a8 <_printf_float+0x43c>
 8009536:	2301      	movs	r3, #1
 8009538:	4642      	mov	r2, r8
 800953a:	4631      	mov	r1, r6
 800953c:	4628      	mov	r0, r5
 800953e:	47b8      	blx	r7
 8009540:	3001      	adds	r0, #1
 8009542:	f43f ae74 	beq.w	800922e <_printf_float+0xc2>
 8009546:	ee18 3a10 	vmov	r3, s16
 800954a:	4652      	mov	r2, sl
 800954c:	4631      	mov	r1, r6
 800954e:	4628      	mov	r0, r5
 8009550:	47b8      	blx	r7
 8009552:	3001      	adds	r0, #1
 8009554:	f43f ae6b 	beq.w	800922e <_printf_float+0xc2>
 8009558:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800955c:	2200      	movs	r2, #0
 800955e:	2300      	movs	r3, #0
 8009560:	f7f7 fab2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009564:	b9d8      	cbnz	r0, 800959e <_printf_float+0x432>
 8009566:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009568:	f108 0201 	add.w	r2, r8, #1
 800956c:	3b01      	subs	r3, #1
 800956e:	4631      	mov	r1, r6
 8009570:	4628      	mov	r0, r5
 8009572:	47b8      	blx	r7
 8009574:	3001      	adds	r0, #1
 8009576:	d10e      	bne.n	8009596 <_printf_float+0x42a>
 8009578:	e659      	b.n	800922e <_printf_float+0xc2>
 800957a:	2301      	movs	r3, #1
 800957c:	4652      	mov	r2, sl
 800957e:	4631      	mov	r1, r6
 8009580:	4628      	mov	r0, r5
 8009582:	47b8      	blx	r7
 8009584:	3001      	adds	r0, #1
 8009586:	f43f ae52 	beq.w	800922e <_printf_float+0xc2>
 800958a:	f108 0801 	add.w	r8, r8, #1
 800958e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009590:	3b01      	subs	r3, #1
 8009592:	4543      	cmp	r3, r8
 8009594:	dcf1      	bgt.n	800957a <_printf_float+0x40e>
 8009596:	464b      	mov	r3, r9
 8009598:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800959c:	e6dc      	b.n	8009358 <_printf_float+0x1ec>
 800959e:	f04f 0800 	mov.w	r8, #0
 80095a2:	f104 0a1a 	add.w	sl, r4, #26
 80095a6:	e7f2      	b.n	800958e <_printf_float+0x422>
 80095a8:	2301      	movs	r3, #1
 80095aa:	4642      	mov	r2, r8
 80095ac:	e7df      	b.n	800956e <_printf_float+0x402>
 80095ae:	2301      	movs	r3, #1
 80095b0:	464a      	mov	r2, r9
 80095b2:	4631      	mov	r1, r6
 80095b4:	4628      	mov	r0, r5
 80095b6:	47b8      	blx	r7
 80095b8:	3001      	adds	r0, #1
 80095ba:	f43f ae38 	beq.w	800922e <_printf_float+0xc2>
 80095be:	f108 0801 	add.w	r8, r8, #1
 80095c2:	68e3      	ldr	r3, [r4, #12]
 80095c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80095c6:	1a5b      	subs	r3, r3, r1
 80095c8:	4543      	cmp	r3, r8
 80095ca:	dcf0      	bgt.n	80095ae <_printf_float+0x442>
 80095cc:	e6fa      	b.n	80093c4 <_printf_float+0x258>
 80095ce:	f04f 0800 	mov.w	r8, #0
 80095d2:	f104 0919 	add.w	r9, r4, #25
 80095d6:	e7f4      	b.n	80095c2 <_printf_float+0x456>

080095d8 <_printf_common>:
 80095d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095dc:	4616      	mov	r6, r2
 80095de:	4699      	mov	r9, r3
 80095e0:	688a      	ldr	r2, [r1, #8]
 80095e2:	690b      	ldr	r3, [r1, #16]
 80095e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80095e8:	4293      	cmp	r3, r2
 80095ea:	bfb8      	it	lt
 80095ec:	4613      	movlt	r3, r2
 80095ee:	6033      	str	r3, [r6, #0]
 80095f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80095f4:	4607      	mov	r7, r0
 80095f6:	460c      	mov	r4, r1
 80095f8:	b10a      	cbz	r2, 80095fe <_printf_common+0x26>
 80095fa:	3301      	adds	r3, #1
 80095fc:	6033      	str	r3, [r6, #0]
 80095fe:	6823      	ldr	r3, [r4, #0]
 8009600:	0699      	lsls	r1, r3, #26
 8009602:	bf42      	ittt	mi
 8009604:	6833      	ldrmi	r3, [r6, #0]
 8009606:	3302      	addmi	r3, #2
 8009608:	6033      	strmi	r3, [r6, #0]
 800960a:	6825      	ldr	r5, [r4, #0]
 800960c:	f015 0506 	ands.w	r5, r5, #6
 8009610:	d106      	bne.n	8009620 <_printf_common+0x48>
 8009612:	f104 0a19 	add.w	sl, r4, #25
 8009616:	68e3      	ldr	r3, [r4, #12]
 8009618:	6832      	ldr	r2, [r6, #0]
 800961a:	1a9b      	subs	r3, r3, r2
 800961c:	42ab      	cmp	r3, r5
 800961e:	dc26      	bgt.n	800966e <_printf_common+0x96>
 8009620:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009624:	1e13      	subs	r3, r2, #0
 8009626:	6822      	ldr	r2, [r4, #0]
 8009628:	bf18      	it	ne
 800962a:	2301      	movne	r3, #1
 800962c:	0692      	lsls	r2, r2, #26
 800962e:	d42b      	bmi.n	8009688 <_printf_common+0xb0>
 8009630:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009634:	4649      	mov	r1, r9
 8009636:	4638      	mov	r0, r7
 8009638:	47c0      	blx	r8
 800963a:	3001      	adds	r0, #1
 800963c:	d01e      	beq.n	800967c <_printf_common+0xa4>
 800963e:	6823      	ldr	r3, [r4, #0]
 8009640:	68e5      	ldr	r5, [r4, #12]
 8009642:	6832      	ldr	r2, [r6, #0]
 8009644:	f003 0306 	and.w	r3, r3, #6
 8009648:	2b04      	cmp	r3, #4
 800964a:	bf08      	it	eq
 800964c:	1aad      	subeq	r5, r5, r2
 800964e:	68a3      	ldr	r3, [r4, #8]
 8009650:	6922      	ldr	r2, [r4, #16]
 8009652:	bf0c      	ite	eq
 8009654:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009658:	2500      	movne	r5, #0
 800965a:	4293      	cmp	r3, r2
 800965c:	bfc4      	itt	gt
 800965e:	1a9b      	subgt	r3, r3, r2
 8009660:	18ed      	addgt	r5, r5, r3
 8009662:	2600      	movs	r6, #0
 8009664:	341a      	adds	r4, #26
 8009666:	42b5      	cmp	r5, r6
 8009668:	d11a      	bne.n	80096a0 <_printf_common+0xc8>
 800966a:	2000      	movs	r0, #0
 800966c:	e008      	b.n	8009680 <_printf_common+0xa8>
 800966e:	2301      	movs	r3, #1
 8009670:	4652      	mov	r2, sl
 8009672:	4649      	mov	r1, r9
 8009674:	4638      	mov	r0, r7
 8009676:	47c0      	blx	r8
 8009678:	3001      	adds	r0, #1
 800967a:	d103      	bne.n	8009684 <_printf_common+0xac>
 800967c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009684:	3501      	adds	r5, #1
 8009686:	e7c6      	b.n	8009616 <_printf_common+0x3e>
 8009688:	18e1      	adds	r1, r4, r3
 800968a:	1c5a      	adds	r2, r3, #1
 800968c:	2030      	movs	r0, #48	; 0x30
 800968e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009692:	4422      	add	r2, r4
 8009694:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009698:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800969c:	3302      	adds	r3, #2
 800969e:	e7c7      	b.n	8009630 <_printf_common+0x58>
 80096a0:	2301      	movs	r3, #1
 80096a2:	4622      	mov	r2, r4
 80096a4:	4649      	mov	r1, r9
 80096a6:	4638      	mov	r0, r7
 80096a8:	47c0      	blx	r8
 80096aa:	3001      	adds	r0, #1
 80096ac:	d0e6      	beq.n	800967c <_printf_common+0xa4>
 80096ae:	3601      	adds	r6, #1
 80096b0:	e7d9      	b.n	8009666 <_printf_common+0x8e>
	...

080096b4 <_printf_i>:
 80096b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80096b8:	460c      	mov	r4, r1
 80096ba:	4691      	mov	r9, r2
 80096bc:	7e27      	ldrb	r7, [r4, #24]
 80096be:	990c      	ldr	r1, [sp, #48]	; 0x30
 80096c0:	2f78      	cmp	r7, #120	; 0x78
 80096c2:	4680      	mov	r8, r0
 80096c4:	469a      	mov	sl, r3
 80096c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80096ca:	d807      	bhi.n	80096dc <_printf_i+0x28>
 80096cc:	2f62      	cmp	r7, #98	; 0x62
 80096ce:	d80a      	bhi.n	80096e6 <_printf_i+0x32>
 80096d0:	2f00      	cmp	r7, #0
 80096d2:	f000 80d8 	beq.w	8009886 <_printf_i+0x1d2>
 80096d6:	2f58      	cmp	r7, #88	; 0x58
 80096d8:	f000 80a3 	beq.w	8009822 <_printf_i+0x16e>
 80096dc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80096e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80096e4:	e03a      	b.n	800975c <_printf_i+0xa8>
 80096e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80096ea:	2b15      	cmp	r3, #21
 80096ec:	d8f6      	bhi.n	80096dc <_printf_i+0x28>
 80096ee:	a001      	add	r0, pc, #4	; (adr r0, 80096f4 <_printf_i+0x40>)
 80096f0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80096f4:	0800974d 	.word	0x0800974d
 80096f8:	08009761 	.word	0x08009761
 80096fc:	080096dd 	.word	0x080096dd
 8009700:	080096dd 	.word	0x080096dd
 8009704:	080096dd 	.word	0x080096dd
 8009708:	080096dd 	.word	0x080096dd
 800970c:	08009761 	.word	0x08009761
 8009710:	080096dd 	.word	0x080096dd
 8009714:	080096dd 	.word	0x080096dd
 8009718:	080096dd 	.word	0x080096dd
 800971c:	080096dd 	.word	0x080096dd
 8009720:	0800986d 	.word	0x0800986d
 8009724:	08009791 	.word	0x08009791
 8009728:	0800984f 	.word	0x0800984f
 800972c:	080096dd 	.word	0x080096dd
 8009730:	080096dd 	.word	0x080096dd
 8009734:	0800988f 	.word	0x0800988f
 8009738:	080096dd 	.word	0x080096dd
 800973c:	08009791 	.word	0x08009791
 8009740:	080096dd 	.word	0x080096dd
 8009744:	080096dd 	.word	0x080096dd
 8009748:	08009857 	.word	0x08009857
 800974c:	680b      	ldr	r3, [r1, #0]
 800974e:	1d1a      	adds	r2, r3, #4
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	600a      	str	r2, [r1, #0]
 8009754:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009758:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800975c:	2301      	movs	r3, #1
 800975e:	e0a3      	b.n	80098a8 <_printf_i+0x1f4>
 8009760:	6825      	ldr	r5, [r4, #0]
 8009762:	6808      	ldr	r0, [r1, #0]
 8009764:	062e      	lsls	r6, r5, #24
 8009766:	f100 0304 	add.w	r3, r0, #4
 800976a:	d50a      	bpl.n	8009782 <_printf_i+0xce>
 800976c:	6805      	ldr	r5, [r0, #0]
 800976e:	600b      	str	r3, [r1, #0]
 8009770:	2d00      	cmp	r5, #0
 8009772:	da03      	bge.n	800977c <_printf_i+0xc8>
 8009774:	232d      	movs	r3, #45	; 0x2d
 8009776:	426d      	negs	r5, r5
 8009778:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800977c:	485e      	ldr	r0, [pc, #376]	; (80098f8 <_printf_i+0x244>)
 800977e:	230a      	movs	r3, #10
 8009780:	e019      	b.n	80097b6 <_printf_i+0x102>
 8009782:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009786:	6805      	ldr	r5, [r0, #0]
 8009788:	600b      	str	r3, [r1, #0]
 800978a:	bf18      	it	ne
 800978c:	b22d      	sxthne	r5, r5
 800978e:	e7ef      	b.n	8009770 <_printf_i+0xbc>
 8009790:	680b      	ldr	r3, [r1, #0]
 8009792:	6825      	ldr	r5, [r4, #0]
 8009794:	1d18      	adds	r0, r3, #4
 8009796:	6008      	str	r0, [r1, #0]
 8009798:	0628      	lsls	r0, r5, #24
 800979a:	d501      	bpl.n	80097a0 <_printf_i+0xec>
 800979c:	681d      	ldr	r5, [r3, #0]
 800979e:	e002      	b.n	80097a6 <_printf_i+0xf2>
 80097a0:	0669      	lsls	r1, r5, #25
 80097a2:	d5fb      	bpl.n	800979c <_printf_i+0xe8>
 80097a4:	881d      	ldrh	r5, [r3, #0]
 80097a6:	4854      	ldr	r0, [pc, #336]	; (80098f8 <_printf_i+0x244>)
 80097a8:	2f6f      	cmp	r7, #111	; 0x6f
 80097aa:	bf0c      	ite	eq
 80097ac:	2308      	moveq	r3, #8
 80097ae:	230a      	movne	r3, #10
 80097b0:	2100      	movs	r1, #0
 80097b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80097b6:	6866      	ldr	r6, [r4, #4]
 80097b8:	60a6      	str	r6, [r4, #8]
 80097ba:	2e00      	cmp	r6, #0
 80097bc:	bfa2      	ittt	ge
 80097be:	6821      	ldrge	r1, [r4, #0]
 80097c0:	f021 0104 	bicge.w	r1, r1, #4
 80097c4:	6021      	strge	r1, [r4, #0]
 80097c6:	b90d      	cbnz	r5, 80097cc <_printf_i+0x118>
 80097c8:	2e00      	cmp	r6, #0
 80097ca:	d04d      	beq.n	8009868 <_printf_i+0x1b4>
 80097cc:	4616      	mov	r6, r2
 80097ce:	fbb5 f1f3 	udiv	r1, r5, r3
 80097d2:	fb03 5711 	mls	r7, r3, r1, r5
 80097d6:	5dc7      	ldrb	r7, [r0, r7]
 80097d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80097dc:	462f      	mov	r7, r5
 80097de:	42bb      	cmp	r3, r7
 80097e0:	460d      	mov	r5, r1
 80097e2:	d9f4      	bls.n	80097ce <_printf_i+0x11a>
 80097e4:	2b08      	cmp	r3, #8
 80097e6:	d10b      	bne.n	8009800 <_printf_i+0x14c>
 80097e8:	6823      	ldr	r3, [r4, #0]
 80097ea:	07df      	lsls	r7, r3, #31
 80097ec:	d508      	bpl.n	8009800 <_printf_i+0x14c>
 80097ee:	6923      	ldr	r3, [r4, #16]
 80097f0:	6861      	ldr	r1, [r4, #4]
 80097f2:	4299      	cmp	r1, r3
 80097f4:	bfde      	ittt	le
 80097f6:	2330      	movle	r3, #48	; 0x30
 80097f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80097fc:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8009800:	1b92      	subs	r2, r2, r6
 8009802:	6122      	str	r2, [r4, #16]
 8009804:	f8cd a000 	str.w	sl, [sp]
 8009808:	464b      	mov	r3, r9
 800980a:	aa03      	add	r2, sp, #12
 800980c:	4621      	mov	r1, r4
 800980e:	4640      	mov	r0, r8
 8009810:	f7ff fee2 	bl	80095d8 <_printf_common>
 8009814:	3001      	adds	r0, #1
 8009816:	d14c      	bne.n	80098b2 <_printf_i+0x1fe>
 8009818:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800981c:	b004      	add	sp, #16
 800981e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009822:	4835      	ldr	r0, [pc, #212]	; (80098f8 <_printf_i+0x244>)
 8009824:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009828:	6823      	ldr	r3, [r4, #0]
 800982a:	680e      	ldr	r6, [r1, #0]
 800982c:	061f      	lsls	r7, r3, #24
 800982e:	f856 5b04 	ldr.w	r5, [r6], #4
 8009832:	600e      	str	r6, [r1, #0]
 8009834:	d514      	bpl.n	8009860 <_printf_i+0x1ac>
 8009836:	07d9      	lsls	r1, r3, #31
 8009838:	bf44      	itt	mi
 800983a:	f043 0320 	orrmi.w	r3, r3, #32
 800983e:	6023      	strmi	r3, [r4, #0]
 8009840:	b91d      	cbnz	r5, 800984a <_printf_i+0x196>
 8009842:	6823      	ldr	r3, [r4, #0]
 8009844:	f023 0320 	bic.w	r3, r3, #32
 8009848:	6023      	str	r3, [r4, #0]
 800984a:	2310      	movs	r3, #16
 800984c:	e7b0      	b.n	80097b0 <_printf_i+0xfc>
 800984e:	6823      	ldr	r3, [r4, #0]
 8009850:	f043 0320 	orr.w	r3, r3, #32
 8009854:	6023      	str	r3, [r4, #0]
 8009856:	2378      	movs	r3, #120	; 0x78
 8009858:	4828      	ldr	r0, [pc, #160]	; (80098fc <_printf_i+0x248>)
 800985a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800985e:	e7e3      	b.n	8009828 <_printf_i+0x174>
 8009860:	065e      	lsls	r6, r3, #25
 8009862:	bf48      	it	mi
 8009864:	b2ad      	uxthmi	r5, r5
 8009866:	e7e6      	b.n	8009836 <_printf_i+0x182>
 8009868:	4616      	mov	r6, r2
 800986a:	e7bb      	b.n	80097e4 <_printf_i+0x130>
 800986c:	680b      	ldr	r3, [r1, #0]
 800986e:	6826      	ldr	r6, [r4, #0]
 8009870:	6960      	ldr	r0, [r4, #20]
 8009872:	1d1d      	adds	r5, r3, #4
 8009874:	600d      	str	r5, [r1, #0]
 8009876:	0635      	lsls	r5, r6, #24
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	d501      	bpl.n	8009880 <_printf_i+0x1cc>
 800987c:	6018      	str	r0, [r3, #0]
 800987e:	e002      	b.n	8009886 <_printf_i+0x1d2>
 8009880:	0671      	lsls	r1, r6, #25
 8009882:	d5fb      	bpl.n	800987c <_printf_i+0x1c8>
 8009884:	8018      	strh	r0, [r3, #0]
 8009886:	2300      	movs	r3, #0
 8009888:	6123      	str	r3, [r4, #16]
 800988a:	4616      	mov	r6, r2
 800988c:	e7ba      	b.n	8009804 <_printf_i+0x150>
 800988e:	680b      	ldr	r3, [r1, #0]
 8009890:	1d1a      	adds	r2, r3, #4
 8009892:	600a      	str	r2, [r1, #0]
 8009894:	681e      	ldr	r6, [r3, #0]
 8009896:	6862      	ldr	r2, [r4, #4]
 8009898:	2100      	movs	r1, #0
 800989a:	4630      	mov	r0, r6
 800989c:	f7f6 fca0 	bl	80001e0 <memchr>
 80098a0:	b108      	cbz	r0, 80098a6 <_printf_i+0x1f2>
 80098a2:	1b80      	subs	r0, r0, r6
 80098a4:	6060      	str	r0, [r4, #4]
 80098a6:	6863      	ldr	r3, [r4, #4]
 80098a8:	6123      	str	r3, [r4, #16]
 80098aa:	2300      	movs	r3, #0
 80098ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80098b0:	e7a8      	b.n	8009804 <_printf_i+0x150>
 80098b2:	6923      	ldr	r3, [r4, #16]
 80098b4:	4632      	mov	r2, r6
 80098b6:	4649      	mov	r1, r9
 80098b8:	4640      	mov	r0, r8
 80098ba:	47d0      	blx	sl
 80098bc:	3001      	adds	r0, #1
 80098be:	d0ab      	beq.n	8009818 <_printf_i+0x164>
 80098c0:	6823      	ldr	r3, [r4, #0]
 80098c2:	079b      	lsls	r3, r3, #30
 80098c4:	d413      	bmi.n	80098ee <_printf_i+0x23a>
 80098c6:	68e0      	ldr	r0, [r4, #12]
 80098c8:	9b03      	ldr	r3, [sp, #12]
 80098ca:	4298      	cmp	r0, r3
 80098cc:	bfb8      	it	lt
 80098ce:	4618      	movlt	r0, r3
 80098d0:	e7a4      	b.n	800981c <_printf_i+0x168>
 80098d2:	2301      	movs	r3, #1
 80098d4:	4632      	mov	r2, r6
 80098d6:	4649      	mov	r1, r9
 80098d8:	4640      	mov	r0, r8
 80098da:	47d0      	blx	sl
 80098dc:	3001      	adds	r0, #1
 80098de:	d09b      	beq.n	8009818 <_printf_i+0x164>
 80098e0:	3501      	adds	r5, #1
 80098e2:	68e3      	ldr	r3, [r4, #12]
 80098e4:	9903      	ldr	r1, [sp, #12]
 80098e6:	1a5b      	subs	r3, r3, r1
 80098e8:	42ab      	cmp	r3, r5
 80098ea:	dcf2      	bgt.n	80098d2 <_printf_i+0x21e>
 80098ec:	e7eb      	b.n	80098c6 <_printf_i+0x212>
 80098ee:	2500      	movs	r5, #0
 80098f0:	f104 0619 	add.w	r6, r4, #25
 80098f4:	e7f5      	b.n	80098e2 <_printf_i+0x22e>
 80098f6:	bf00      	nop
 80098f8:	0800dc9a 	.word	0x0800dc9a
 80098fc:	0800dcab 	.word	0x0800dcab

08009900 <_scanf_float>:
 8009900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009904:	b087      	sub	sp, #28
 8009906:	4617      	mov	r7, r2
 8009908:	9303      	str	r3, [sp, #12]
 800990a:	688b      	ldr	r3, [r1, #8]
 800990c:	1e5a      	subs	r2, r3, #1
 800990e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009912:	bf83      	ittte	hi
 8009914:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009918:	195b      	addhi	r3, r3, r5
 800991a:	9302      	strhi	r3, [sp, #8]
 800991c:	2300      	movls	r3, #0
 800991e:	bf86      	itte	hi
 8009920:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009924:	608b      	strhi	r3, [r1, #8]
 8009926:	9302      	strls	r3, [sp, #8]
 8009928:	680b      	ldr	r3, [r1, #0]
 800992a:	468b      	mov	fp, r1
 800992c:	2500      	movs	r5, #0
 800992e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009932:	f84b 3b1c 	str.w	r3, [fp], #28
 8009936:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800993a:	4680      	mov	r8, r0
 800993c:	460c      	mov	r4, r1
 800993e:	465e      	mov	r6, fp
 8009940:	46aa      	mov	sl, r5
 8009942:	46a9      	mov	r9, r5
 8009944:	9501      	str	r5, [sp, #4]
 8009946:	68a2      	ldr	r2, [r4, #8]
 8009948:	b152      	cbz	r2, 8009960 <_scanf_float+0x60>
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	781b      	ldrb	r3, [r3, #0]
 800994e:	2b4e      	cmp	r3, #78	; 0x4e
 8009950:	d864      	bhi.n	8009a1c <_scanf_float+0x11c>
 8009952:	2b40      	cmp	r3, #64	; 0x40
 8009954:	d83c      	bhi.n	80099d0 <_scanf_float+0xd0>
 8009956:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800995a:	b2c8      	uxtb	r0, r1
 800995c:	280e      	cmp	r0, #14
 800995e:	d93a      	bls.n	80099d6 <_scanf_float+0xd6>
 8009960:	f1b9 0f00 	cmp.w	r9, #0
 8009964:	d003      	beq.n	800996e <_scanf_float+0x6e>
 8009966:	6823      	ldr	r3, [r4, #0]
 8009968:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800996c:	6023      	str	r3, [r4, #0]
 800996e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009972:	f1ba 0f01 	cmp.w	sl, #1
 8009976:	f200 8113 	bhi.w	8009ba0 <_scanf_float+0x2a0>
 800997a:	455e      	cmp	r6, fp
 800997c:	f200 8105 	bhi.w	8009b8a <_scanf_float+0x28a>
 8009980:	2501      	movs	r5, #1
 8009982:	4628      	mov	r0, r5
 8009984:	b007      	add	sp, #28
 8009986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800998a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800998e:	2a0d      	cmp	r2, #13
 8009990:	d8e6      	bhi.n	8009960 <_scanf_float+0x60>
 8009992:	a101      	add	r1, pc, #4	; (adr r1, 8009998 <_scanf_float+0x98>)
 8009994:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009998:	08009ad7 	.word	0x08009ad7
 800999c:	08009961 	.word	0x08009961
 80099a0:	08009961 	.word	0x08009961
 80099a4:	08009961 	.word	0x08009961
 80099a8:	08009b37 	.word	0x08009b37
 80099ac:	08009b0f 	.word	0x08009b0f
 80099b0:	08009961 	.word	0x08009961
 80099b4:	08009961 	.word	0x08009961
 80099b8:	08009ae5 	.word	0x08009ae5
 80099bc:	08009961 	.word	0x08009961
 80099c0:	08009961 	.word	0x08009961
 80099c4:	08009961 	.word	0x08009961
 80099c8:	08009961 	.word	0x08009961
 80099cc:	08009a9d 	.word	0x08009a9d
 80099d0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80099d4:	e7db      	b.n	800998e <_scanf_float+0x8e>
 80099d6:	290e      	cmp	r1, #14
 80099d8:	d8c2      	bhi.n	8009960 <_scanf_float+0x60>
 80099da:	a001      	add	r0, pc, #4	; (adr r0, 80099e0 <_scanf_float+0xe0>)
 80099dc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80099e0:	08009a8f 	.word	0x08009a8f
 80099e4:	08009961 	.word	0x08009961
 80099e8:	08009a8f 	.word	0x08009a8f
 80099ec:	08009b23 	.word	0x08009b23
 80099f0:	08009961 	.word	0x08009961
 80099f4:	08009a3d 	.word	0x08009a3d
 80099f8:	08009a79 	.word	0x08009a79
 80099fc:	08009a79 	.word	0x08009a79
 8009a00:	08009a79 	.word	0x08009a79
 8009a04:	08009a79 	.word	0x08009a79
 8009a08:	08009a79 	.word	0x08009a79
 8009a0c:	08009a79 	.word	0x08009a79
 8009a10:	08009a79 	.word	0x08009a79
 8009a14:	08009a79 	.word	0x08009a79
 8009a18:	08009a79 	.word	0x08009a79
 8009a1c:	2b6e      	cmp	r3, #110	; 0x6e
 8009a1e:	d809      	bhi.n	8009a34 <_scanf_float+0x134>
 8009a20:	2b60      	cmp	r3, #96	; 0x60
 8009a22:	d8b2      	bhi.n	800998a <_scanf_float+0x8a>
 8009a24:	2b54      	cmp	r3, #84	; 0x54
 8009a26:	d077      	beq.n	8009b18 <_scanf_float+0x218>
 8009a28:	2b59      	cmp	r3, #89	; 0x59
 8009a2a:	d199      	bne.n	8009960 <_scanf_float+0x60>
 8009a2c:	2d07      	cmp	r5, #7
 8009a2e:	d197      	bne.n	8009960 <_scanf_float+0x60>
 8009a30:	2508      	movs	r5, #8
 8009a32:	e029      	b.n	8009a88 <_scanf_float+0x188>
 8009a34:	2b74      	cmp	r3, #116	; 0x74
 8009a36:	d06f      	beq.n	8009b18 <_scanf_float+0x218>
 8009a38:	2b79      	cmp	r3, #121	; 0x79
 8009a3a:	e7f6      	b.n	8009a2a <_scanf_float+0x12a>
 8009a3c:	6821      	ldr	r1, [r4, #0]
 8009a3e:	05c8      	lsls	r0, r1, #23
 8009a40:	d51a      	bpl.n	8009a78 <_scanf_float+0x178>
 8009a42:	9b02      	ldr	r3, [sp, #8]
 8009a44:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009a48:	6021      	str	r1, [r4, #0]
 8009a4a:	f109 0901 	add.w	r9, r9, #1
 8009a4e:	b11b      	cbz	r3, 8009a58 <_scanf_float+0x158>
 8009a50:	3b01      	subs	r3, #1
 8009a52:	3201      	adds	r2, #1
 8009a54:	9302      	str	r3, [sp, #8]
 8009a56:	60a2      	str	r2, [r4, #8]
 8009a58:	68a3      	ldr	r3, [r4, #8]
 8009a5a:	3b01      	subs	r3, #1
 8009a5c:	60a3      	str	r3, [r4, #8]
 8009a5e:	6923      	ldr	r3, [r4, #16]
 8009a60:	3301      	adds	r3, #1
 8009a62:	6123      	str	r3, [r4, #16]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	3b01      	subs	r3, #1
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	607b      	str	r3, [r7, #4]
 8009a6c:	f340 8084 	ble.w	8009b78 <_scanf_float+0x278>
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	3301      	adds	r3, #1
 8009a74:	603b      	str	r3, [r7, #0]
 8009a76:	e766      	b.n	8009946 <_scanf_float+0x46>
 8009a78:	eb1a 0f05 	cmn.w	sl, r5
 8009a7c:	f47f af70 	bne.w	8009960 <_scanf_float+0x60>
 8009a80:	6822      	ldr	r2, [r4, #0]
 8009a82:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009a86:	6022      	str	r2, [r4, #0]
 8009a88:	f806 3b01 	strb.w	r3, [r6], #1
 8009a8c:	e7e4      	b.n	8009a58 <_scanf_float+0x158>
 8009a8e:	6822      	ldr	r2, [r4, #0]
 8009a90:	0610      	lsls	r0, r2, #24
 8009a92:	f57f af65 	bpl.w	8009960 <_scanf_float+0x60>
 8009a96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009a9a:	e7f4      	b.n	8009a86 <_scanf_float+0x186>
 8009a9c:	f1ba 0f00 	cmp.w	sl, #0
 8009aa0:	d10e      	bne.n	8009ac0 <_scanf_float+0x1c0>
 8009aa2:	f1b9 0f00 	cmp.w	r9, #0
 8009aa6:	d10e      	bne.n	8009ac6 <_scanf_float+0x1c6>
 8009aa8:	6822      	ldr	r2, [r4, #0]
 8009aaa:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009aae:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009ab2:	d108      	bne.n	8009ac6 <_scanf_float+0x1c6>
 8009ab4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009ab8:	6022      	str	r2, [r4, #0]
 8009aba:	f04f 0a01 	mov.w	sl, #1
 8009abe:	e7e3      	b.n	8009a88 <_scanf_float+0x188>
 8009ac0:	f1ba 0f02 	cmp.w	sl, #2
 8009ac4:	d055      	beq.n	8009b72 <_scanf_float+0x272>
 8009ac6:	2d01      	cmp	r5, #1
 8009ac8:	d002      	beq.n	8009ad0 <_scanf_float+0x1d0>
 8009aca:	2d04      	cmp	r5, #4
 8009acc:	f47f af48 	bne.w	8009960 <_scanf_float+0x60>
 8009ad0:	3501      	adds	r5, #1
 8009ad2:	b2ed      	uxtb	r5, r5
 8009ad4:	e7d8      	b.n	8009a88 <_scanf_float+0x188>
 8009ad6:	f1ba 0f01 	cmp.w	sl, #1
 8009ada:	f47f af41 	bne.w	8009960 <_scanf_float+0x60>
 8009ade:	f04f 0a02 	mov.w	sl, #2
 8009ae2:	e7d1      	b.n	8009a88 <_scanf_float+0x188>
 8009ae4:	b97d      	cbnz	r5, 8009b06 <_scanf_float+0x206>
 8009ae6:	f1b9 0f00 	cmp.w	r9, #0
 8009aea:	f47f af3c 	bne.w	8009966 <_scanf_float+0x66>
 8009aee:	6822      	ldr	r2, [r4, #0]
 8009af0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009af4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009af8:	f47f af39 	bne.w	800996e <_scanf_float+0x6e>
 8009afc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009b00:	6022      	str	r2, [r4, #0]
 8009b02:	2501      	movs	r5, #1
 8009b04:	e7c0      	b.n	8009a88 <_scanf_float+0x188>
 8009b06:	2d03      	cmp	r5, #3
 8009b08:	d0e2      	beq.n	8009ad0 <_scanf_float+0x1d0>
 8009b0a:	2d05      	cmp	r5, #5
 8009b0c:	e7de      	b.n	8009acc <_scanf_float+0x1cc>
 8009b0e:	2d02      	cmp	r5, #2
 8009b10:	f47f af26 	bne.w	8009960 <_scanf_float+0x60>
 8009b14:	2503      	movs	r5, #3
 8009b16:	e7b7      	b.n	8009a88 <_scanf_float+0x188>
 8009b18:	2d06      	cmp	r5, #6
 8009b1a:	f47f af21 	bne.w	8009960 <_scanf_float+0x60>
 8009b1e:	2507      	movs	r5, #7
 8009b20:	e7b2      	b.n	8009a88 <_scanf_float+0x188>
 8009b22:	6822      	ldr	r2, [r4, #0]
 8009b24:	0591      	lsls	r1, r2, #22
 8009b26:	f57f af1b 	bpl.w	8009960 <_scanf_float+0x60>
 8009b2a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009b2e:	6022      	str	r2, [r4, #0]
 8009b30:	f8cd 9004 	str.w	r9, [sp, #4]
 8009b34:	e7a8      	b.n	8009a88 <_scanf_float+0x188>
 8009b36:	6822      	ldr	r2, [r4, #0]
 8009b38:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009b3c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009b40:	d006      	beq.n	8009b50 <_scanf_float+0x250>
 8009b42:	0550      	lsls	r0, r2, #21
 8009b44:	f57f af0c 	bpl.w	8009960 <_scanf_float+0x60>
 8009b48:	f1b9 0f00 	cmp.w	r9, #0
 8009b4c:	f43f af0f 	beq.w	800996e <_scanf_float+0x6e>
 8009b50:	0591      	lsls	r1, r2, #22
 8009b52:	bf58      	it	pl
 8009b54:	9901      	ldrpl	r1, [sp, #4]
 8009b56:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009b5a:	bf58      	it	pl
 8009b5c:	eba9 0101 	subpl.w	r1, r9, r1
 8009b60:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009b64:	bf58      	it	pl
 8009b66:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009b6a:	6022      	str	r2, [r4, #0]
 8009b6c:	f04f 0900 	mov.w	r9, #0
 8009b70:	e78a      	b.n	8009a88 <_scanf_float+0x188>
 8009b72:	f04f 0a03 	mov.w	sl, #3
 8009b76:	e787      	b.n	8009a88 <_scanf_float+0x188>
 8009b78:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009b7c:	4639      	mov	r1, r7
 8009b7e:	4640      	mov	r0, r8
 8009b80:	4798      	blx	r3
 8009b82:	2800      	cmp	r0, #0
 8009b84:	f43f aedf 	beq.w	8009946 <_scanf_float+0x46>
 8009b88:	e6ea      	b.n	8009960 <_scanf_float+0x60>
 8009b8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009b8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009b92:	463a      	mov	r2, r7
 8009b94:	4640      	mov	r0, r8
 8009b96:	4798      	blx	r3
 8009b98:	6923      	ldr	r3, [r4, #16]
 8009b9a:	3b01      	subs	r3, #1
 8009b9c:	6123      	str	r3, [r4, #16]
 8009b9e:	e6ec      	b.n	800997a <_scanf_float+0x7a>
 8009ba0:	1e6b      	subs	r3, r5, #1
 8009ba2:	2b06      	cmp	r3, #6
 8009ba4:	d825      	bhi.n	8009bf2 <_scanf_float+0x2f2>
 8009ba6:	2d02      	cmp	r5, #2
 8009ba8:	d836      	bhi.n	8009c18 <_scanf_float+0x318>
 8009baa:	455e      	cmp	r6, fp
 8009bac:	f67f aee8 	bls.w	8009980 <_scanf_float+0x80>
 8009bb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009bb4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009bb8:	463a      	mov	r2, r7
 8009bba:	4640      	mov	r0, r8
 8009bbc:	4798      	blx	r3
 8009bbe:	6923      	ldr	r3, [r4, #16]
 8009bc0:	3b01      	subs	r3, #1
 8009bc2:	6123      	str	r3, [r4, #16]
 8009bc4:	e7f1      	b.n	8009baa <_scanf_float+0x2aa>
 8009bc6:	9802      	ldr	r0, [sp, #8]
 8009bc8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009bcc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009bd0:	9002      	str	r0, [sp, #8]
 8009bd2:	463a      	mov	r2, r7
 8009bd4:	4640      	mov	r0, r8
 8009bd6:	4798      	blx	r3
 8009bd8:	6923      	ldr	r3, [r4, #16]
 8009bda:	3b01      	subs	r3, #1
 8009bdc:	6123      	str	r3, [r4, #16]
 8009bde:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009be2:	fa5f fa8a 	uxtb.w	sl, sl
 8009be6:	f1ba 0f02 	cmp.w	sl, #2
 8009bea:	d1ec      	bne.n	8009bc6 <_scanf_float+0x2c6>
 8009bec:	3d03      	subs	r5, #3
 8009bee:	b2ed      	uxtb	r5, r5
 8009bf0:	1b76      	subs	r6, r6, r5
 8009bf2:	6823      	ldr	r3, [r4, #0]
 8009bf4:	05da      	lsls	r2, r3, #23
 8009bf6:	d52f      	bpl.n	8009c58 <_scanf_float+0x358>
 8009bf8:	055b      	lsls	r3, r3, #21
 8009bfa:	d510      	bpl.n	8009c1e <_scanf_float+0x31e>
 8009bfc:	455e      	cmp	r6, fp
 8009bfe:	f67f aebf 	bls.w	8009980 <_scanf_float+0x80>
 8009c02:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009c06:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009c0a:	463a      	mov	r2, r7
 8009c0c:	4640      	mov	r0, r8
 8009c0e:	4798      	blx	r3
 8009c10:	6923      	ldr	r3, [r4, #16]
 8009c12:	3b01      	subs	r3, #1
 8009c14:	6123      	str	r3, [r4, #16]
 8009c16:	e7f1      	b.n	8009bfc <_scanf_float+0x2fc>
 8009c18:	46aa      	mov	sl, r5
 8009c1a:	9602      	str	r6, [sp, #8]
 8009c1c:	e7df      	b.n	8009bde <_scanf_float+0x2de>
 8009c1e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009c22:	6923      	ldr	r3, [r4, #16]
 8009c24:	2965      	cmp	r1, #101	; 0x65
 8009c26:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8009c2a:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8009c2e:	6123      	str	r3, [r4, #16]
 8009c30:	d00c      	beq.n	8009c4c <_scanf_float+0x34c>
 8009c32:	2945      	cmp	r1, #69	; 0x45
 8009c34:	d00a      	beq.n	8009c4c <_scanf_float+0x34c>
 8009c36:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009c3a:	463a      	mov	r2, r7
 8009c3c:	4640      	mov	r0, r8
 8009c3e:	4798      	blx	r3
 8009c40:	6923      	ldr	r3, [r4, #16]
 8009c42:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009c46:	3b01      	subs	r3, #1
 8009c48:	1eb5      	subs	r5, r6, #2
 8009c4a:	6123      	str	r3, [r4, #16]
 8009c4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009c50:	463a      	mov	r2, r7
 8009c52:	4640      	mov	r0, r8
 8009c54:	4798      	blx	r3
 8009c56:	462e      	mov	r6, r5
 8009c58:	6825      	ldr	r5, [r4, #0]
 8009c5a:	f015 0510 	ands.w	r5, r5, #16
 8009c5e:	d158      	bne.n	8009d12 <_scanf_float+0x412>
 8009c60:	7035      	strb	r5, [r6, #0]
 8009c62:	6823      	ldr	r3, [r4, #0]
 8009c64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009c68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009c6c:	d11c      	bne.n	8009ca8 <_scanf_float+0x3a8>
 8009c6e:	9b01      	ldr	r3, [sp, #4]
 8009c70:	454b      	cmp	r3, r9
 8009c72:	eba3 0209 	sub.w	r2, r3, r9
 8009c76:	d124      	bne.n	8009cc2 <_scanf_float+0x3c2>
 8009c78:	2200      	movs	r2, #0
 8009c7a:	4659      	mov	r1, fp
 8009c7c:	4640      	mov	r0, r8
 8009c7e:	f000 ff29 	bl	800aad4 <_strtod_r>
 8009c82:	9b03      	ldr	r3, [sp, #12]
 8009c84:	6821      	ldr	r1, [r4, #0]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f011 0f02 	tst.w	r1, #2
 8009c8c:	ec57 6b10 	vmov	r6, r7, d0
 8009c90:	f103 0204 	add.w	r2, r3, #4
 8009c94:	d020      	beq.n	8009cd8 <_scanf_float+0x3d8>
 8009c96:	9903      	ldr	r1, [sp, #12]
 8009c98:	600a      	str	r2, [r1, #0]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	e9c3 6700 	strd	r6, r7, [r3]
 8009ca0:	68e3      	ldr	r3, [r4, #12]
 8009ca2:	3301      	adds	r3, #1
 8009ca4:	60e3      	str	r3, [r4, #12]
 8009ca6:	e66c      	b.n	8009982 <_scanf_float+0x82>
 8009ca8:	9b04      	ldr	r3, [sp, #16]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d0e4      	beq.n	8009c78 <_scanf_float+0x378>
 8009cae:	9905      	ldr	r1, [sp, #20]
 8009cb0:	230a      	movs	r3, #10
 8009cb2:	462a      	mov	r2, r5
 8009cb4:	3101      	adds	r1, #1
 8009cb6:	4640      	mov	r0, r8
 8009cb8:	f000 ff96 	bl	800abe8 <_strtol_r>
 8009cbc:	9b04      	ldr	r3, [sp, #16]
 8009cbe:	9e05      	ldr	r6, [sp, #20]
 8009cc0:	1ac2      	subs	r2, r0, r3
 8009cc2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009cc6:	429e      	cmp	r6, r3
 8009cc8:	bf28      	it	cs
 8009cca:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009cce:	4912      	ldr	r1, [pc, #72]	; (8009d18 <_scanf_float+0x418>)
 8009cd0:	4630      	mov	r0, r6
 8009cd2:	f000 f8b9 	bl	8009e48 <siprintf>
 8009cd6:	e7cf      	b.n	8009c78 <_scanf_float+0x378>
 8009cd8:	f011 0f04 	tst.w	r1, #4
 8009cdc:	9903      	ldr	r1, [sp, #12]
 8009cde:	600a      	str	r2, [r1, #0]
 8009ce0:	d1db      	bne.n	8009c9a <_scanf_float+0x39a>
 8009ce2:	f8d3 8000 	ldr.w	r8, [r3]
 8009ce6:	ee10 2a10 	vmov	r2, s0
 8009cea:	ee10 0a10 	vmov	r0, s0
 8009cee:	463b      	mov	r3, r7
 8009cf0:	4639      	mov	r1, r7
 8009cf2:	f7f6 ff1b 	bl	8000b2c <__aeabi_dcmpun>
 8009cf6:	b128      	cbz	r0, 8009d04 <_scanf_float+0x404>
 8009cf8:	4808      	ldr	r0, [pc, #32]	; (8009d1c <_scanf_float+0x41c>)
 8009cfa:	f000 f89f 	bl	8009e3c <nanf>
 8009cfe:	ed88 0a00 	vstr	s0, [r8]
 8009d02:	e7cd      	b.n	8009ca0 <_scanf_float+0x3a0>
 8009d04:	4630      	mov	r0, r6
 8009d06:	4639      	mov	r1, r7
 8009d08:	f7f6 ff6e 	bl	8000be8 <__aeabi_d2f>
 8009d0c:	f8c8 0000 	str.w	r0, [r8]
 8009d10:	e7c6      	b.n	8009ca0 <_scanf_float+0x3a0>
 8009d12:	2500      	movs	r5, #0
 8009d14:	e635      	b.n	8009982 <_scanf_float+0x82>
 8009d16:	bf00      	nop
 8009d18:	0800dcbc 	.word	0x0800dcbc
 8009d1c:	0800e138 	.word	0x0800e138

08009d20 <iprintf>:
 8009d20:	b40f      	push	{r0, r1, r2, r3}
 8009d22:	4b0a      	ldr	r3, [pc, #40]	; (8009d4c <iprintf+0x2c>)
 8009d24:	b513      	push	{r0, r1, r4, lr}
 8009d26:	681c      	ldr	r4, [r3, #0]
 8009d28:	b124      	cbz	r4, 8009d34 <iprintf+0x14>
 8009d2a:	69a3      	ldr	r3, [r4, #24]
 8009d2c:	b913      	cbnz	r3, 8009d34 <iprintf+0x14>
 8009d2e:	4620      	mov	r0, r4
 8009d30:	f001 ffb0 	bl	800bc94 <__sinit>
 8009d34:	ab05      	add	r3, sp, #20
 8009d36:	9a04      	ldr	r2, [sp, #16]
 8009d38:	68a1      	ldr	r1, [r4, #8]
 8009d3a:	9301      	str	r3, [sp, #4]
 8009d3c:	4620      	mov	r0, r4
 8009d3e:	f003 fb35 	bl	800d3ac <_vfiprintf_r>
 8009d42:	b002      	add	sp, #8
 8009d44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d48:	b004      	add	sp, #16
 8009d4a:	4770      	bx	lr
 8009d4c:	20000010 	.word	0x20000010

08009d50 <_puts_r>:
 8009d50:	b570      	push	{r4, r5, r6, lr}
 8009d52:	460e      	mov	r6, r1
 8009d54:	4605      	mov	r5, r0
 8009d56:	b118      	cbz	r0, 8009d60 <_puts_r+0x10>
 8009d58:	6983      	ldr	r3, [r0, #24]
 8009d5a:	b90b      	cbnz	r3, 8009d60 <_puts_r+0x10>
 8009d5c:	f001 ff9a 	bl	800bc94 <__sinit>
 8009d60:	69ab      	ldr	r3, [r5, #24]
 8009d62:	68ac      	ldr	r4, [r5, #8]
 8009d64:	b913      	cbnz	r3, 8009d6c <_puts_r+0x1c>
 8009d66:	4628      	mov	r0, r5
 8009d68:	f001 ff94 	bl	800bc94 <__sinit>
 8009d6c:	4b2c      	ldr	r3, [pc, #176]	; (8009e20 <_puts_r+0xd0>)
 8009d6e:	429c      	cmp	r4, r3
 8009d70:	d120      	bne.n	8009db4 <_puts_r+0x64>
 8009d72:	686c      	ldr	r4, [r5, #4]
 8009d74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d76:	07db      	lsls	r3, r3, #31
 8009d78:	d405      	bmi.n	8009d86 <_puts_r+0x36>
 8009d7a:	89a3      	ldrh	r3, [r4, #12]
 8009d7c:	0598      	lsls	r0, r3, #22
 8009d7e:	d402      	bmi.n	8009d86 <_puts_r+0x36>
 8009d80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d82:	f002 fb98 	bl	800c4b6 <__retarget_lock_acquire_recursive>
 8009d86:	89a3      	ldrh	r3, [r4, #12]
 8009d88:	0719      	lsls	r1, r3, #28
 8009d8a:	d51d      	bpl.n	8009dc8 <_puts_r+0x78>
 8009d8c:	6923      	ldr	r3, [r4, #16]
 8009d8e:	b1db      	cbz	r3, 8009dc8 <_puts_r+0x78>
 8009d90:	3e01      	subs	r6, #1
 8009d92:	68a3      	ldr	r3, [r4, #8]
 8009d94:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009d98:	3b01      	subs	r3, #1
 8009d9a:	60a3      	str	r3, [r4, #8]
 8009d9c:	bb39      	cbnz	r1, 8009dee <_puts_r+0x9e>
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	da38      	bge.n	8009e14 <_puts_r+0xc4>
 8009da2:	4622      	mov	r2, r4
 8009da4:	210a      	movs	r1, #10
 8009da6:	4628      	mov	r0, r5
 8009da8:	f000 ff20 	bl	800abec <__swbuf_r>
 8009dac:	3001      	adds	r0, #1
 8009dae:	d011      	beq.n	8009dd4 <_puts_r+0x84>
 8009db0:	250a      	movs	r5, #10
 8009db2:	e011      	b.n	8009dd8 <_puts_r+0x88>
 8009db4:	4b1b      	ldr	r3, [pc, #108]	; (8009e24 <_puts_r+0xd4>)
 8009db6:	429c      	cmp	r4, r3
 8009db8:	d101      	bne.n	8009dbe <_puts_r+0x6e>
 8009dba:	68ac      	ldr	r4, [r5, #8]
 8009dbc:	e7da      	b.n	8009d74 <_puts_r+0x24>
 8009dbe:	4b1a      	ldr	r3, [pc, #104]	; (8009e28 <_puts_r+0xd8>)
 8009dc0:	429c      	cmp	r4, r3
 8009dc2:	bf08      	it	eq
 8009dc4:	68ec      	ldreq	r4, [r5, #12]
 8009dc6:	e7d5      	b.n	8009d74 <_puts_r+0x24>
 8009dc8:	4621      	mov	r1, r4
 8009dca:	4628      	mov	r0, r5
 8009dcc:	f000 ff60 	bl	800ac90 <__swsetup_r>
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	d0dd      	beq.n	8009d90 <_puts_r+0x40>
 8009dd4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8009dd8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009dda:	07da      	lsls	r2, r3, #31
 8009ddc:	d405      	bmi.n	8009dea <_puts_r+0x9a>
 8009dde:	89a3      	ldrh	r3, [r4, #12]
 8009de0:	059b      	lsls	r3, r3, #22
 8009de2:	d402      	bmi.n	8009dea <_puts_r+0x9a>
 8009de4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009de6:	f002 fb67 	bl	800c4b8 <__retarget_lock_release_recursive>
 8009dea:	4628      	mov	r0, r5
 8009dec:	bd70      	pop	{r4, r5, r6, pc}
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	da04      	bge.n	8009dfc <_puts_r+0xac>
 8009df2:	69a2      	ldr	r2, [r4, #24]
 8009df4:	429a      	cmp	r2, r3
 8009df6:	dc06      	bgt.n	8009e06 <_puts_r+0xb6>
 8009df8:	290a      	cmp	r1, #10
 8009dfa:	d004      	beq.n	8009e06 <_puts_r+0xb6>
 8009dfc:	6823      	ldr	r3, [r4, #0]
 8009dfe:	1c5a      	adds	r2, r3, #1
 8009e00:	6022      	str	r2, [r4, #0]
 8009e02:	7019      	strb	r1, [r3, #0]
 8009e04:	e7c5      	b.n	8009d92 <_puts_r+0x42>
 8009e06:	4622      	mov	r2, r4
 8009e08:	4628      	mov	r0, r5
 8009e0a:	f000 feef 	bl	800abec <__swbuf_r>
 8009e0e:	3001      	adds	r0, #1
 8009e10:	d1bf      	bne.n	8009d92 <_puts_r+0x42>
 8009e12:	e7df      	b.n	8009dd4 <_puts_r+0x84>
 8009e14:	6823      	ldr	r3, [r4, #0]
 8009e16:	250a      	movs	r5, #10
 8009e18:	1c5a      	adds	r2, r3, #1
 8009e1a:	6022      	str	r2, [r4, #0]
 8009e1c:	701d      	strb	r5, [r3, #0]
 8009e1e:	e7db      	b.n	8009dd8 <_puts_r+0x88>
 8009e20:	0800ded0 	.word	0x0800ded0
 8009e24:	0800def0 	.word	0x0800def0
 8009e28:	0800deb0 	.word	0x0800deb0

08009e2c <puts>:
 8009e2c:	4b02      	ldr	r3, [pc, #8]	; (8009e38 <puts+0xc>)
 8009e2e:	4601      	mov	r1, r0
 8009e30:	6818      	ldr	r0, [r3, #0]
 8009e32:	f7ff bf8d 	b.w	8009d50 <_puts_r>
 8009e36:	bf00      	nop
 8009e38:	20000010 	.word	0x20000010

08009e3c <nanf>:
 8009e3c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009e44 <nanf+0x8>
 8009e40:	4770      	bx	lr
 8009e42:	bf00      	nop
 8009e44:	7fc00000 	.word	0x7fc00000

08009e48 <siprintf>:
 8009e48:	b40e      	push	{r1, r2, r3}
 8009e4a:	b500      	push	{lr}
 8009e4c:	b09c      	sub	sp, #112	; 0x70
 8009e4e:	ab1d      	add	r3, sp, #116	; 0x74
 8009e50:	9002      	str	r0, [sp, #8]
 8009e52:	9006      	str	r0, [sp, #24]
 8009e54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009e58:	4809      	ldr	r0, [pc, #36]	; (8009e80 <siprintf+0x38>)
 8009e5a:	9107      	str	r1, [sp, #28]
 8009e5c:	9104      	str	r1, [sp, #16]
 8009e5e:	4909      	ldr	r1, [pc, #36]	; (8009e84 <siprintf+0x3c>)
 8009e60:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e64:	9105      	str	r1, [sp, #20]
 8009e66:	6800      	ldr	r0, [r0, #0]
 8009e68:	9301      	str	r3, [sp, #4]
 8009e6a:	a902      	add	r1, sp, #8
 8009e6c:	f003 f974 	bl	800d158 <_svfiprintf_r>
 8009e70:	9b02      	ldr	r3, [sp, #8]
 8009e72:	2200      	movs	r2, #0
 8009e74:	701a      	strb	r2, [r3, #0]
 8009e76:	b01c      	add	sp, #112	; 0x70
 8009e78:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e7c:	b003      	add	sp, #12
 8009e7e:	4770      	bx	lr
 8009e80:	20000010 	.word	0x20000010
 8009e84:	ffff0208 	.word	0xffff0208

08009e88 <sulp>:
 8009e88:	b570      	push	{r4, r5, r6, lr}
 8009e8a:	4604      	mov	r4, r0
 8009e8c:	460d      	mov	r5, r1
 8009e8e:	ec45 4b10 	vmov	d0, r4, r5
 8009e92:	4616      	mov	r6, r2
 8009e94:	f002 fefc 	bl	800cc90 <__ulp>
 8009e98:	ec51 0b10 	vmov	r0, r1, d0
 8009e9c:	b17e      	cbz	r6, 8009ebe <sulp+0x36>
 8009e9e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009ea2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	dd09      	ble.n	8009ebe <sulp+0x36>
 8009eaa:	051b      	lsls	r3, r3, #20
 8009eac:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009eb0:	2400      	movs	r4, #0
 8009eb2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009eb6:	4622      	mov	r2, r4
 8009eb8:	462b      	mov	r3, r5
 8009eba:	f7f6 fb9d 	bl	80005f8 <__aeabi_dmul>
 8009ebe:	bd70      	pop	{r4, r5, r6, pc}

08009ec0 <_strtod_l>:
 8009ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec4:	b0a3      	sub	sp, #140	; 0x8c
 8009ec6:	461f      	mov	r7, r3
 8009ec8:	2300      	movs	r3, #0
 8009eca:	931e      	str	r3, [sp, #120]	; 0x78
 8009ecc:	4ba4      	ldr	r3, [pc, #656]	; (800a160 <_strtod_l+0x2a0>)
 8009ece:	9219      	str	r2, [sp, #100]	; 0x64
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	9307      	str	r3, [sp, #28]
 8009ed4:	4604      	mov	r4, r0
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	4688      	mov	r8, r1
 8009eda:	f7f6 f979 	bl	80001d0 <strlen>
 8009ede:	f04f 0a00 	mov.w	sl, #0
 8009ee2:	4605      	mov	r5, r0
 8009ee4:	f04f 0b00 	mov.w	fp, #0
 8009ee8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8009eec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009eee:	781a      	ldrb	r2, [r3, #0]
 8009ef0:	2a2b      	cmp	r2, #43	; 0x2b
 8009ef2:	d04c      	beq.n	8009f8e <_strtod_l+0xce>
 8009ef4:	d839      	bhi.n	8009f6a <_strtod_l+0xaa>
 8009ef6:	2a0d      	cmp	r2, #13
 8009ef8:	d832      	bhi.n	8009f60 <_strtod_l+0xa0>
 8009efa:	2a08      	cmp	r2, #8
 8009efc:	d832      	bhi.n	8009f64 <_strtod_l+0xa4>
 8009efe:	2a00      	cmp	r2, #0
 8009f00:	d03c      	beq.n	8009f7c <_strtod_l+0xbc>
 8009f02:	2300      	movs	r3, #0
 8009f04:	930e      	str	r3, [sp, #56]	; 0x38
 8009f06:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8009f08:	7833      	ldrb	r3, [r6, #0]
 8009f0a:	2b30      	cmp	r3, #48	; 0x30
 8009f0c:	f040 80b4 	bne.w	800a078 <_strtod_l+0x1b8>
 8009f10:	7873      	ldrb	r3, [r6, #1]
 8009f12:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009f16:	2b58      	cmp	r3, #88	; 0x58
 8009f18:	d16c      	bne.n	8009ff4 <_strtod_l+0x134>
 8009f1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f1c:	9301      	str	r3, [sp, #4]
 8009f1e:	ab1e      	add	r3, sp, #120	; 0x78
 8009f20:	9702      	str	r7, [sp, #8]
 8009f22:	9300      	str	r3, [sp, #0]
 8009f24:	4a8f      	ldr	r2, [pc, #572]	; (800a164 <_strtod_l+0x2a4>)
 8009f26:	ab1f      	add	r3, sp, #124	; 0x7c
 8009f28:	a91d      	add	r1, sp, #116	; 0x74
 8009f2a:	4620      	mov	r0, r4
 8009f2c:	f001 ffb6 	bl	800be9c <__gethex>
 8009f30:	f010 0707 	ands.w	r7, r0, #7
 8009f34:	4605      	mov	r5, r0
 8009f36:	d005      	beq.n	8009f44 <_strtod_l+0x84>
 8009f38:	2f06      	cmp	r7, #6
 8009f3a:	d12a      	bne.n	8009f92 <_strtod_l+0xd2>
 8009f3c:	3601      	adds	r6, #1
 8009f3e:	2300      	movs	r3, #0
 8009f40:	961d      	str	r6, [sp, #116]	; 0x74
 8009f42:	930e      	str	r3, [sp, #56]	; 0x38
 8009f44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	f040 8596 	bne.w	800aa78 <_strtod_l+0xbb8>
 8009f4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f4e:	b1db      	cbz	r3, 8009f88 <_strtod_l+0xc8>
 8009f50:	4652      	mov	r2, sl
 8009f52:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009f56:	ec43 2b10 	vmov	d0, r2, r3
 8009f5a:	b023      	add	sp, #140	; 0x8c
 8009f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f60:	2a20      	cmp	r2, #32
 8009f62:	d1ce      	bne.n	8009f02 <_strtod_l+0x42>
 8009f64:	3301      	adds	r3, #1
 8009f66:	931d      	str	r3, [sp, #116]	; 0x74
 8009f68:	e7c0      	b.n	8009eec <_strtod_l+0x2c>
 8009f6a:	2a2d      	cmp	r2, #45	; 0x2d
 8009f6c:	d1c9      	bne.n	8009f02 <_strtod_l+0x42>
 8009f6e:	2201      	movs	r2, #1
 8009f70:	920e      	str	r2, [sp, #56]	; 0x38
 8009f72:	1c5a      	adds	r2, r3, #1
 8009f74:	921d      	str	r2, [sp, #116]	; 0x74
 8009f76:	785b      	ldrb	r3, [r3, #1]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d1c4      	bne.n	8009f06 <_strtod_l+0x46>
 8009f7c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009f7e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	f040 8576 	bne.w	800aa74 <_strtod_l+0xbb4>
 8009f88:	4652      	mov	r2, sl
 8009f8a:	465b      	mov	r3, fp
 8009f8c:	e7e3      	b.n	8009f56 <_strtod_l+0x96>
 8009f8e:	2200      	movs	r2, #0
 8009f90:	e7ee      	b.n	8009f70 <_strtod_l+0xb0>
 8009f92:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009f94:	b13a      	cbz	r2, 8009fa6 <_strtod_l+0xe6>
 8009f96:	2135      	movs	r1, #53	; 0x35
 8009f98:	a820      	add	r0, sp, #128	; 0x80
 8009f9a:	f002 ff84 	bl	800cea6 <__copybits>
 8009f9e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009fa0:	4620      	mov	r0, r4
 8009fa2:	f002 fb49 	bl	800c638 <_Bfree>
 8009fa6:	3f01      	subs	r7, #1
 8009fa8:	2f05      	cmp	r7, #5
 8009faa:	d807      	bhi.n	8009fbc <_strtod_l+0xfc>
 8009fac:	e8df f007 	tbb	[pc, r7]
 8009fb0:	1d180b0e 	.word	0x1d180b0e
 8009fb4:	030e      	.short	0x030e
 8009fb6:	f04f 0b00 	mov.w	fp, #0
 8009fba:	46da      	mov	sl, fp
 8009fbc:	0728      	lsls	r0, r5, #28
 8009fbe:	d5c1      	bpl.n	8009f44 <_strtod_l+0x84>
 8009fc0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009fc4:	e7be      	b.n	8009f44 <_strtod_l+0x84>
 8009fc6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8009fca:	e7f7      	b.n	8009fbc <_strtod_l+0xfc>
 8009fcc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8009fd0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009fd2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009fd6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009fda:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009fde:	e7ed      	b.n	8009fbc <_strtod_l+0xfc>
 8009fe0:	f8df b184 	ldr.w	fp, [pc, #388]	; 800a168 <_strtod_l+0x2a8>
 8009fe4:	f04f 0a00 	mov.w	sl, #0
 8009fe8:	e7e8      	b.n	8009fbc <_strtod_l+0xfc>
 8009fea:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009fee:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009ff2:	e7e3      	b.n	8009fbc <_strtod_l+0xfc>
 8009ff4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009ff6:	1c5a      	adds	r2, r3, #1
 8009ff8:	921d      	str	r2, [sp, #116]	; 0x74
 8009ffa:	785b      	ldrb	r3, [r3, #1]
 8009ffc:	2b30      	cmp	r3, #48	; 0x30
 8009ffe:	d0f9      	beq.n	8009ff4 <_strtod_l+0x134>
 800a000:	2b00      	cmp	r3, #0
 800a002:	d09f      	beq.n	8009f44 <_strtod_l+0x84>
 800a004:	2301      	movs	r3, #1
 800a006:	f04f 0900 	mov.w	r9, #0
 800a00a:	9304      	str	r3, [sp, #16]
 800a00c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a00e:	930a      	str	r3, [sp, #40]	; 0x28
 800a010:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a014:	464f      	mov	r7, r9
 800a016:	220a      	movs	r2, #10
 800a018:	981d      	ldr	r0, [sp, #116]	; 0x74
 800a01a:	7806      	ldrb	r6, [r0, #0]
 800a01c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a020:	b2d9      	uxtb	r1, r3
 800a022:	2909      	cmp	r1, #9
 800a024:	d92a      	bls.n	800a07c <_strtod_l+0x1bc>
 800a026:	9907      	ldr	r1, [sp, #28]
 800a028:	462a      	mov	r2, r5
 800a02a:	f003 fb4c 	bl	800d6c6 <strncmp>
 800a02e:	b398      	cbz	r0, 800a098 <_strtod_l+0x1d8>
 800a030:	2000      	movs	r0, #0
 800a032:	4633      	mov	r3, r6
 800a034:	463d      	mov	r5, r7
 800a036:	9007      	str	r0, [sp, #28]
 800a038:	4602      	mov	r2, r0
 800a03a:	2b65      	cmp	r3, #101	; 0x65
 800a03c:	d001      	beq.n	800a042 <_strtod_l+0x182>
 800a03e:	2b45      	cmp	r3, #69	; 0x45
 800a040:	d118      	bne.n	800a074 <_strtod_l+0x1b4>
 800a042:	b91d      	cbnz	r5, 800a04c <_strtod_l+0x18c>
 800a044:	9b04      	ldr	r3, [sp, #16]
 800a046:	4303      	orrs	r3, r0
 800a048:	d098      	beq.n	8009f7c <_strtod_l+0xbc>
 800a04a:	2500      	movs	r5, #0
 800a04c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800a050:	f108 0301 	add.w	r3, r8, #1
 800a054:	931d      	str	r3, [sp, #116]	; 0x74
 800a056:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a05a:	2b2b      	cmp	r3, #43	; 0x2b
 800a05c:	d075      	beq.n	800a14a <_strtod_l+0x28a>
 800a05e:	2b2d      	cmp	r3, #45	; 0x2d
 800a060:	d07b      	beq.n	800a15a <_strtod_l+0x29a>
 800a062:	f04f 0c00 	mov.w	ip, #0
 800a066:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a06a:	2909      	cmp	r1, #9
 800a06c:	f240 8082 	bls.w	800a174 <_strtod_l+0x2b4>
 800a070:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a074:	2600      	movs	r6, #0
 800a076:	e09d      	b.n	800a1b4 <_strtod_l+0x2f4>
 800a078:	2300      	movs	r3, #0
 800a07a:	e7c4      	b.n	800a006 <_strtod_l+0x146>
 800a07c:	2f08      	cmp	r7, #8
 800a07e:	bfd8      	it	le
 800a080:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a082:	f100 0001 	add.w	r0, r0, #1
 800a086:	bfda      	itte	le
 800a088:	fb02 3301 	mlale	r3, r2, r1, r3
 800a08c:	9309      	strle	r3, [sp, #36]	; 0x24
 800a08e:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a092:	3701      	adds	r7, #1
 800a094:	901d      	str	r0, [sp, #116]	; 0x74
 800a096:	e7bf      	b.n	800a018 <_strtod_l+0x158>
 800a098:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a09a:	195a      	adds	r2, r3, r5
 800a09c:	921d      	str	r2, [sp, #116]	; 0x74
 800a09e:	5d5b      	ldrb	r3, [r3, r5]
 800a0a0:	2f00      	cmp	r7, #0
 800a0a2:	d037      	beq.n	800a114 <_strtod_l+0x254>
 800a0a4:	9007      	str	r0, [sp, #28]
 800a0a6:	463d      	mov	r5, r7
 800a0a8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a0ac:	2a09      	cmp	r2, #9
 800a0ae:	d912      	bls.n	800a0d6 <_strtod_l+0x216>
 800a0b0:	2201      	movs	r2, #1
 800a0b2:	e7c2      	b.n	800a03a <_strtod_l+0x17a>
 800a0b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a0b6:	1c5a      	adds	r2, r3, #1
 800a0b8:	921d      	str	r2, [sp, #116]	; 0x74
 800a0ba:	785b      	ldrb	r3, [r3, #1]
 800a0bc:	3001      	adds	r0, #1
 800a0be:	2b30      	cmp	r3, #48	; 0x30
 800a0c0:	d0f8      	beq.n	800a0b4 <_strtod_l+0x1f4>
 800a0c2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800a0c6:	2a08      	cmp	r2, #8
 800a0c8:	f200 84db 	bhi.w	800aa82 <_strtod_l+0xbc2>
 800a0cc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a0ce:	9007      	str	r0, [sp, #28]
 800a0d0:	2000      	movs	r0, #0
 800a0d2:	920a      	str	r2, [sp, #40]	; 0x28
 800a0d4:	4605      	mov	r5, r0
 800a0d6:	3b30      	subs	r3, #48	; 0x30
 800a0d8:	f100 0201 	add.w	r2, r0, #1
 800a0dc:	d014      	beq.n	800a108 <_strtod_l+0x248>
 800a0de:	9907      	ldr	r1, [sp, #28]
 800a0e0:	4411      	add	r1, r2
 800a0e2:	9107      	str	r1, [sp, #28]
 800a0e4:	462a      	mov	r2, r5
 800a0e6:	eb00 0e05 	add.w	lr, r0, r5
 800a0ea:	210a      	movs	r1, #10
 800a0ec:	4572      	cmp	r2, lr
 800a0ee:	d113      	bne.n	800a118 <_strtod_l+0x258>
 800a0f0:	182a      	adds	r2, r5, r0
 800a0f2:	2a08      	cmp	r2, #8
 800a0f4:	f105 0501 	add.w	r5, r5, #1
 800a0f8:	4405      	add	r5, r0
 800a0fa:	dc1c      	bgt.n	800a136 <_strtod_l+0x276>
 800a0fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a0fe:	220a      	movs	r2, #10
 800a100:	fb02 3301 	mla	r3, r2, r1, r3
 800a104:	9309      	str	r3, [sp, #36]	; 0x24
 800a106:	2200      	movs	r2, #0
 800a108:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a10a:	1c59      	adds	r1, r3, #1
 800a10c:	911d      	str	r1, [sp, #116]	; 0x74
 800a10e:	785b      	ldrb	r3, [r3, #1]
 800a110:	4610      	mov	r0, r2
 800a112:	e7c9      	b.n	800a0a8 <_strtod_l+0x1e8>
 800a114:	4638      	mov	r0, r7
 800a116:	e7d2      	b.n	800a0be <_strtod_l+0x1fe>
 800a118:	2a08      	cmp	r2, #8
 800a11a:	dc04      	bgt.n	800a126 <_strtod_l+0x266>
 800a11c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a11e:	434e      	muls	r6, r1
 800a120:	9609      	str	r6, [sp, #36]	; 0x24
 800a122:	3201      	adds	r2, #1
 800a124:	e7e2      	b.n	800a0ec <_strtod_l+0x22c>
 800a126:	f102 0c01 	add.w	ip, r2, #1
 800a12a:	f1bc 0f10 	cmp.w	ip, #16
 800a12e:	bfd8      	it	le
 800a130:	fb01 f909 	mulle.w	r9, r1, r9
 800a134:	e7f5      	b.n	800a122 <_strtod_l+0x262>
 800a136:	2d10      	cmp	r5, #16
 800a138:	bfdc      	itt	le
 800a13a:	220a      	movle	r2, #10
 800a13c:	fb02 3909 	mlale	r9, r2, r9, r3
 800a140:	e7e1      	b.n	800a106 <_strtod_l+0x246>
 800a142:	2300      	movs	r3, #0
 800a144:	9307      	str	r3, [sp, #28]
 800a146:	2201      	movs	r2, #1
 800a148:	e77c      	b.n	800a044 <_strtod_l+0x184>
 800a14a:	f04f 0c00 	mov.w	ip, #0
 800a14e:	f108 0302 	add.w	r3, r8, #2
 800a152:	931d      	str	r3, [sp, #116]	; 0x74
 800a154:	f898 3002 	ldrb.w	r3, [r8, #2]
 800a158:	e785      	b.n	800a066 <_strtod_l+0x1a6>
 800a15a:	f04f 0c01 	mov.w	ip, #1
 800a15e:	e7f6      	b.n	800a14e <_strtod_l+0x28e>
 800a160:	0800df7c 	.word	0x0800df7c
 800a164:	0800dcc4 	.word	0x0800dcc4
 800a168:	7ff00000 	.word	0x7ff00000
 800a16c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a16e:	1c59      	adds	r1, r3, #1
 800a170:	911d      	str	r1, [sp, #116]	; 0x74
 800a172:	785b      	ldrb	r3, [r3, #1]
 800a174:	2b30      	cmp	r3, #48	; 0x30
 800a176:	d0f9      	beq.n	800a16c <_strtod_l+0x2ac>
 800a178:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800a17c:	2908      	cmp	r1, #8
 800a17e:	f63f af79 	bhi.w	800a074 <_strtod_l+0x1b4>
 800a182:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800a186:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a188:	9308      	str	r3, [sp, #32]
 800a18a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a18c:	1c59      	adds	r1, r3, #1
 800a18e:	911d      	str	r1, [sp, #116]	; 0x74
 800a190:	785b      	ldrb	r3, [r3, #1]
 800a192:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800a196:	2e09      	cmp	r6, #9
 800a198:	d937      	bls.n	800a20a <_strtod_l+0x34a>
 800a19a:	9e08      	ldr	r6, [sp, #32]
 800a19c:	1b89      	subs	r1, r1, r6
 800a19e:	2908      	cmp	r1, #8
 800a1a0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a1a4:	dc02      	bgt.n	800a1ac <_strtod_l+0x2ec>
 800a1a6:	4576      	cmp	r6, lr
 800a1a8:	bfa8      	it	ge
 800a1aa:	4676      	movge	r6, lr
 800a1ac:	f1bc 0f00 	cmp.w	ip, #0
 800a1b0:	d000      	beq.n	800a1b4 <_strtod_l+0x2f4>
 800a1b2:	4276      	negs	r6, r6
 800a1b4:	2d00      	cmp	r5, #0
 800a1b6:	d14f      	bne.n	800a258 <_strtod_l+0x398>
 800a1b8:	9904      	ldr	r1, [sp, #16]
 800a1ba:	4301      	orrs	r1, r0
 800a1bc:	f47f aec2 	bne.w	8009f44 <_strtod_l+0x84>
 800a1c0:	2a00      	cmp	r2, #0
 800a1c2:	f47f aedb 	bne.w	8009f7c <_strtod_l+0xbc>
 800a1c6:	2b69      	cmp	r3, #105	; 0x69
 800a1c8:	d027      	beq.n	800a21a <_strtod_l+0x35a>
 800a1ca:	dc24      	bgt.n	800a216 <_strtod_l+0x356>
 800a1cc:	2b49      	cmp	r3, #73	; 0x49
 800a1ce:	d024      	beq.n	800a21a <_strtod_l+0x35a>
 800a1d0:	2b4e      	cmp	r3, #78	; 0x4e
 800a1d2:	f47f aed3 	bne.w	8009f7c <_strtod_l+0xbc>
 800a1d6:	499e      	ldr	r1, [pc, #632]	; (800a450 <_strtod_l+0x590>)
 800a1d8:	a81d      	add	r0, sp, #116	; 0x74
 800a1da:	f002 f8b7 	bl	800c34c <__match>
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	f43f aecc 	beq.w	8009f7c <_strtod_l+0xbc>
 800a1e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	2b28      	cmp	r3, #40	; 0x28
 800a1ea:	d12d      	bne.n	800a248 <_strtod_l+0x388>
 800a1ec:	4999      	ldr	r1, [pc, #612]	; (800a454 <_strtod_l+0x594>)
 800a1ee:	aa20      	add	r2, sp, #128	; 0x80
 800a1f0:	a81d      	add	r0, sp, #116	; 0x74
 800a1f2:	f002 f8bf 	bl	800c374 <__hexnan>
 800a1f6:	2805      	cmp	r0, #5
 800a1f8:	d126      	bne.n	800a248 <_strtod_l+0x388>
 800a1fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a1fc:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800a200:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a204:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a208:	e69c      	b.n	8009f44 <_strtod_l+0x84>
 800a20a:	210a      	movs	r1, #10
 800a20c:	fb01 3e0e 	mla	lr, r1, lr, r3
 800a210:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a214:	e7b9      	b.n	800a18a <_strtod_l+0x2ca>
 800a216:	2b6e      	cmp	r3, #110	; 0x6e
 800a218:	e7db      	b.n	800a1d2 <_strtod_l+0x312>
 800a21a:	498f      	ldr	r1, [pc, #572]	; (800a458 <_strtod_l+0x598>)
 800a21c:	a81d      	add	r0, sp, #116	; 0x74
 800a21e:	f002 f895 	bl	800c34c <__match>
 800a222:	2800      	cmp	r0, #0
 800a224:	f43f aeaa 	beq.w	8009f7c <_strtod_l+0xbc>
 800a228:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a22a:	498c      	ldr	r1, [pc, #560]	; (800a45c <_strtod_l+0x59c>)
 800a22c:	3b01      	subs	r3, #1
 800a22e:	a81d      	add	r0, sp, #116	; 0x74
 800a230:	931d      	str	r3, [sp, #116]	; 0x74
 800a232:	f002 f88b 	bl	800c34c <__match>
 800a236:	b910      	cbnz	r0, 800a23e <_strtod_l+0x37e>
 800a238:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a23a:	3301      	adds	r3, #1
 800a23c:	931d      	str	r3, [sp, #116]	; 0x74
 800a23e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800a46c <_strtod_l+0x5ac>
 800a242:	f04f 0a00 	mov.w	sl, #0
 800a246:	e67d      	b.n	8009f44 <_strtod_l+0x84>
 800a248:	4885      	ldr	r0, [pc, #532]	; (800a460 <_strtod_l+0x5a0>)
 800a24a:	f003 f9e1 	bl	800d610 <nan>
 800a24e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a252:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a256:	e675      	b.n	8009f44 <_strtod_l+0x84>
 800a258:	9b07      	ldr	r3, [sp, #28]
 800a25a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a25c:	1af3      	subs	r3, r6, r3
 800a25e:	2f00      	cmp	r7, #0
 800a260:	bf08      	it	eq
 800a262:	462f      	moveq	r7, r5
 800a264:	2d10      	cmp	r5, #16
 800a266:	9308      	str	r3, [sp, #32]
 800a268:	46a8      	mov	r8, r5
 800a26a:	bfa8      	it	ge
 800a26c:	f04f 0810 	movge.w	r8, #16
 800a270:	f7f6 f948 	bl	8000504 <__aeabi_ui2d>
 800a274:	2d09      	cmp	r5, #9
 800a276:	4682      	mov	sl, r0
 800a278:	468b      	mov	fp, r1
 800a27a:	dd13      	ble.n	800a2a4 <_strtod_l+0x3e4>
 800a27c:	4b79      	ldr	r3, [pc, #484]	; (800a464 <_strtod_l+0x5a4>)
 800a27e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a282:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a286:	f7f6 f9b7 	bl	80005f8 <__aeabi_dmul>
 800a28a:	4682      	mov	sl, r0
 800a28c:	4648      	mov	r0, r9
 800a28e:	468b      	mov	fp, r1
 800a290:	f7f6 f938 	bl	8000504 <__aeabi_ui2d>
 800a294:	4602      	mov	r2, r0
 800a296:	460b      	mov	r3, r1
 800a298:	4650      	mov	r0, sl
 800a29a:	4659      	mov	r1, fp
 800a29c:	f7f5 fff6 	bl	800028c <__adddf3>
 800a2a0:	4682      	mov	sl, r0
 800a2a2:	468b      	mov	fp, r1
 800a2a4:	2d0f      	cmp	r5, #15
 800a2a6:	dc38      	bgt.n	800a31a <_strtod_l+0x45a>
 800a2a8:	9b08      	ldr	r3, [sp, #32]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	f43f ae4a 	beq.w	8009f44 <_strtod_l+0x84>
 800a2b0:	dd24      	ble.n	800a2fc <_strtod_l+0x43c>
 800a2b2:	2b16      	cmp	r3, #22
 800a2b4:	dc0b      	bgt.n	800a2ce <_strtod_l+0x40e>
 800a2b6:	4d6b      	ldr	r5, [pc, #428]	; (800a464 <_strtod_l+0x5a4>)
 800a2b8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800a2bc:	e9d5 0100 	ldrd	r0, r1, [r5]
 800a2c0:	4652      	mov	r2, sl
 800a2c2:	465b      	mov	r3, fp
 800a2c4:	f7f6 f998 	bl	80005f8 <__aeabi_dmul>
 800a2c8:	4682      	mov	sl, r0
 800a2ca:	468b      	mov	fp, r1
 800a2cc:	e63a      	b.n	8009f44 <_strtod_l+0x84>
 800a2ce:	9a08      	ldr	r2, [sp, #32]
 800a2d0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a2d4:	4293      	cmp	r3, r2
 800a2d6:	db20      	blt.n	800a31a <_strtod_l+0x45a>
 800a2d8:	4c62      	ldr	r4, [pc, #392]	; (800a464 <_strtod_l+0x5a4>)
 800a2da:	f1c5 050f 	rsb	r5, r5, #15
 800a2de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a2e2:	4652      	mov	r2, sl
 800a2e4:	465b      	mov	r3, fp
 800a2e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2ea:	f7f6 f985 	bl	80005f8 <__aeabi_dmul>
 800a2ee:	9b08      	ldr	r3, [sp, #32]
 800a2f0:	1b5d      	subs	r5, r3, r5
 800a2f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a2f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a2fa:	e7e3      	b.n	800a2c4 <_strtod_l+0x404>
 800a2fc:	9b08      	ldr	r3, [sp, #32]
 800a2fe:	3316      	adds	r3, #22
 800a300:	db0b      	blt.n	800a31a <_strtod_l+0x45a>
 800a302:	9b07      	ldr	r3, [sp, #28]
 800a304:	4a57      	ldr	r2, [pc, #348]	; (800a464 <_strtod_l+0x5a4>)
 800a306:	1b9e      	subs	r6, r3, r6
 800a308:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800a30c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a310:	4650      	mov	r0, sl
 800a312:	4659      	mov	r1, fp
 800a314:	f7f6 fa9a 	bl	800084c <__aeabi_ddiv>
 800a318:	e7d6      	b.n	800a2c8 <_strtod_l+0x408>
 800a31a:	9b08      	ldr	r3, [sp, #32]
 800a31c:	eba5 0808 	sub.w	r8, r5, r8
 800a320:	4498      	add	r8, r3
 800a322:	f1b8 0f00 	cmp.w	r8, #0
 800a326:	dd71      	ble.n	800a40c <_strtod_l+0x54c>
 800a328:	f018 030f 	ands.w	r3, r8, #15
 800a32c:	d00a      	beq.n	800a344 <_strtod_l+0x484>
 800a32e:	494d      	ldr	r1, [pc, #308]	; (800a464 <_strtod_l+0x5a4>)
 800a330:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a334:	4652      	mov	r2, sl
 800a336:	465b      	mov	r3, fp
 800a338:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a33c:	f7f6 f95c 	bl	80005f8 <__aeabi_dmul>
 800a340:	4682      	mov	sl, r0
 800a342:	468b      	mov	fp, r1
 800a344:	f038 080f 	bics.w	r8, r8, #15
 800a348:	d04d      	beq.n	800a3e6 <_strtod_l+0x526>
 800a34a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a34e:	dd22      	ble.n	800a396 <_strtod_l+0x4d6>
 800a350:	2500      	movs	r5, #0
 800a352:	462e      	mov	r6, r5
 800a354:	9509      	str	r5, [sp, #36]	; 0x24
 800a356:	9507      	str	r5, [sp, #28]
 800a358:	2322      	movs	r3, #34	; 0x22
 800a35a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800a46c <_strtod_l+0x5ac>
 800a35e:	6023      	str	r3, [r4, #0]
 800a360:	f04f 0a00 	mov.w	sl, #0
 800a364:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a366:	2b00      	cmp	r3, #0
 800a368:	f43f adec 	beq.w	8009f44 <_strtod_l+0x84>
 800a36c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a36e:	4620      	mov	r0, r4
 800a370:	f002 f962 	bl	800c638 <_Bfree>
 800a374:	9907      	ldr	r1, [sp, #28]
 800a376:	4620      	mov	r0, r4
 800a378:	f002 f95e 	bl	800c638 <_Bfree>
 800a37c:	4631      	mov	r1, r6
 800a37e:	4620      	mov	r0, r4
 800a380:	f002 f95a 	bl	800c638 <_Bfree>
 800a384:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a386:	4620      	mov	r0, r4
 800a388:	f002 f956 	bl	800c638 <_Bfree>
 800a38c:	4629      	mov	r1, r5
 800a38e:	4620      	mov	r0, r4
 800a390:	f002 f952 	bl	800c638 <_Bfree>
 800a394:	e5d6      	b.n	8009f44 <_strtod_l+0x84>
 800a396:	2300      	movs	r3, #0
 800a398:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a39c:	4650      	mov	r0, sl
 800a39e:	4659      	mov	r1, fp
 800a3a0:	4699      	mov	r9, r3
 800a3a2:	f1b8 0f01 	cmp.w	r8, #1
 800a3a6:	dc21      	bgt.n	800a3ec <_strtod_l+0x52c>
 800a3a8:	b10b      	cbz	r3, 800a3ae <_strtod_l+0x4ee>
 800a3aa:	4682      	mov	sl, r0
 800a3ac:	468b      	mov	fp, r1
 800a3ae:	4b2e      	ldr	r3, [pc, #184]	; (800a468 <_strtod_l+0x5a8>)
 800a3b0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a3b4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a3b8:	4652      	mov	r2, sl
 800a3ba:	465b      	mov	r3, fp
 800a3bc:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a3c0:	f7f6 f91a 	bl	80005f8 <__aeabi_dmul>
 800a3c4:	4b29      	ldr	r3, [pc, #164]	; (800a46c <_strtod_l+0x5ac>)
 800a3c6:	460a      	mov	r2, r1
 800a3c8:	400b      	ands	r3, r1
 800a3ca:	4929      	ldr	r1, [pc, #164]	; (800a470 <_strtod_l+0x5b0>)
 800a3cc:	428b      	cmp	r3, r1
 800a3ce:	4682      	mov	sl, r0
 800a3d0:	d8be      	bhi.n	800a350 <_strtod_l+0x490>
 800a3d2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a3d6:	428b      	cmp	r3, r1
 800a3d8:	bf86      	itte	hi
 800a3da:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800a474 <_strtod_l+0x5b4>
 800a3de:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800a3e2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	9304      	str	r3, [sp, #16]
 800a3ea:	e081      	b.n	800a4f0 <_strtod_l+0x630>
 800a3ec:	f018 0f01 	tst.w	r8, #1
 800a3f0:	d007      	beq.n	800a402 <_strtod_l+0x542>
 800a3f2:	4b1d      	ldr	r3, [pc, #116]	; (800a468 <_strtod_l+0x5a8>)
 800a3f4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800a3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3fc:	f7f6 f8fc 	bl	80005f8 <__aeabi_dmul>
 800a400:	2301      	movs	r3, #1
 800a402:	f109 0901 	add.w	r9, r9, #1
 800a406:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a40a:	e7ca      	b.n	800a3a2 <_strtod_l+0x4e2>
 800a40c:	d0eb      	beq.n	800a3e6 <_strtod_l+0x526>
 800a40e:	f1c8 0800 	rsb	r8, r8, #0
 800a412:	f018 020f 	ands.w	r2, r8, #15
 800a416:	d00a      	beq.n	800a42e <_strtod_l+0x56e>
 800a418:	4b12      	ldr	r3, [pc, #72]	; (800a464 <_strtod_l+0x5a4>)
 800a41a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a41e:	4650      	mov	r0, sl
 800a420:	4659      	mov	r1, fp
 800a422:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a426:	f7f6 fa11 	bl	800084c <__aeabi_ddiv>
 800a42a:	4682      	mov	sl, r0
 800a42c:	468b      	mov	fp, r1
 800a42e:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a432:	d0d8      	beq.n	800a3e6 <_strtod_l+0x526>
 800a434:	f1b8 0f1f 	cmp.w	r8, #31
 800a438:	dd1e      	ble.n	800a478 <_strtod_l+0x5b8>
 800a43a:	2500      	movs	r5, #0
 800a43c:	462e      	mov	r6, r5
 800a43e:	9509      	str	r5, [sp, #36]	; 0x24
 800a440:	9507      	str	r5, [sp, #28]
 800a442:	2322      	movs	r3, #34	; 0x22
 800a444:	f04f 0a00 	mov.w	sl, #0
 800a448:	f04f 0b00 	mov.w	fp, #0
 800a44c:	6023      	str	r3, [r4, #0]
 800a44e:	e789      	b.n	800a364 <_strtod_l+0x4a4>
 800a450:	0800dc95 	.word	0x0800dc95
 800a454:	0800dcd8 	.word	0x0800dcd8
 800a458:	0800dc8d 	.word	0x0800dc8d
 800a45c:	0800de1c 	.word	0x0800de1c
 800a460:	0800e138 	.word	0x0800e138
 800a464:	0800e018 	.word	0x0800e018
 800a468:	0800dff0 	.word	0x0800dff0
 800a46c:	7ff00000 	.word	0x7ff00000
 800a470:	7ca00000 	.word	0x7ca00000
 800a474:	7fefffff 	.word	0x7fefffff
 800a478:	f018 0310 	ands.w	r3, r8, #16
 800a47c:	bf18      	it	ne
 800a47e:	236a      	movne	r3, #106	; 0x6a
 800a480:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800a838 <_strtod_l+0x978>
 800a484:	9304      	str	r3, [sp, #16]
 800a486:	4650      	mov	r0, sl
 800a488:	4659      	mov	r1, fp
 800a48a:	2300      	movs	r3, #0
 800a48c:	f018 0f01 	tst.w	r8, #1
 800a490:	d004      	beq.n	800a49c <_strtod_l+0x5dc>
 800a492:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a496:	f7f6 f8af 	bl	80005f8 <__aeabi_dmul>
 800a49a:	2301      	movs	r3, #1
 800a49c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a4a0:	f109 0908 	add.w	r9, r9, #8
 800a4a4:	d1f2      	bne.n	800a48c <_strtod_l+0x5cc>
 800a4a6:	b10b      	cbz	r3, 800a4ac <_strtod_l+0x5ec>
 800a4a8:	4682      	mov	sl, r0
 800a4aa:	468b      	mov	fp, r1
 800a4ac:	9b04      	ldr	r3, [sp, #16]
 800a4ae:	b1bb      	cbz	r3, 800a4e0 <_strtod_l+0x620>
 800a4b0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800a4b4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	4659      	mov	r1, fp
 800a4bc:	dd10      	ble.n	800a4e0 <_strtod_l+0x620>
 800a4be:	2b1f      	cmp	r3, #31
 800a4c0:	f340 8128 	ble.w	800a714 <_strtod_l+0x854>
 800a4c4:	2b34      	cmp	r3, #52	; 0x34
 800a4c6:	bfde      	ittt	le
 800a4c8:	3b20      	suble	r3, #32
 800a4ca:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 800a4ce:	fa02 f303 	lslle.w	r3, r2, r3
 800a4d2:	f04f 0a00 	mov.w	sl, #0
 800a4d6:	bfcc      	ite	gt
 800a4d8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a4dc:	ea03 0b01 	andle.w	fp, r3, r1
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	4650      	mov	r0, sl
 800a4e6:	4659      	mov	r1, fp
 800a4e8:	f7f6 faee 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4ec:	2800      	cmp	r0, #0
 800a4ee:	d1a4      	bne.n	800a43a <_strtod_l+0x57a>
 800a4f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4f2:	9300      	str	r3, [sp, #0]
 800a4f4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a4f6:	462b      	mov	r3, r5
 800a4f8:	463a      	mov	r2, r7
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	f002 f908 	bl	800c710 <__s2b>
 800a500:	9009      	str	r0, [sp, #36]	; 0x24
 800a502:	2800      	cmp	r0, #0
 800a504:	f43f af24 	beq.w	800a350 <_strtod_l+0x490>
 800a508:	9b07      	ldr	r3, [sp, #28]
 800a50a:	1b9e      	subs	r6, r3, r6
 800a50c:	9b08      	ldr	r3, [sp, #32]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	bfb4      	ite	lt
 800a512:	4633      	movlt	r3, r6
 800a514:	2300      	movge	r3, #0
 800a516:	9310      	str	r3, [sp, #64]	; 0x40
 800a518:	9b08      	ldr	r3, [sp, #32]
 800a51a:	2500      	movs	r5, #0
 800a51c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a520:	9318      	str	r3, [sp, #96]	; 0x60
 800a522:	462e      	mov	r6, r5
 800a524:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a526:	4620      	mov	r0, r4
 800a528:	6859      	ldr	r1, [r3, #4]
 800a52a:	f002 f845 	bl	800c5b8 <_Balloc>
 800a52e:	9007      	str	r0, [sp, #28]
 800a530:	2800      	cmp	r0, #0
 800a532:	f43f af11 	beq.w	800a358 <_strtod_l+0x498>
 800a536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a538:	691a      	ldr	r2, [r3, #16]
 800a53a:	3202      	adds	r2, #2
 800a53c:	f103 010c 	add.w	r1, r3, #12
 800a540:	0092      	lsls	r2, r2, #2
 800a542:	300c      	adds	r0, #12
 800a544:	f7fe fd5c 	bl	8009000 <memcpy>
 800a548:	ec4b ab10 	vmov	d0, sl, fp
 800a54c:	aa20      	add	r2, sp, #128	; 0x80
 800a54e:	a91f      	add	r1, sp, #124	; 0x7c
 800a550:	4620      	mov	r0, r4
 800a552:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800a556:	f002 fc17 	bl	800cd88 <__d2b>
 800a55a:	901e      	str	r0, [sp, #120]	; 0x78
 800a55c:	2800      	cmp	r0, #0
 800a55e:	f43f aefb 	beq.w	800a358 <_strtod_l+0x498>
 800a562:	2101      	movs	r1, #1
 800a564:	4620      	mov	r0, r4
 800a566:	f002 f96d 	bl	800c844 <__i2b>
 800a56a:	4606      	mov	r6, r0
 800a56c:	2800      	cmp	r0, #0
 800a56e:	f43f aef3 	beq.w	800a358 <_strtod_l+0x498>
 800a572:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a574:	9904      	ldr	r1, [sp, #16]
 800a576:	2b00      	cmp	r3, #0
 800a578:	bfab      	itete	ge
 800a57a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800a57c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800a57e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800a580:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800a584:	bfac      	ite	ge
 800a586:	eb03 0902 	addge.w	r9, r3, r2
 800a58a:	1ad7      	sublt	r7, r2, r3
 800a58c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a58e:	eba3 0801 	sub.w	r8, r3, r1
 800a592:	4490      	add	r8, r2
 800a594:	4ba3      	ldr	r3, [pc, #652]	; (800a824 <_strtod_l+0x964>)
 800a596:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800a59a:	4598      	cmp	r8, r3
 800a59c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a5a0:	f280 80cc 	bge.w	800a73c <_strtod_l+0x87c>
 800a5a4:	eba3 0308 	sub.w	r3, r3, r8
 800a5a8:	2b1f      	cmp	r3, #31
 800a5aa:	eba2 0203 	sub.w	r2, r2, r3
 800a5ae:	f04f 0101 	mov.w	r1, #1
 800a5b2:	f300 80b6 	bgt.w	800a722 <_strtod_l+0x862>
 800a5b6:	fa01 f303 	lsl.w	r3, r1, r3
 800a5ba:	9311      	str	r3, [sp, #68]	; 0x44
 800a5bc:	2300      	movs	r3, #0
 800a5be:	930c      	str	r3, [sp, #48]	; 0x30
 800a5c0:	eb09 0802 	add.w	r8, r9, r2
 800a5c4:	9b04      	ldr	r3, [sp, #16]
 800a5c6:	45c1      	cmp	r9, r8
 800a5c8:	4417      	add	r7, r2
 800a5ca:	441f      	add	r7, r3
 800a5cc:	464b      	mov	r3, r9
 800a5ce:	bfa8      	it	ge
 800a5d0:	4643      	movge	r3, r8
 800a5d2:	42bb      	cmp	r3, r7
 800a5d4:	bfa8      	it	ge
 800a5d6:	463b      	movge	r3, r7
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	bfc2      	ittt	gt
 800a5dc:	eba8 0803 	subgt.w	r8, r8, r3
 800a5e0:	1aff      	subgt	r7, r7, r3
 800a5e2:	eba9 0903 	subgt.w	r9, r9, r3
 800a5e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	dd17      	ble.n	800a61c <_strtod_l+0x75c>
 800a5ec:	4631      	mov	r1, r6
 800a5ee:	461a      	mov	r2, r3
 800a5f0:	4620      	mov	r0, r4
 800a5f2:	f002 f9e3 	bl	800c9bc <__pow5mult>
 800a5f6:	4606      	mov	r6, r0
 800a5f8:	2800      	cmp	r0, #0
 800a5fa:	f43f aead 	beq.w	800a358 <_strtod_l+0x498>
 800a5fe:	4601      	mov	r1, r0
 800a600:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a602:	4620      	mov	r0, r4
 800a604:	f002 f934 	bl	800c870 <__multiply>
 800a608:	900f      	str	r0, [sp, #60]	; 0x3c
 800a60a:	2800      	cmp	r0, #0
 800a60c:	f43f aea4 	beq.w	800a358 <_strtod_l+0x498>
 800a610:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a612:	4620      	mov	r0, r4
 800a614:	f002 f810 	bl	800c638 <_Bfree>
 800a618:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a61a:	931e      	str	r3, [sp, #120]	; 0x78
 800a61c:	f1b8 0f00 	cmp.w	r8, #0
 800a620:	f300 8091 	bgt.w	800a746 <_strtod_l+0x886>
 800a624:	9b08      	ldr	r3, [sp, #32]
 800a626:	2b00      	cmp	r3, #0
 800a628:	dd08      	ble.n	800a63c <_strtod_l+0x77c>
 800a62a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a62c:	9907      	ldr	r1, [sp, #28]
 800a62e:	4620      	mov	r0, r4
 800a630:	f002 f9c4 	bl	800c9bc <__pow5mult>
 800a634:	9007      	str	r0, [sp, #28]
 800a636:	2800      	cmp	r0, #0
 800a638:	f43f ae8e 	beq.w	800a358 <_strtod_l+0x498>
 800a63c:	2f00      	cmp	r7, #0
 800a63e:	dd08      	ble.n	800a652 <_strtod_l+0x792>
 800a640:	9907      	ldr	r1, [sp, #28]
 800a642:	463a      	mov	r2, r7
 800a644:	4620      	mov	r0, r4
 800a646:	f002 fa13 	bl	800ca70 <__lshift>
 800a64a:	9007      	str	r0, [sp, #28]
 800a64c:	2800      	cmp	r0, #0
 800a64e:	f43f ae83 	beq.w	800a358 <_strtod_l+0x498>
 800a652:	f1b9 0f00 	cmp.w	r9, #0
 800a656:	dd08      	ble.n	800a66a <_strtod_l+0x7aa>
 800a658:	4631      	mov	r1, r6
 800a65a:	464a      	mov	r2, r9
 800a65c:	4620      	mov	r0, r4
 800a65e:	f002 fa07 	bl	800ca70 <__lshift>
 800a662:	4606      	mov	r6, r0
 800a664:	2800      	cmp	r0, #0
 800a666:	f43f ae77 	beq.w	800a358 <_strtod_l+0x498>
 800a66a:	9a07      	ldr	r2, [sp, #28]
 800a66c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a66e:	4620      	mov	r0, r4
 800a670:	f002 fa86 	bl	800cb80 <__mdiff>
 800a674:	4605      	mov	r5, r0
 800a676:	2800      	cmp	r0, #0
 800a678:	f43f ae6e 	beq.w	800a358 <_strtod_l+0x498>
 800a67c:	68c3      	ldr	r3, [r0, #12]
 800a67e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a680:	2300      	movs	r3, #0
 800a682:	60c3      	str	r3, [r0, #12]
 800a684:	4631      	mov	r1, r6
 800a686:	f002 fa5f 	bl	800cb48 <__mcmp>
 800a68a:	2800      	cmp	r0, #0
 800a68c:	da65      	bge.n	800a75a <_strtod_l+0x89a>
 800a68e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a690:	ea53 030a 	orrs.w	r3, r3, sl
 800a694:	f040 8087 	bne.w	800a7a6 <_strtod_l+0x8e6>
 800a698:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	f040 8082 	bne.w	800a7a6 <_strtod_l+0x8e6>
 800a6a2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a6a6:	0d1b      	lsrs	r3, r3, #20
 800a6a8:	051b      	lsls	r3, r3, #20
 800a6aa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a6ae:	d97a      	bls.n	800a7a6 <_strtod_l+0x8e6>
 800a6b0:	696b      	ldr	r3, [r5, #20]
 800a6b2:	b913      	cbnz	r3, 800a6ba <_strtod_l+0x7fa>
 800a6b4:	692b      	ldr	r3, [r5, #16]
 800a6b6:	2b01      	cmp	r3, #1
 800a6b8:	dd75      	ble.n	800a7a6 <_strtod_l+0x8e6>
 800a6ba:	4629      	mov	r1, r5
 800a6bc:	2201      	movs	r2, #1
 800a6be:	4620      	mov	r0, r4
 800a6c0:	f002 f9d6 	bl	800ca70 <__lshift>
 800a6c4:	4631      	mov	r1, r6
 800a6c6:	4605      	mov	r5, r0
 800a6c8:	f002 fa3e 	bl	800cb48 <__mcmp>
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	dd6a      	ble.n	800a7a6 <_strtod_l+0x8e6>
 800a6d0:	9904      	ldr	r1, [sp, #16]
 800a6d2:	4a55      	ldr	r2, [pc, #340]	; (800a828 <_strtod_l+0x968>)
 800a6d4:	465b      	mov	r3, fp
 800a6d6:	2900      	cmp	r1, #0
 800a6d8:	f000 8085 	beq.w	800a7e6 <_strtod_l+0x926>
 800a6dc:	ea02 010b 	and.w	r1, r2, fp
 800a6e0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a6e4:	dc7f      	bgt.n	800a7e6 <_strtod_l+0x926>
 800a6e6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a6ea:	f77f aeaa 	ble.w	800a442 <_strtod_l+0x582>
 800a6ee:	4a4f      	ldr	r2, [pc, #316]	; (800a82c <_strtod_l+0x96c>)
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800a6f6:	4650      	mov	r0, sl
 800a6f8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800a6fc:	4659      	mov	r1, fp
 800a6fe:	f7f5 ff7b 	bl	80005f8 <__aeabi_dmul>
 800a702:	460b      	mov	r3, r1
 800a704:	4303      	orrs	r3, r0
 800a706:	bf08      	it	eq
 800a708:	2322      	moveq	r3, #34	; 0x22
 800a70a:	4682      	mov	sl, r0
 800a70c:	468b      	mov	fp, r1
 800a70e:	bf08      	it	eq
 800a710:	6023      	streq	r3, [r4, #0]
 800a712:	e62b      	b.n	800a36c <_strtod_l+0x4ac>
 800a714:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a718:	fa02 f303 	lsl.w	r3, r2, r3
 800a71c:	ea03 0a0a 	and.w	sl, r3, sl
 800a720:	e6de      	b.n	800a4e0 <_strtod_l+0x620>
 800a722:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a726:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a72a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a72e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a732:	fa01 f308 	lsl.w	r3, r1, r8
 800a736:	930c      	str	r3, [sp, #48]	; 0x30
 800a738:	9111      	str	r1, [sp, #68]	; 0x44
 800a73a:	e741      	b.n	800a5c0 <_strtod_l+0x700>
 800a73c:	2300      	movs	r3, #0
 800a73e:	930c      	str	r3, [sp, #48]	; 0x30
 800a740:	2301      	movs	r3, #1
 800a742:	9311      	str	r3, [sp, #68]	; 0x44
 800a744:	e73c      	b.n	800a5c0 <_strtod_l+0x700>
 800a746:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a748:	4642      	mov	r2, r8
 800a74a:	4620      	mov	r0, r4
 800a74c:	f002 f990 	bl	800ca70 <__lshift>
 800a750:	901e      	str	r0, [sp, #120]	; 0x78
 800a752:	2800      	cmp	r0, #0
 800a754:	f47f af66 	bne.w	800a624 <_strtod_l+0x764>
 800a758:	e5fe      	b.n	800a358 <_strtod_l+0x498>
 800a75a:	465f      	mov	r7, fp
 800a75c:	d16e      	bne.n	800a83c <_strtod_l+0x97c>
 800a75e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a760:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a764:	b342      	cbz	r2, 800a7b8 <_strtod_l+0x8f8>
 800a766:	4a32      	ldr	r2, [pc, #200]	; (800a830 <_strtod_l+0x970>)
 800a768:	4293      	cmp	r3, r2
 800a76a:	d128      	bne.n	800a7be <_strtod_l+0x8fe>
 800a76c:	9b04      	ldr	r3, [sp, #16]
 800a76e:	4650      	mov	r0, sl
 800a770:	b1eb      	cbz	r3, 800a7ae <_strtod_l+0x8ee>
 800a772:	4a2d      	ldr	r2, [pc, #180]	; (800a828 <_strtod_l+0x968>)
 800a774:	403a      	ands	r2, r7
 800a776:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a77a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800a77e:	d819      	bhi.n	800a7b4 <_strtod_l+0x8f4>
 800a780:	0d12      	lsrs	r2, r2, #20
 800a782:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a786:	fa01 f303 	lsl.w	r3, r1, r3
 800a78a:	4298      	cmp	r0, r3
 800a78c:	d117      	bne.n	800a7be <_strtod_l+0x8fe>
 800a78e:	4b29      	ldr	r3, [pc, #164]	; (800a834 <_strtod_l+0x974>)
 800a790:	429f      	cmp	r7, r3
 800a792:	d102      	bne.n	800a79a <_strtod_l+0x8da>
 800a794:	3001      	adds	r0, #1
 800a796:	f43f addf 	beq.w	800a358 <_strtod_l+0x498>
 800a79a:	4b23      	ldr	r3, [pc, #140]	; (800a828 <_strtod_l+0x968>)
 800a79c:	403b      	ands	r3, r7
 800a79e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a7a2:	f04f 0a00 	mov.w	sl, #0
 800a7a6:	9b04      	ldr	r3, [sp, #16]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d1a0      	bne.n	800a6ee <_strtod_l+0x82e>
 800a7ac:	e5de      	b.n	800a36c <_strtod_l+0x4ac>
 800a7ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a7b2:	e7ea      	b.n	800a78a <_strtod_l+0x8ca>
 800a7b4:	460b      	mov	r3, r1
 800a7b6:	e7e8      	b.n	800a78a <_strtod_l+0x8ca>
 800a7b8:	ea53 030a 	orrs.w	r3, r3, sl
 800a7bc:	d088      	beq.n	800a6d0 <_strtod_l+0x810>
 800a7be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7c0:	b1db      	cbz	r3, 800a7fa <_strtod_l+0x93a>
 800a7c2:	423b      	tst	r3, r7
 800a7c4:	d0ef      	beq.n	800a7a6 <_strtod_l+0x8e6>
 800a7c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7c8:	9a04      	ldr	r2, [sp, #16]
 800a7ca:	4650      	mov	r0, sl
 800a7cc:	4659      	mov	r1, fp
 800a7ce:	b1c3      	cbz	r3, 800a802 <_strtod_l+0x942>
 800a7d0:	f7ff fb5a 	bl	8009e88 <sulp>
 800a7d4:	4602      	mov	r2, r0
 800a7d6:	460b      	mov	r3, r1
 800a7d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a7dc:	f7f5 fd56 	bl	800028c <__adddf3>
 800a7e0:	4682      	mov	sl, r0
 800a7e2:	468b      	mov	fp, r1
 800a7e4:	e7df      	b.n	800a7a6 <_strtod_l+0x8e6>
 800a7e6:	4013      	ands	r3, r2
 800a7e8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a7ec:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a7f0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a7f4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800a7f8:	e7d5      	b.n	800a7a6 <_strtod_l+0x8e6>
 800a7fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a7fc:	ea13 0f0a 	tst.w	r3, sl
 800a800:	e7e0      	b.n	800a7c4 <_strtod_l+0x904>
 800a802:	f7ff fb41 	bl	8009e88 <sulp>
 800a806:	4602      	mov	r2, r0
 800a808:	460b      	mov	r3, r1
 800a80a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a80e:	f7f5 fd3b 	bl	8000288 <__aeabi_dsub>
 800a812:	2200      	movs	r2, #0
 800a814:	2300      	movs	r3, #0
 800a816:	4682      	mov	sl, r0
 800a818:	468b      	mov	fp, r1
 800a81a:	f7f6 f955 	bl	8000ac8 <__aeabi_dcmpeq>
 800a81e:	2800      	cmp	r0, #0
 800a820:	d0c1      	beq.n	800a7a6 <_strtod_l+0x8e6>
 800a822:	e60e      	b.n	800a442 <_strtod_l+0x582>
 800a824:	fffffc02 	.word	0xfffffc02
 800a828:	7ff00000 	.word	0x7ff00000
 800a82c:	39500000 	.word	0x39500000
 800a830:	000fffff 	.word	0x000fffff
 800a834:	7fefffff 	.word	0x7fefffff
 800a838:	0800dcf0 	.word	0x0800dcf0
 800a83c:	4631      	mov	r1, r6
 800a83e:	4628      	mov	r0, r5
 800a840:	f002 fafe 	bl	800ce40 <__ratio>
 800a844:	ec59 8b10 	vmov	r8, r9, d0
 800a848:	ee10 0a10 	vmov	r0, s0
 800a84c:	2200      	movs	r2, #0
 800a84e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a852:	4649      	mov	r1, r9
 800a854:	f7f6 f94c 	bl	8000af0 <__aeabi_dcmple>
 800a858:	2800      	cmp	r0, #0
 800a85a:	d07c      	beq.n	800a956 <_strtod_l+0xa96>
 800a85c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d04c      	beq.n	800a8fc <_strtod_l+0xa3c>
 800a862:	4b95      	ldr	r3, [pc, #596]	; (800aab8 <_strtod_l+0xbf8>)
 800a864:	2200      	movs	r2, #0
 800a866:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800a86a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800aab8 <_strtod_l+0xbf8>
 800a86e:	f04f 0800 	mov.w	r8, #0
 800a872:	4b92      	ldr	r3, [pc, #584]	; (800aabc <_strtod_l+0xbfc>)
 800a874:	403b      	ands	r3, r7
 800a876:	9311      	str	r3, [sp, #68]	; 0x44
 800a878:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a87a:	4b91      	ldr	r3, [pc, #580]	; (800aac0 <_strtod_l+0xc00>)
 800a87c:	429a      	cmp	r2, r3
 800a87e:	f040 80b2 	bne.w	800a9e6 <_strtod_l+0xb26>
 800a882:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a886:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a88a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a88e:	ec4b ab10 	vmov	d0, sl, fp
 800a892:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800a896:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a89a:	f002 f9f9 	bl	800cc90 <__ulp>
 800a89e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a8a2:	ec53 2b10 	vmov	r2, r3, d0
 800a8a6:	f7f5 fea7 	bl	80005f8 <__aeabi_dmul>
 800a8aa:	4652      	mov	r2, sl
 800a8ac:	465b      	mov	r3, fp
 800a8ae:	f7f5 fced 	bl	800028c <__adddf3>
 800a8b2:	460b      	mov	r3, r1
 800a8b4:	4981      	ldr	r1, [pc, #516]	; (800aabc <_strtod_l+0xbfc>)
 800a8b6:	4a83      	ldr	r2, [pc, #524]	; (800aac4 <_strtod_l+0xc04>)
 800a8b8:	4019      	ands	r1, r3
 800a8ba:	4291      	cmp	r1, r2
 800a8bc:	4682      	mov	sl, r0
 800a8be:	d95e      	bls.n	800a97e <_strtod_l+0xabe>
 800a8c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8c2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a8c6:	4293      	cmp	r3, r2
 800a8c8:	d103      	bne.n	800a8d2 <_strtod_l+0xa12>
 800a8ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8cc:	3301      	adds	r3, #1
 800a8ce:	f43f ad43 	beq.w	800a358 <_strtod_l+0x498>
 800a8d2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800aad0 <_strtod_l+0xc10>
 800a8d6:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800a8da:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a8dc:	4620      	mov	r0, r4
 800a8de:	f001 feab 	bl	800c638 <_Bfree>
 800a8e2:	9907      	ldr	r1, [sp, #28]
 800a8e4:	4620      	mov	r0, r4
 800a8e6:	f001 fea7 	bl	800c638 <_Bfree>
 800a8ea:	4631      	mov	r1, r6
 800a8ec:	4620      	mov	r0, r4
 800a8ee:	f001 fea3 	bl	800c638 <_Bfree>
 800a8f2:	4629      	mov	r1, r5
 800a8f4:	4620      	mov	r0, r4
 800a8f6:	f001 fe9f 	bl	800c638 <_Bfree>
 800a8fa:	e613      	b.n	800a524 <_strtod_l+0x664>
 800a8fc:	f1ba 0f00 	cmp.w	sl, #0
 800a900:	d11b      	bne.n	800a93a <_strtod_l+0xa7a>
 800a902:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a906:	b9f3      	cbnz	r3, 800a946 <_strtod_l+0xa86>
 800a908:	4b6b      	ldr	r3, [pc, #428]	; (800aab8 <_strtod_l+0xbf8>)
 800a90a:	2200      	movs	r2, #0
 800a90c:	4640      	mov	r0, r8
 800a90e:	4649      	mov	r1, r9
 800a910:	f7f6 f8e4 	bl	8000adc <__aeabi_dcmplt>
 800a914:	b9d0      	cbnz	r0, 800a94c <_strtod_l+0xa8c>
 800a916:	4640      	mov	r0, r8
 800a918:	4649      	mov	r1, r9
 800a91a:	4b6b      	ldr	r3, [pc, #428]	; (800aac8 <_strtod_l+0xc08>)
 800a91c:	2200      	movs	r2, #0
 800a91e:	f7f5 fe6b 	bl	80005f8 <__aeabi_dmul>
 800a922:	4680      	mov	r8, r0
 800a924:	4689      	mov	r9, r1
 800a926:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a92a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800a92e:	931b      	str	r3, [sp, #108]	; 0x6c
 800a930:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800a934:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800a938:	e79b      	b.n	800a872 <_strtod_l+0x9b2>
 800a93a:	f1ba 0f01 	cmp.w	sl, #1
 800a93e:	d102      	bne.n	800a946 <_strtod_l+0xa86>
 800a940:	2f00      	cmp	r7, #0
 800a942:	f43f ad7e 	beq.w	800a442 <_strtod_l+0x582>
 800a946:	4b61      	ldr	r3, [pc, #388]	; (800aacc <_strtod_l+0xc0c>)
 800a948:	2200      	movs	r2, #0
 800a94a:	e78c      	b.n	800a866 <_strtod_l+0x9a6>
 800a94c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800aac8 <_strtod_l+0xc08>
 800a950:	f04f 0800 	mov.w	r8, #0
 800a954:	e7e7      	b.n	800a926 <_strtod_l+0xa66>
 800a956:	4b5c      	ldr	r3, [pc, #368]	; (800aac8 <_strtod_l+0xc08>)
 800a958:	4640      	mov	r0, r8
 800a95a:	4649      	mov	r1, r9
 800a95c:	2200      	movs	r2, #0
 800a95e:	f7f5 fe4b 	bl	80005f8 <__aeabi_dmul>
 800a962:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a964:	4680      	mov	r8, r0
 800a966:	4689      	mov	r9, r1
 800a968:	b933      	cbnz	r3, 800a978 <_strtod_l+0xab8>
 800a96a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a96e:	9012      	str	r0, [sp, #72]	; 0x48
 800a970:	9313      	str	r3, [sp, #76]	; 0x4c
 800a972:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800a976:	e7dd      	b.n	800a934 <_strtod_l+0xa74>
 800a978:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800a97c:	e7f9      	b.n	800a972 <_strtod_l+0xab2>
 800a97e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a982:	9b04      	ldr	r3, [sp, #16]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d1a8      	bne.n	800a8da <_strtod_l+0xa1a>
 800a988:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a98c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a98e:	0d1b      	lsrs	r3, r3, #20
 800a990:	051b      	lsls	r3, r3, #20
 800a992:	429a      	cmp	r2, r3
 800a994:	d1a1      	bne.n	800a8da <_strtod_l+0xa1a>
 800a996:	4640      	mov	r0, r8
 800a998:	4649      	mov	r1, r9
 800a99a:	f7f6 f98d 	bl	8000cb8 <__aeabi_d2lz>
 800a99e:	f7f5 fdfd 	bl	800059c <__aeabi_l2d>
 800a9a2:	4602      	mov	r2, r0
 800a9a4:	460b      	mov	r3, r1
 800a9a6:	4640      	mov	r0, r8
 800a9a8:	4649      	mov	r1, r9
 800a9aa:	f7f5 fc6d 	bl	8000288 <__aeabi_dsub>
 800a9ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a9b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a9b4:	ea43 030a 	orr.w	r3, r3, sl
 800a9b8:	4313      	orrs	r3, r2
 800a9ba:	4680      	mov	r8, r0
 800a9bc:	4689      	mov	r9, r1
 800a9be:	d053      	beq.n	800aa68 <_strtod_l+0xba8>
 800a9c0:	a335      	add	r3, pc, #212	; (adr r3, 800aa98 <_strtod_l+0xbd8>)
 800a9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9c6:	f7f6 f889 	bl	8000adc <__aeabi_dcmplt>
 800a9ca:	2800      	cmp	r0, #0
 800a9cc:	f47f acce 	bne.w	800a36c <_strtod_l+0x4ac>
 800a9d0:	a333      	add	r3, pc, #204	; (adr r3, 800aaa0 <_strtod_l+0xbe0>)
 800a9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d6:	4640      	mov	r0, r8
 800a9d8:	4649      	mov	r1, r9
 800a9da:	f7f6 f89d 	bl	8000b18 <__aeabi_dcmpgt>
 800a9de:	2800      	cmp	r0, #0
 800a9e0:	f43f af7b 	beq.w	800a8da <_strtod_l+0xa1a>
 800a9e4:	e4c2      	b.n	800a36c <_strtod_l+0x4ac>
 800a9e6:	9b04      	ldr	r3, [sp, #16]
 800a9e8:	b333      	cbz	r3, 800aa38 <_strtod_l+0xb78>
 800a9ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a9ec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a9f0:	d822      	bhi.n	800aa38 <_strtod_l+0xb78>
 800a9f2:	a32d      	add	r3, pc, #180	; (adr r3, 800aaa8 <_strtod_l+0xbe8>)
 800a9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f8:	4640      	mov	r0, r8
 800a9fa:	4649      	mov	r1, r9
 800a9fc:	f7f6 f878 	bl	8000af0 <__aeabi_dcmple>
 800aa00:	b1a0      	cbz	r0, 800aa2c <_strtod_l+0xb6c>
 800aa02:	4649      	mov	r1, r9
 800aa04:	4640      	mov	r0, r8
 800aa06:	f7f6 f8cf 	bl	8000ba8 <__aeabi_d2uiz>
 800aa0a:	2801      	cmp	r0, #1
 800aa0c:	bf38      	it	cc
 800aa0e:	2001      	movcc	r0, #1
 800aa10:	f7f5 fd78 	bl	8000504 <__aeabi_ui2d>
 800aa14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa16:	4680      	mov	r8, r0
 800aa18:	4689      	mov	r9, r1
 800aa1a:	bb13      	cbnz	r3, 800aa62 <_strtod_l+0xba2>
 800aa1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aa20:	9014      	str	r0, [sp, #80]	; 0x50
 800aa22:	9315      	str	r3, [sp, #84]	; 0x54
 800aa24:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800aa28:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800aa2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa2e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aa30:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800aa34:	1a9b      	subs	r3, r3, r2
 800aa36:	930d      	str	r3, [sp, #52]	; 0x34
 800aa38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa3c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800aa40:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800aa44:	f002 f924 	bl	800cc90 <__ulp>
 800aa48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa4c:	ec53 2b10 	vmov	r2, r3, d0
 800aa50:	f7f5 fdd2 	bl	80005f8 <__aeabi_dmul>
 800aa54:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800aa58:	f7f5 fc18 	bl	800028c <__adddf3>
 800aa5c:	4682      	mov	sl, r0
 800aa5e:	468b      	mov	fp, r1
 800aa60:	e78f      	b.n	800a982 <_strtod_l+0xac2>
 800aa62:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800aa66:	e7dd      	b.n	800aa24 <_strtod_l+0xb64>
 800aa68:	a311      	add	r3, pc, #68	; (adr r3, 800aab0 <_strtod_l+0xbf0>)
 800aa6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa6e:	f7f6 f835 	bl	8000adc <__aeabi_dcmplt>
 800aa72:	e7b4      	b.n	800a9de <_strtod_l+0xb1e>
 800aa74:	2300      	movs	r3, #0
 800aa76:	930e      	str	r3, [sp, #56]	; 0x38
 800aa78:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800aa7a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aa7c:	6013      	str	r3, [r2, #0]
 800aa7e:	f7ff ba65 	b.w	8009f4c <_strtod_l+0x8c>
 800aa82:	2b65      	cmp	r3, #101	; 0x65
 800aa84:	f43f ab5d 	beq.w	800a142 <_strtod_l+0x282>
 800aa88:	2b45      	cmp	r3, #69	; 0x45
 800aa8a:	f43f ab5a 	beq.w	800a142 <_strtod_l+0x282>
 800aa8e:	2201      	movs	r2, #1
 800aa90:	f7ff bb92 	b.w	800a1b8 <_strtod_l+0x2f8>
 800aa94:	f3af 8000 	nop.w
 800aa98:	94a03595 	.word	0x94a03595
 800aa9c:	3fdfffff 	.word	0x3fdfffff
 800aaa0:	35afe535 	.word	0x35afe535
 800aaa4:	3fe00000 	.word	0x3fe00000
 800aaa8:	ffc00000 	.word	0xffc00000
 800aaac:	41dfffff 	.word	0x41dfffff
 800aab0:	94a03595 	.word	0x94a03595
 800aab4:	3fcfffff 	.word	0x3fcfffff
 800aab8:	3ff00000 	.word	0x3ff00000
 800aabc:	7ff00000 	.word	0x7ff00000
 800aac0:	7fe00000 	.word	0x7fe00000
 800aac4:	7c9fffff 	.word	0x7c9fffff
 800aac8:	3fe00000 	.word	0x3fe00000
 800aacc:	bff00000 	.word	0xbff00000
 800aad0:	7fefffff 	.word	0x7fefffff

0800aad4 <_strtod_r>:
 800aad4:	4b01      	ldr	r3, [pc, #4]	; (800aadc <_strtod_r+0x8>)
 800aad6:	f7ff b9f3 	b.w	8009ec0 <_strtod_l>
 800aada:	bf00      	nop
 800aadc:	20000078 	.word	0x20000078

0800aae0 <_strtol_l.isra.0>:
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aae6:	d001      	beq.n	800aaec <_strtol_l.isra.0+0xc>
 800aae8:	2b24      	cmp	r3, #36	; 0x24
 800aaea:	d906      	bls.n	800aafa <_strtol_l.isra.0+0x1a>
 800aaec:	f7fe fa5e 	bl	8008fac <__errno>
 800aaf0:	2316      	movs	r3, #22
 800aaf2:	6003      	str	r3, [r0, #0]
 800aaf4:	2000      	movs	r0, #0
 800aaf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aafa:	4f3a      	ldr	r7, [pc, #232]	; (800abe4 <_strtol_l.isra.0+0x104>)
 800aafc:	468e      	mov	lr, r1
 800aafe:	4676      	mov	r6, lr
 800ab00:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800ab04:	5de5      	ldrb	r5, [r4, r7]
 800ab06:	f015 0508 	ands.w	r5, r5, #8
 800ab0a:	d1f8      	bne.n	800aafe <_strtol_l.isra.0+0x1e>
 800ab0c:	2c2d      	cmp	r4, #45	; 0x2d
 800ab0e:	d134      	bne.n	800ab7a <_strtol_l.isra.0+0x9a>
 800ab10:	f89e 4000 	ldrb.w	r4, [lr]
 800ab14:	f04f 0801 	mov.w	r8, #1
 800ab18:	f106 0e02 	add.w	lr, r6, #2
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d05c      	beq.n	800abda <_strtol_l.isra.0+0xfa>
 800ab20:	2b10      	cmp	r3, #16
 800ab22:	d10c      	bne.n	800ab3e <_strtol_l.isra.0+0x5e>
 800ab24:	2c30      	cmp	r4, #48	; 0x30
 800ab26:	d10a      	bne.n	800ab3e <_strtol_l.isra.0+0x5e>
 800ab28:	f89e 4000 	ldrb.w	r4, [lr]
 800ab2c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ab30:	2c58      	cmp	r4, #88	; 0x58
 800ab32:	d14d      	bne.n	800abd0 <_strtol_l.isra.0+0xf0>
 800ab34:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800ab38:	2310      	movs	r3, #16
 800ab3a:	f10e 0e02 	add.w	lr, lr, #2
 800ab3e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800ab42:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800ab46:	2600      	movs	r6, #0
 800ab48:	fbbc f9f3 	udiv	r9, ip, r3
 800ab4c:	4635      	mov	r5, r6
 800ab4e:	fb03 ca19 	mls	sl, r3, r9, ip
 800ab52:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800ab56:	2f09      	cmp	r7, #9
 800ab58:	d818      	bhi.n	800ab8c <_strtol_l.isra.0+0xac>
 800ab5a:	463c      	mov	r4, r7
 800ab5c:	42a3      	cmp	r3, r4
 800ab5e:	dd24      	ble.n	800abaa <_strtol_l.isra.0+0xca>
 800ab60:	2e00      	cmp	r6, #0
 800ab62:	db1f      	blt.n	800aba4 <_strtol_l.isra.0+0xc4>
 800ab64:	45a9      	cmp	r9, r5
 800ab66:	d31d      	bcc.n	800aba4 <_strtol_l.isra.0+0xc4>
 800ab68:	d101      	bne.n	800ab6e <_strtol_l.isra.0+0x8e>
 800ab6a:	45a2      	cmp	sl, r4
 800ab6c:	db1a      	blt.n	800aba4 <_strtol_l.isra.0+0xc4>
 800ab6e:	fb05 4503 	mla	r5, r5, r3, r4
 800ab72:	2601      	movs	r6, #1
 800ab74:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800ab78:	e7eb      	b.n	800ab52 <_strtol_l.isra.0+0x72>
 800ab7a:	2c2b      	cmp	r4, #43	; 0x2b
 800ab7c:	bf08      	it	eq
 800ab7e:	f89e 4000 	ldrbeq.w	r4, [lr]
 800ab82:	46a8      	mov	r8, r5
 800ab84:	bf08      	it	eq
 800ab86:	f106 0e02 	addeq.w	lr, r6, #2
 800ab8a:	e7c7      	b.n	800ab1c <_strtol_l.isra.0+0x3c>
 800ab8c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800ab90:	2f19      	cmp	r7, #25
 800ab92:	d801      	bhi.n	800ab98 <_strtol_l.isra.0+0xb8>
 800ab94:	3c37      	subs	r4, #55	; 0x37
 800ab96:	e7e1      	b.n	800ab5c <_strtol_l.isra.0+0x7c>
 800ab98:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800ab9c:	2f19      	cmp	r7, #25
 800ab9e:	d804      	bhi.n	800abaa <_strtol_l.isra.0+0xca>
 800aba0:	3c57      	subs	r4, #87	; 0x57
 800aba2:	e7db      	b.n	800ab5c <_strtol_l.isra.0+0x7c>
 800aba4:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800aba8:	e7e4      	b.n	800ab74 <_strtol_l.isra.0+0x94>
 800abaa:	2e00      	cmp	r6, #0
 800abac:	da05      	bge.n	800abba <_strtol_l.isra.0+0xda>
 800abae:	2322      	movs	r3, #34	; 0x22
 800abb0:	6003      	str	r3, [r0, #0]
 800abb2:	4665      	mov	r5, ip
 800abb4:	b942      	cbnz	r2, 800abc8 <_strtol_l.isra.0+0xe8>
 800abb6:	4628      	mov	r0, r5
 800abb8:	e79d      	b.n	800aaf6 <_strtol_l.isra.0+0x16>
 800abba:	f1b8 0f00 	cmp.w	r8, #0
 800abbe:	d000      	beq.n	800abc2 <_strtol_l.isra.0+0xe2>
 800abc0:	426d      	negs	r5, r5
 800abc2:	2a00      	cmp	r2, #0
 800abc4:	d0f7      	beq.n	800abb6 <_strtol_l.isra.0+0xd6>
 800abc6:	b10e      	cbz	r6, 800abcc <_strtol_l.isra.0+0xec>
 800abc8:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 800abcc:	6011      	str	r1, [r2, #0]
 800abce:	e7f2      	b.n	800abb6 <_strtol_l.isra.0+0xd6>
 800abd0:	2430      	movs	r4, #48	; 0x30
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d1b3      	bne.n	800ab3e <_strtol_l.isra.0+0x5e>
 800abd6:	2308      	movs	r3, #8
 800abd8:	e7b1      	b.n	800ab3e <_strtol_l.isra.0+0x5e>
 800abda:	2c30      	cmp	r4, #48	; 0x30
 800abdc:	d0a4      	beq.n	800ab28 <_strtol_l.isra.0+0x48>
 800abde:	230a      	movs	r3, #10
 800abe0:	e7ad      	b.n	800ab3e <_strtol_l.isra.0+0x5e>
 800abe2:	bf00      	nop
 800abe4:	0800dd19 	.word	0x0800dd19

0800abe8 <_strtol_r>:
 800abe8:	f7ff bf7a 	b.w	800aae0 <_strtol_l.isra.0>

0800abec <__swbuf_r>:
 800abec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abee:	460e      	mov	r6, r1
 800abf0:	4614      	mov	r4, r2
 800abf2:	4605      	mov	r5, r0
 800abf4:	b118      	cbz	r0, 800abfe <__swbuf_r+0x12>
 800abf6:	6983      	ldr	r3, [r0, #24]
 800abf8:	b90b      	cbnz	r3, 800abfe <__swbuf_r+0x12>
 800abfa:	f001 f84b 	bl	800bc94 <__sinit>
 800abfe:	4b21      	ldr	r3, [pc, #132]	; (800ac84 <__swbuf_r+0x98>)
 800ac00:	429c      	cmp	r4, r3
 800ac02:	d12b      	bne.n	800ac5c <__swbuf_r+0x70>
 800ac04:	686c      	ldr	r4, [r5, #4]
 800ac06:	69a3      	ldr	r3, [r4, #24]
 800ac08:	60a3      	str	r3, [r4, #8]
 800ac0a:	89a3      	ldrh	r3, [r4, #12]
 800ac0c:	071a      	lsls	r2, r3, #28
 800ac0e:	d52f      	bpl.n	800ac70 <__swbuf_r+0x84>
 800ac10:	6923      	ldr	r3, [r4, #16]
 800ac12:	b36b      	cbz	r3, 800ac70 <__swbuf_r+0x84>
 800ac14:	6923      	ldr	r3, [r4, #16]
 800ac16:	6820      	ldr	r0, [r4, #0]
 800ac18:	1ac0      	subs	r0, r0, r3
 800ac1a:	6963      	ldr	r3, [r4, #20]
 800ac1c:	b2f6      	uxtb	r6, r6
 800ac1e:	4283      	cmp	r3, r0
 800ac20:	4637      	mov	r7, r6
 800ac22:	dc04      	bgt.n	800ac2e <__swbuf_r+0x42>
 800ac24:	4621      	mov	r1, r4
 800ac26:	4628      	mov	r0, r5
 800ac28:	f000 ffa0 	bl	800bb6c <_fflush_r>
 800ac2c:	bb30      	cbnz	r0, 800ac7c <__swbuf_r+0x90>
 800ac2e:	68a3      	ldr	r3, [r4, #8]
 800ac30:	3b01      	subs	r3, #1
 800ac32:	60a3      	str	r3, [r4, #8]
 800ac34:	6823      	ldr	r3, [r4, #0]
 800ac36:	1c5a      	adds	r2, r3, #1
 800ac38:	6022      	str	r2, [r4, #0]
 800ac3a:	701e      	strb	r6, [r3, #0]
 800ac3c:	6963      	ldr	r3, [r4, #20]
 800ac3e:	3001      	adds	r0, #1
 800ac40:	4283      	cmp	r3, r0
 800ac42:	d004      	beq.n	800ac4e <__swbuf_r+0x62>
 800ac44:	89a3      	ldrh	r3, [r4, #12]
 800ac46:	07db      	lsls	r3, r3, #31
 800ac48:	d506      	bpl.n	800ac58 <__swbuf_r+0x6c>
 800ac4a:	2e0a      	cmp	r6, #10
 800ac4c:	d104      	bne.n	800ac58 <__swbuf_r+0x6c>
 800ac4e:	4621      	mov	r1, r4
 800ac50:	4628      	mov	r0, r5
 800ac52:	f000 ff8b 	bl	800bb6c <_fflush_r>
 800ac56:	b988      	cbnz	r0, 800ac7c <__swbuf_r+0x90>
 800ac58:	4638      	mov	r0, r7
 800ac5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac5c:	4b0a      	ldr	r3, [pc, #40]	; (800ac88 <__swbuf_r+0x9c>)
 800ac5e:	429c      	cmp	r4, r3
 800ac60:	d101      	bne.n	800ac66 <__swbuf_r+0x7a>
 800ac62:	68ac      	ldr	r4, [r5, #8]
 800ac64:	e7cf      	b.n	800ac06 <__swbuf_r+0x1a>
 800ac66:	4b09      	ldr	r3, [pc, #36]	; (800ac8c <__swbuf_r+0xa0>)
 800ac68:	429c      	cmp	r4, r3
 800ac6a:	bf08      	it	eq
 800ac6c:	68ec      	ldreq	r4, [r5, #12]
 800ac6e:	e7ca      	b.n	800ac06 <__swbuf_r+0x1a>
 800ac70:	4621      	mov	r1, r4
 800ac72:	4628      	mov	r0, r5
 800ac74:	f000 f80c 	bl	800ac90 <__swsetup_r>
 800ac78:	2800      	cmp	r0, #0
 800ac7a:	d0cb      	beq.n	800ac14 <__swbuf_r+0x28>
 800ac7c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ac80:	e7ea      	b.n	800ac58 <__swbuf_r+0x6c>
 800ac82:	bf00      	nop
 800ac84:	0800ded0 	.word	0x0800ded0
 800ac88:	0800def0 	.word	0x0800def0
 800ac8c:	0800deb0 	.word	0x0800deb0

0800ac90 <__swsetup_r>:
 800ac90:	4b32      	ldr	r3, [pc, #200]	; (800ad5c <__swsetup_r+0xcc>)
 800ac92:	b570      	push	{r4, r5, r6, lr}
 800ac94:	681d      	ldr	r5, [r3, #0]
 800ac96:	4606      	mov	r6, r0
 800ac98:	460c      	mov	r4, r1
 800ac9a:	b125      	cbz	r5, 800aca6 <__swsetup_r+0x16>
 800ac9c:	69ab      	ldr	r3, [r5, #24]
 800ac9e:	b913      	cbnz	r3, 800aca6 <__swsetup_r+0x16>
 800aca0:	4628      	mov	r0, r5
 800aca2:	f000 fff7 	bl	800bc94 <__sinit>
 800aca6:	4b2e      	ldr	r3, [pc, #184]	; (800ad60 <__swsetup_r+0xd0>)
 800aca8:	429c      	cmp	r4, r3
 800acaa:	d10f      	bne.n	800accc <__swsetup_r+0x3c>
 800acac:	686c      	ldr	r4, [r5, #4]
 800acae:	89a3      	ldrh	r3, [r4, #12]
 800acb0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800acb4:	0719      	lsls	r1, r3, #28
 800acb6:	d42c      	bmi.n	800ad12 <__swsetup_r+0x82>
 800acb8:	06dd      	lsls	r5, r3, #27
 800acba:	d411      	bmi.n	800ace0 <__swsetup_r+0x50>
 800acbc:	2309      	movs	r3, #9
 800acbe:	6033      	str	r3, [r6, #0]
 800acc0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800acc4:	81a3      	strh	r3, [r4, #12]
 800acc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800acca:	e03e      	b.n	800ad4a <__swsetup_r+0xba>
 800accc:	4b25      	ldr	r3, [pc, #148]	; (800ad64 <__swsetup_r+0xd4>)
 800acce:	429c      	cmp	r4, r3
 800acd0:	d101      	bne.n	800acd6 <__swsetup_r+0x46>
 800acd2:	68ac      	ldr	r4, [r5, #8]
 800acd4:	e7eb      	b.n	800acae <__swsetup_r+0x1e>
 800acd6:	4b24      	ldr	r3, [pc, #144]	; (800ad68 <__swsetup_r+0xd8>)
 800acd8:	429c      	cmp	r4, r3
 800acda:	bf08      	it	eq
 800acdc:	68ec      	ldreq	r4, [r5, #12]
 800acde:	e7e6      	b.n	800acae <__swsetup_r+0x1e>
 800ace0:	0758      	lsls	r0, r3, #29
 800ace2:	d512      	bpl.n	800ad0a <__swsetup_r+0x7a>
 800ace4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ace6:	b141      	cbz	r1, 800acfa <__swsetup_r+0x6a>
 800ace8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800acec:	4299      	cmp	r1, r3
 800acee:	d002      	beq.n	800acf6 <__swsetup_r+0x66>
 800acf0:	4630      	mov	r0, r6
 800acf2:	f002 f92b 	bl	800cf4c <_free_r>
 800acf6:	2300      	movs	r3, #0
 800acf8:	6363      	str	r3, [r4, #52]	; 0x34
 800acfa:	89a3      	ldrh	r3, [r4, #12]
 800acfc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ad00:	81a3      	strh	r3, [r4, #12]
 800ad02:	2300      	movs	r3, #0
 800ad04:	6063      	str	r3, [r4, #4]
 800ad06:	6923      	ldr	r3, [r4, #16]
 800ad08:	6023      	str	r3, [r4, #0]
 800ad0a:	89a3      	ldrh	r3, [r4, #12]
 800ad0c:	f043 0308 	orr.w	r3, r3, #8
 800ad10:	81a3      	strh	r3, [r4, #12]
 800ad12:	6923      	ldr	r3, [r4, #16]
 800ad14:	b94b      	cbnz	r3, 800ad2a <__swsetup_r+0x9a>
 800ad16:	89a3      	ldrh	r3, [r4, #12]
 800ad18:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ad1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad20:	d003      	beq.n	800ad2a <__swsetup_r+0x9a>
 800ad22:	4621      	mov	r1, r4
 800ad24:	4630      	mov	r0, r6
 800ad26:	f001 fbed 	bl	800c504 <__smakebuf_r>
 800ad2a:	89a0      	ldrh	r0, [r4, #12]
 800ad2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ad30:	f010 0301 	ands.w	r3, r0, #1
 800ad34:	d00a      	beq.n	800ad4c <__swsetup_r+0xbc>
 800ad36:	2300      	movs	r3, #0
 800ad38:	60a3      	str	r3, [r4, #8]
 800ad3a:	6963      	ldr	r3, [r4, #20]
 800ad3c:	425b      	negs	r3, r3
 800ad3e:	61a3      	str	r3, [r4, #24]
 800ad40:	6923      	ldr	r3, [r4, #16]
 800ad42:	b943      	cbnz	r3, 800ad56 <__swsetup_r+0xc6>
 800ad44:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ad48:	d1ba      	bne.n	800acc0 <__swsetup_r+0x30>
 800ad4a:	bd70      	pop	{r4, r5, r6, pc}
 800ad4c:	0781      	lsls	r1, r0, #30
 800ad4e:	bf58      	it	pl
 800ad50:	6963      	ldrpl	r3, [r4, #20]
 800ad52:	60a3      	str	r3, [r4, #8]
 800ad54:	e7f4      	b.n	800ad40 <__swsetup_r+0xb0>
 800ad56:	2000      	movs	r0, #0
 800ad58:	e7f7      	b.n	800ad4a <__swsetup_r+0xba>
 800ad5a:	bf00      	nop
 800ad5c:	20000010 	.word	0x20000010
 800ad60:	0800ded0 	.word	0x0800ded0
 800ad64:	0800def0 	.word	0x0800def0
 800ad68:	0800deb0 	.word	0x0800deb0

0800ad6c <quorem>:
 800ad6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad70:	6903      	ldr	r3, [r0, #16]
 800ad72:	690c      	ldr	r4, [r1, #16]
 800ad74:	42a3      	cmp	r3, r4
 800ad76:	4607      	mov	r7, r0
 800ad78:	f2c0 8081 	blt.w	800ae7e <quorem+0x112>
 800ad7c:	3c01      	subs	r4, #1
 800ad7e:	f101 0814 	add.w	r8, r1, #20
 800ad82:	f100 0514 	add.w	r5, r0, #20
 800ad86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad8a:	9301      	str	r3, [sp, #4]
 800ad8c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ad90:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad94:	3301      	adds	r3, #1
 800ad96:	429a      	cmp	r2, r3
 800ad98:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ad9c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ada0:	fbb2 f6f3 	udiv	r6, r2, r3
 800ada4:	d331      	bcc.n	800ae0a <quorem+0x9e>
 800ada6:	f04f 0e00 	mov.w	lr, #0
 800adaa:	4640      	mov	r0, r8
 800adac:	46ac      	mov	ip, r5
 800adae:	46f2      	mov	sl, lr
 800adb0:	f850 2b04 	ldr.w	r2, [r0], #4
 800adb4:	b293      	uxth	r3, r2
 800adb6:	fb06 e303 	mla	r3, r6, r3, lr
 800adba:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800adbe:	b29b      	uxth	r3, r3
 800adc0:	ebaa 0303 	sub.w	r3, sl, r3
 800adc4:	0c12      	lsrs	r2, r2, #16
 800adc6:	f8dc a000 	ldr.w	sl, [ip]
 800adca:	fb06 e202 	mla	r2, r6, r2, lr
 800adce:	fa13 f38a 	uxtah	r3, r3, sl
 800add2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800add6:	fa1f fa82 	uxth.w	sl, r2
 800adda:	f8dc 2000 	ldr.w	r2, [ip]
 800adde:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800ade2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ade6:	b29b      	uxth	r3, r3
 800ade8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800adec:	4581      	cmp	r9, r0
 800adee:	f84c 3b04 	str.w	r3, [ip], #4
 800adf2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800adf6:	d2db      	bcs.n	800adb0 <quorem+0x44>
 800adf8:	f855 300b 	ldr.w	r3, [r5, fp]
 800adfc:	b92b      	cbnz	r3, 800ae0a <quorem+0x9e>
 800adfe:	9b01      	ldr	r3, [sp, #4]
 800ae00:	3b04      	subs	r3, #4
 800ae02:	429d      	cmp	r5, r3
 800ae04:	461a      	mov	r2, r3
 800ae06:	d32e      	bcc.n	800ae66 <quorem+0xfa>
 800ae08:	613c      	str	r4, [r7, #16]
 800ae0a:	4638      	mov	r0, r7
 800ae0c:	f001 fe9c 	bl	800cb48 <__mcmp>
 800ae10:	2800      	cmp	r0, #0
 800ae12:	db24      	blt.n	800ae5e <quorem+0xf2>
 800ae14:	3601      	adds	r6, #1
 800ae16:	4628      	mov	r0, r5
 800ae18:	f04f 0c00 	mov.w	ip, #0
 800ae1c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae20:	f8d0 e000 	ldr.w	lr, [r0]
 800ae24:	b293      	uxth	r3, r2
 800ae26:	ebac 0303 	sub.w	r3, ip, r3
 800ae2a:	0c12      	lsrs	r2, r2, #16
 800ae2c:	fa13 f38e 	uxtah	r3, r3, lr
 800ae30:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ae34:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae38:	b29b      	uxth	r3, r3
 800ae3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae3e:	45c1      	cmp	r9, r8
 800ae40:	f840 3b04 	str.w	r3, [r0], #4
 800ae44:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ae48:	d2e8      	bcs.n	800ae1c <quorem+0xb0>
 800ae4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae52:	b922      	cbnz	r2, 800ae5e <quorem+0xf2>
 800ae54:	3b04      	subs	r3, #4
 800ae56:	429d      	cmp	r5, r3
 800ae58:	461a      	mov	r2, r3
 800ae5a:	d30a      	bcc.n	800ae72 <quorem+0x106>
 800ae5c:	613c      	str	r4, [r7, #16]
 800ae5e:	4630      	mov	r0, r6
 800ae60:	b003      	add	sp, #12
 800ae62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae66:	6812      	ldr	r2, [r2, #0]
 800ae68:	3b04      	subs	r3, #4
 800ae6a:	2a00      	cmp	r2, #0
 800ae6c:	d1cc      	bne.n	800ae08 <quorem+0x9c>
 800ae6e:	3c01      	subs	r4, #1
 800ae70:	e7c7      	b.n	800ae02 <quorem+0x96>
 800ae72:	6812      	ldr	r2, [r2, #0]
 800ae74:	3b04      	subs	r3, #4
 800ae76:	2a00      	cmp	r2, #0
 800ae78:	d1f0      	bne.n	800ae5c <quorem+0xf0>
 800ae7a:	3c01      	subs	r4, #1
 800ae7c:	e7eb      	b.n	800ae56 <quorem+0xea>
 800ae7e:	2000      	movs	r0, #0
 800ae80:	e7ee      	b.n	800ae60 <quorem+0xf4>
 800ae82:	0000      	movs	r0, r0
 800ae84:	0000      	movs	r0, r0
	...

0800ae88 <_dtoa_r>:
 800ae88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae8c:	ed2d 8b02 	vpush	{d8}
 800ae90:	ec57 6b10 	vmov	r6, r7, d0
 800ae94:	b095      	sub	sp, #84	; 0x54
 800ae96:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ae98:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ae9c:	9105      	str	r1, [sp, #20]
 800ae9e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800aea2:	4604      	mov	r4, r0
 800aea4:	9209      	str	r2, [sp, #36]	; 0x24
 800aea6:	930f      	str	r3, [sp, #60]	; 0x3c
 800aea8:	b975      	cbnz	r5, 800aec8 <_dtoa_r+0x40>
 800aeaa:	2010      	movs	r0, #16
 800aeac:	f001 fb6a 	bl	800c584 <malloc>
 800aeb0:	4602      	mov	r2, r0
 800aeb2:	6260      	str	r0, [r4, #36]	; 0x24
 800aeb4:	b920      	cbnz	r0, 800aec0 <_dtoa_r+0x38>
 800aeb6:	4bb2      	ldr	r3, [pc, #712]	; (800b180 <_dtoa_r+0x2f8>)
 800aeb8:	21ea      	movs	r1, #234	; 0xea
 800aeba:	48b2      	ldr	r0, [pc, #712]	; (800b184 <_dtoa_r+0x2fc>)
 800aebc:	f002 fc34 	bl	800d728 <__assert_func>
 800aec0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aec4:	6005      	str	r5, [r0, #0]
 800aec6:	60c5      	str	r5, [r0, #12]
 800aec8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aeca:	6819      	ldr	r1, [r3, #0]
 800aecc:	b151      	cbz	r1, 800aee4 <_dtoa_r+0x5c>
 800aece:	685a      	ldr	r2, [r3, #4]
 800aed0:	604a      	str	r2, [r1, #4]
 800aed2:	2301      	movs	r3, #1
 800aed4:	4093      	lsls	r3, r2
 800aed6:	608b      	str	r3, [r1, #8]
 800aed8:	4620      	mov	r0, r4
 800aeda:	f001 fbad 	bl	800c638 <_Bfree>
 800aede:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aee0:	2200      	movs	r2, #0
 800aee2:	601a      	str	r2, [r3, #0]
 800aee4:	1e3b      	subs	r3, r7, #0
 800aee6:	bfb9      	ittee	lt
 800aee8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800aeec:	9303      	strlt	r3, [sp, #12]
 800aeee:	2300      	movge	r3, #0
 800aef0:	f8c8 3000 	strge.w	r3, [r8]
 800aef4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800aef8:	4ba3      	ldr	r3, [pc, #652]	; (800b188 <_dtoa_r+0x300>)
 800aefa:	bfbc      	itt	lt
 800aefc:	2201      	movlt	r2, #1
 800aefe:	f8c8 2000 	strlt.w	r2, [r8]
 800af02:	ea33 0309 	bics.w	r3, r3, r9
 800af06:	d11b      	bne.n	800af40 <_dtoa_r+0xb8>
 800af08:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af0a:	f242 730f 	movw	r3, #9999	; 0x270f
 800af0e:	6013      	str	r3, [r2, #0]
 800af10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af14:	4333      	orrs	r3, r6
 800af16:	f000 857a 	beq.w	800ba0e <_dtoa_r+0xb86>
 800af1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af1c:	b963      	cbnz	r3, 800af38 <_dtoa_r+0xb0>
 800af1e:	4b9b      	ldr	r3, [pc, #620]	; (800b18c <_dtoa_r+0x304>)
 800af20:	e024      	b.n	800af6c <_dtoa_r+0xe4>
 800af22:	4b9b      	ldr	r3, [pc, #620]	; (800b190 <_dtoa_r+0x308>)
 800af24:	9300      	str	r3, [sp, #0]
 800af26:	3308      	adds	r3, #8
 800af28:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800af2a:	6013      	str	r3, [r2, #0]
 800af2c:	9800      	ldr	r0, [sp, #0]
 800af2e:	b015      	add	sp, #84	; 0x54
 800af30:	ecbd 8b02 	vpop	{d8}
 800af34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af38:	4b94      	ldr	r3, [pc, #592]	; (800b18c <_dtoa_r+0x304>)
 800af3a:	9300      	str	r3, [sp, #0]
 800af3c:	3303      	adds	r3, #3
 800af3e:	e7f3      	b.n	800af28 <_dtoa_r+0xa0>
 800af40:	ed9d 7b02 	vldr	d7, [sp, #8]
 800af44:	2200      	movs	r2, #0
 800af46:	ec51 0b17 	vmov	r0, r1, d7
 800af4a:	2300      	movs	r3, #0
 800af4c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800af50:	f7f5 fdba 	bl	8000ac8 <__aeabi_dcmpeq>
 800af54:	4680      	mov	r8, r0
 800af56:	b158      	cbz	r0, 800af70 <_dtoa_r+0xe8>
 800af58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af5a:	2301      	movs	r3, #1
 800af5c:	6013      	str	r3, [r2, #0]
 800af5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af60:	2b00      	cmp	r3, #0
 800af62:	f000 8551 	beq.w	800ba08 <_dtoa_r+0xb80>
 800af66:	488b      	ldr	r0, [pc, #556]	; (800b194 <_dtoa_r+0x30c>)
 800af68:	6018      	str	r0, [r3, #0]
 800af6a:	1e43      	subs	r3, r0, #1
 800af6c:	9300      	str	r3, [sp, #0]
 800af6e:	e7dd      	b.n	800af2c <_dtoa_r+0xa4>
 800af70:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800af74:	aa12      	add	r2, sp, #72	; 0x48
 800af76:	a913      	add	r1, sp, #76	; 0x4c
 800af78:	4620      	mov	r0, r4
 800af7a:	f001 ff05 	bl	800cd88 <__d2b>
 800af7e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800af82:	4683      	mov	fp, r0
 800af84:	2d00      	cmp	r5, #0
 800af86:	d07c      	beq.n	800b082 <_dtoa_r+0x1fa>
 800af88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af8a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800af8e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af92:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800af96:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800af9a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800af9e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800afa2:	4b7d      	ldr	r3, [pc, #500]	; (800b198 <_dtoa_r+0x310>)
 800afa4:	2200      	movs	r2, #0
 800afa6:	4630      	mov	r0, r6
 800afa8:	4639      	mov	r1, r7
 800afaa:	f7f5 f96d 	bl	8000288 <__aeabi_dsub>
 800afae:	a36e      	add	r3, pc, #440	; (adr r3, 800b168 <_dtoa_r+0x2e0>)
 800afb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb4:	f7f5 fb20 	bl	80005f8 <__aeabi_dmul>
 800afb8:	a36d      	add	r3, pc, #436	; (adr r3, 800b170 <_dtoa_r+0x2e8>)
 800afba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afbe:	f7f5 f965 	bl	800028c <__adddf3>
 800afc2:	4606      	mov	r6, r0
 800afc4:	4628      	mov	r0, r5
 800afc6:	460f      	mov	r7, r1
 800afc8:	f7f5 faac 	bl	8000524 <__aeabi_i2d>
 800afcc:	a36a      	add	r3, pc, #424	; (adr r3, 800b178 <_dtoa_r+0x2f0>)
 800afce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd2:	f7f5 fb11 	bl	80005f8 <__aeabi_dmul>
 800afd6:	4602      	mov	r2, r0
 800afd8:	460b      	mov	r3, r1
 800afda:	4630      	mov	r0, r6
 800afdc:	4639      	mov	r1, r7
 800afde:	f7f5 f955 	bl	800028c <__adddf3>
 800afe2:	4606      	mov	r6, r0
 800afe4:	460f      	mov	r7, r1
 800afe6:	f7f5 fdb7 	bl	8000b58 <__aeabi_d2iz>
 800afea:	2200      	movs	r2, #0
 800afec:	4682      	mov	sl, r0
 800afee:	2300      	movs	r3, #0
 800aff0:	4630      	mov	r0, r6
 800aff2:	4639      	mov	r1, r7
 800aff4:	f7f5 fd72 	bl	8000adc <__aeabi_dcmplt>
 800aff8:	b148      	cbz	r0, 800b00e <_dtoa_r+0x186>
 800affa:	4650      	mov	r0, sl
 800affc:	f7f5 fa92 	bl	8000524 <__aeabi_i2d>
 800b000:	4632      	mov	r2, r6
 800b002:	463b      	mov	r3, r7
 800b004:	f7f5 fd60 	bl	8000ac8 <__aeabi_dcmpeq>
 800b008:	b908      	cbnz	r0, 800b00e <_dtoa_r+0x186>
 800b00a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800b00e:	f1ba 0f16 	cmp.w	sl, #22
 800b012:	d854      	bhi.n	800b0be <_dtoa_r+0x236>
 800b014:	4b61      	ldr	r3, [pc, #388]	; (800b19c <_dtoa_r+0x314>)
 800b016:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b01e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b022:	f7f5 fd5b 	bl	8000adc <__aeabi_dcmplt>
 800b026:	2800      	cmp	r0, #0
 800b028:	d04b      	beq.n	800b0c2 <_dtoa_r+0x23a>
 800b02a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800b02e:	2300      	movs	r3, #0
 800b030:	930e      	str	r3, [sp, #56]	; 0x38
 800b032:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b034:	1b5d      	subs	r5, r3, r5
 800b036:	1e6b      	subs	r3, r5, #1
 800b038:	9304      	str	r3, [sp, #16]
 800b03a:	bf43      	ittte	mi
 800b03c:	2300      	movmi	r3, #0
 800b03e:	f1c5 0801 	rsbmi	r8, r5, #1
 800b042:	9304      	strmi	r3, [sp, #16]
 800b044:	f04f 0800 	movpl.w	r8, #0
 800b048:	f1ba 0f00 	cmp.w	sl, #0
 800b04c:	db3b      	blt.n	800b0c6 <_dtoa_r+0x23e>
 800b04e:	9b04      	ldr	r3, [sp, #16]
 800b050:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800b054:	4453      	add	r3, sl
 800b056:	9304      	str	r3, [sp, #16]
 800b058:	2300      	movs	r3, #0
 800b05a:	9306      	str	r3, [sp, #24]
 800b05c:	9b05      	ldr	r3, [sp, #20]
 800b05e:	2b09      	cmp	r3, #9
 800b060:	d869      	bhi.n	800b136 <_dtoa_r+0x2ae>
 800b062:	2b05      	cmp	r3, #5
 800b064:	bfc4      	itt	gt
 800b066:	3b04      	subgt	r3, #4
 800b068:	9305      	strgt	r3, [sp, #20]
 800b06a:	9b05      	ldr	r3, [sp, #20]
 800b06c:	f1a3 0302 	sub.w	r3, r3, #2
 800b070:	bfcc      	ite	gt
 800b072:	2500      	movgt	r5, #0
 800b074:	2501      	movle	r5, #1
 800b076:	2b03      	cmp	r3, #3
 800b078:	d869      	bhi.n	800b14e <_dtoa_r+0x2c6>
 800b07a:	e8df f003 	tbb	[pc, r3]
 800b07e:	4e2c      	.short	0x4e2c
 800b080:	5a4c      	.short	0x5a4c
 800b082:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800b086:	441d      	add	r5, r3
 800b088:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b08c:	2b20      	cmp	r3, #32
 800b08e:	bfc1      	itttt	gt
 800b090:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b094:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b098:	fa09 f303 	lslgt.w	r3, r9, r3
 800b09c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b0a0:	bfda      	itte	le
 800b0a2:	f1c3 0320 	rsble	r3, r3, #32
 800b0a6:	fa06 f003 	lslle.w	r0, r6, r3
 800b0aa:	4318      	orrgt	r0, r3
 800b0ac:	f7f5 fa2a 	bl	8000504 <__aeabi_ui2d>
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	4606      	mov	r6, r0
 800b0b4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b0b8:	3d01      	subs	r5, #1
 800b0ba:	9310      	str	r3, [sp, #64]	; 0x40
 800b0bc:	e771      	b.n	800afa2 <_dtoa_r+0x11a>
 800b0be:	2301      	movs	r3, #1
 800b0c0:	e7b6      	b.n	800b030 <_dtoa_r+0x1a8>
 800b0c2:	900e      	str	r0, [sp, #56]	; 0x38
 800b0c4:	e7b5      	b.n	800b032 <_dtoa_r+0x1aa>
 800b0c6:	f1ca 0300 	rsb	r3, sl, #0
 800b0ca:	9306      	str	r3, [sp, #24]
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	eba8 080a 	sub.w	r8, r8, sl
 800b0d2:	930d      	str	r3, [sp, #52]	; 0x34
 800b0d4:	e7c2      	b.n	800b05c <_dtoa_r+0x1d4>
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	9308      	str	r3, [sp, #32]
 800b0da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	dc39      	bgt.n	800b154 <_dtoa_r+0x2cc>
 800b0e0:	f04f 0901 	mov.w	r9, #1
 800b0e4:	f8cd 9004 	str.w	r9, [sp, #4]
 800b0e8:	464b      	mov	r3, r9
 800b0ea:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b0ee:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	6042      	str	r2, [r0, #4]
 800b0f4:	2204      	movs	r2, #4
 800b0f6:	f102 0614 	add.w	r6, r2, #20
 800b0fa:	429e      	cmp	r6, r3
 800b0fc:	6841      	ldr	r1, [r0, #4]
 800b0fe:	d92f      	bls.n	800b160 <_dtoa_r+0x2d8>
 800b100:	4620      	mov	r0, r4
 800b102:	f001 fa59 	bl	800c5b8 <_Balloc>
 800b106:	9000      	str	r0, [sp, #0]
 800b108:	2800      	cmp	r0, #0
 800b10a:	d14b      	bne.n	800b1a4 <_dtoa_r+0x31c>
 800b10c:	4b24      	ldr	r3, [pc, #144]	; (800b1a0 <_dtoa_r+0x318>)
 800b10e:	4602      	mov	r2, r0
 800b110:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b114:	e6d1      	b.n	800aeba <_dtoa_r+0x32>
 800b116:	2301      	movs	r3, #1
 800b118:	e7de      	b.n	800b0d8 <_dtoa_r+0x250>
 800b11a:	2300      	movs	r3, #0
 800b11c:	9308      	str	r3, [sp, #32]
 800b11e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b120:	eb0a 0903 	add.w	r9, sl, r3
 800b124:	f109 0301 	add.w	r3, r9, #1
 800b128:	2b01      	cmp	r3, #1
 800b12a:	9301      	str	r3, [sp, #4]
 800b12c:	bfb8      	it	lt
 800b12e:	2301      	movlt	r3, #1
 800b130:	e7dd      	b.n	800b0ee <_dtoa_r+0x266>
 800b132:	2301      	movs	r3, #1
 800b134:	e7f2      	b.n	800b11c <_dtoa_r+0x294>
 800b136:	2501      	movs	r5, #1
 800b138:	2300      	movs	r3, #0
 800b13a:	9305      	str	r3, [sp, #20]
 800b13c:	9508      	str	r5, [sp, #32]
 800b13e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800b142:	2200      	movs	r2, #0
 800b144:	f8cd 9004 	str.w	r9, [sp, #4]
 800b148:	2312      	movs	r3, #18
 800b14a:	9209      	str	r2, [sp, #36]	; 0x24
 800b14c:	e7cf      	b.n	800b0ee <_dtoa_r+0x266>
 800b14e:	2301      	movs	r3, #1
 800b150:	9308      	str	r3, [sp, #32]
 800b152:	e7f4      	b.n	800b13e <_dtoa_r+0x2b6>
 800b154:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b158:	f8cd 9004 	str.w	r9, [sp, #4]
 800b15c:	464b      	mov	r3, r9
 800b15e:	e7c6      	b.n	800b0ee <_dtoa_r+0x266>
 800b160:	3101      	adds	r1, #1
 800b162:	6041      	str	r1, [r0, #4]
 800b164:	0052      	lsls	r2, r2, #1
 800b166:	e7c6      	b.n	800b0f6 <_dtoa_r+0x26e>
 800b168:	636f4361 	.word	0x636f4361
 800b16c:	3fd287a7 	.word	0x3fd287a7
 800b170:	8b60c8b3 	.word	0x8b60c8b3
 800b174:	3fc68a28 	.word	0x3fc68a28
 800b178:	509f79fb 	.word	0x509f79fb
 800b17c:	3fd34413 	.word	0x3fd34413
 800b180:	0800de26 	.word	0x0800de26
 800b184:	0800de3d 	.word	0x0800de3d
 800b188:	7ff00000 	.word	0x7ff00000
 800b18c:	0800de22 	.word	0x0800de22
 800b190:	0800de19 	.word	0x0800de19
 800b194:	0800dc99 	.word	0x0800dc99
 800b198:	3ff80000 	.word	0x3ff80000
 800b19c:	0800e018 	.word	0x0800e018
 800b1a0:	0800de9c 	.word	0x0800de9c
 800b1a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1a6:	9a00      	ldr	r2, [sp, #0]
 800b1a8:	601a      	str	r2, [r3, #0]
 800b1aa:	9b01      	ldr	r3, [sp, #4]
 800b1ac:	2b0e      	cmp	r3, #14
 800b1ae:	f200 80ad 	bhi.w	800b30c <_dtoa_r+0x484>
 800b1b2:	2d00      	cmp	r5, #0
 800b1b4:	f000 80aa 	beq.w	800b30c <_dtoa_r+0x484>
 800b1b8:	f1ba 0f00 	cmp.w	sl, #0
 800b1bc:	dd36      	ble.n	800b22c <_dtoa_r+0x3a4>
 800b1be:	4ac3      	ldr	r2, [pc, #780]	; (800b4cc <_dtoa_r+0x644>)
 800b1c0:	f00a 030f 	and.w	r3, sl, #15
 800b1c4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b1c8:	ed93 7b00 	vldr	d7, [r3]
 800b1cc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b1d0:	ea4f 172a 	mov.w	r7, sl, asr #4
 800b1d4:	eeb0 8a47 	vmov.f32	s16, s14
 800b1d8:	eef0 8a67 	vmov.f32	s17, s15
 800b1dc:	d016      	beq.n	800b20c <_dtoa_r+0x384>
 800b1de:	4bbc      	ldr	r3, [pc, #752]	; (800b4d0 <_dtoa_r+0x648>)
 800b1e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b1e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b1e8:	f7f5 fb30 	bl	800084c <__aeabi_ddiv>
 800b1ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1f0:	f007 070f 	and.w	r7, r7, #15
 800b1f4:	2503      	movs	r5, #3
 800b1f6:	4eb6      	ldr	r6, [pc, #728]	; (800b4d0 <_dtoa_r+0x648>)
 800b1f8:	b957      	cbnz	r7, 800b210 <_dtoa_r+0x388>
 800b1fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1fe:	ec53 2b18 	vmov	r2, r3, d8
 800b202:	f7f5 fb23 	bl	800084c <__aeabi_ddiv>
 800b206:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b20a:	e029      	b.n	800b260 <_dtoa_r+0x3d8>
 800b20c:	2502      	movs	r5, #2
 800b20e:	e7f2      	b.n	800b1f6 <_dtoa_r+0x36e>
 800b210:	07f9      	lsls	r1, r7, #31
 800b212:	d508      	bpl.n	800b226 <_dtoa_r+0x39e>
 800b214:	ec51 0b18 	vmov	r0, r1, d8
 800b218:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b21c:	f7f5 f9ec 	bl	80005f8 <__aeabi_dmul>
 800b220:	ec41 0b18 	vmov	d8, r0, r1
 800b224:	3501      	adds	r5, #1
 800b226:	107f      	asrs	r7, r7, #1
 800b228:	3608      	adds	r6, #8
 800b22a:	e7e5      	b.n	800b1f8 <_dtoa_r+0x370>
 800b22c:	f000 80a6 	beq.w	800b37c <_dtoa_r+0x4f4>
 800b230:	f1ca 0600 	rsb	r6, sl, #0
 800b234:	4ba5      	ldr	r3, [pc, #660]	; (800b4cc <_dtoa_r+0x644>)
 800b236:	4fa6      	ldr	r7, [pc, #664]	; (800b4d0 <_dtoa_r+0x648>)
 800b238:	f006 020f 	and.w	r2, r6, #15
 800b23c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b244:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b248:	f7f5 f9d6 	bl	80005f8 <__aeabi_dmul>
 800b24c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b250:	1136      	asrs	r6, r6, #4
 800b252:	2300      	movs	r3, #0
 800b254:	2502      	movs	r5, #2
 800b256:	2e00      	cmp	r6, #0
 800b258:	f040 8085 	bne.w	800b366 <_dtoa_r+0x4de>
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d1d2      	bne.n	800b206 <_dtoa_r+0x37e>
 800b260:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b262:	2b00      	cmp	r3, #0
 800b264:	f000 808c 	beq.w	800b380 <_dtoa_r+0x4f8>
 800b268:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b26c:	4b99      	ldr	r3, [pc, #612]	; (800b4d4 <_dtoa_r+0x64c>)
 800b26e:	2200      	movs	r2, #0
 800b270:	4630      	mov	r0, r6
 800b272:	4639      	mov	r1, r7
 800b274:	f7f5 fc32 	bl	8000adc <__aeabi_dcmplt>
 800b278:	2800      	cmp	r0, #0
 800b27a:	f000 8081 	beq.w	800b380 <_dtoa_r+0x4f8>
 800b27e:	9b01      	ldr	r3, [sp, #4]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d07d      	beq.n	800b380 <_dtoa_r+0x4f8>
 800b284:	f1b9 0f00 	cmp.w	r9, #0
 800b288:	dd3c      	ble.n	800b304 <_dtoa_r+0x47c>
 800b28a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800b28e:	9307      	str	r3, [sp, #28]
 800b290:	2200      	movs	r2, #0
 800b292:	4b91      	ldr	r3, [pc, #580]	; (800b4d8 <_dtoa_r+0x650>)
 800b294:	4630      	mov	r0, r6
 800b296:	4639      	mov	r1, r7
 800b298:	f7f5 f9ae 	bl	80005f8 <__aeabi_dmul>
 800b29c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2a0:	3501      	adds	r5, #1
 800b2a2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800b2a6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b2aa:	4628      	mov	r0, r5
 800b2ac:	f7f5 f93a 	bl	8000524 <__aeabi_i2d>
 800b2b0:	4632      	mov	r2, r6
 800b2b2:	463b      	mov	r3, r7
 800b2b4:	f7f5 f9a0 	bl	80005f8 <__aeabi_dmul>
 800b2b8:	4b88      	ldr	r3, [pc, #544]	; (800b4dc <_dtoa_r+0x654>)
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	f7f4 ffe6 	bl	800028c <__adddf3>
 800b2c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b2c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2c8:	9303      	str	r3, [sp, #12]
 800b2ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d15c      	bne.n	800b38a <_dtoa_r+0x502>
 800b2d0:	4b83      	ldr	r3, [pc, #524]	; (800b4e0 <_dtoa_r+0x658>)
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	4630      	mov	r0, r6
 800b2d6:	4639      	mov	r1, r7
 800b2d8:	f7f4 ffd6 	bl	8000288 <__aeabi_dsub>
 800b2dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b2e0:	4606      	mov	r6, r0
 800b2e2:	460f      	mov	r7, r1
 800b2e4:	f7f5 fc18 	bl	8000b18 <__aeabi_dcmpgt>
 800b2e8:	2800      	cmp	r0, #0
 800b2ea:	f040 8296 	bne.w	800b81a <_dtoa_r+0x992>
 800b2ee:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b2f2:	4630      	mov	r0, r6
 800b2f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b2f8:	4639      	mov	r1, r7
 800b2fa:	f7f5 fbef 	bl	8000adc <__aeabi_dcmplt>
 800b2fe:	2800      	cmp	r0, #0
 800b300:	f040 8288 	bne.w	800b814 <_dtoa_r+0x98c>
 800b304:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b308:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b30c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b30e:	2b00      	cmp	r3, #0
 800b310:	f2c0 8158 	blt.w	800b5c4 <_dtoa_r+0x73c>
 800b314:	f1ba 0f0e 	cmp.w	sl, #14
 800b318:	f300 8154 	bgt.w	800b5c4 <_dtoa_r+0x73c>
 800b31c:	4b6b      	ldr	r3, [pc, #428]	; (800b4cc <_dtoa_r+0x644>)
 800b31e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b322:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b326:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b328:	2b00      	cmp	r3, #0
 800b32a:	f280 80e3 	bge.w	800b4f4 <_dtoa_r+0x66c>
 800b32e:	9b01      	ldr	r3, [sp, #4]
 800b330:	2b00      	cmp	r3, #0
 800b332:	f300 80df 	bgt.w	800b4f4 <_dtoa_r+0x66c>
 800b336:	f040 826d 	bne.w	800b814 <_dtoa_r+0x98c>
 800b33a:	4b69      	ldr	r3, [pc, #420]	; (800b4e0 <_dtoa_r+0x658>)
 800b33c:	2200      	movs	r2, #0
 800b33e:	4640      	mov	r0, r8
 800b340:	4649      	mov	r1, r9
 800b342:	f7f5 f959 	bl	80005f8 <__aeabi_dmul>
 800b346:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b34a:	f7f5 fbdb 	bl	8000b04 <__aeabi_dcmpge>
 800b34e:	9e01      	ldr	r6, [sp, #4]
 800b350:	4637      	mov	r7, r6
 800b352:	2800      	cmp	r0, #0
 800b354:	f040 8243 	bne.w	800b7de <_dtoa_r+0x956>
 800b358:	9d00      	ldr	r5, [sp, #0]
 800b35a:	2331      	movs	r3, #49	; 0x31
 800b35c:	f805 3b01 	strb.w	r3, [r5], #1
 800b360:	f10a 0a01 	add.w	sl, sl, #1
 800b364:	e23f      	b.n	800b7e6 <_dtoa_r+0x95e>
 800b366:	07f2      	lsls	r2, r6, #31
 800b368:	d505      	bpl.n	800b376 <_dtoa_r+0x4ee>
 800b36a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b36e:	f7f5 f943 	bl	80005f8 <__aeabi_dmul>
 800b372:	3501      	adds	r5, #1
 800b374:	2301      	movs	r3, #1
 800b376:	1076      	asrs	r6, r6, #1
 800b378:	3708      	adds	r7, #8
 800b37a:	e76c      	b.n	800b256 <_dtoa_r+0x3ce>
 800b37c:	2502      	movs	r5, #2
 800b37e:	e76f      	b.n	800b260 <_dtoa_r+0x3d8>
 800b380:	9b01      	ldr	r3, [sp, #4]
 800b382:	f8cd a01c 	str.w	sl, [sp, #28]
 800b386:	930c      	str	r3, [sp, #48]	; 0x30
 800b388:	e78d      	b.n	800b2a6 <_dtoa_r+0x41e>
 800b38a:	9900      	ldr	r1, [sp, #0]
 800b38c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b38e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b390:	4b4e      	ldr	r3, [pc, #312]	; (800b4cc <_dtoa_r+0x644>)
 800b392:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b396:	4401      	add	r1, r0
 800b398:	9102      	str	r1, [sp, #8]
 800b39a:	9908      	ldr	r1, [sp, #32]
 800b39c:	eeb0 8a47 	vmov.f32	s16, s14
 800b3a0:	eef0 8a67 	vmov.f32	s17, s15
 800b3a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b3a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b3ac:	2900      	cmp	r1, #0
 800b3ae:	d045      	beq.n	800b43c <_dtoa_r+0x5b4>
 800b3b0:	494c      	ldr	r1, [pc, #304]	; (800b4e4 <_dtoa_r+0x65c>)
 800b3b2:	2000      	movs	r0, #0
 800b3b4:	f7f5 fa4a 	bl	800084c <__aeabi_ddiv>
 800b3b8:	ec53 2b18 	vmov	r2, r3, d8
 800b3bc:	f7f4 ff64 	bl	8000288 <__aeabi_dsub>
 800b3c0:	9d00      	ldr	r5, [sp, #0]
 800b3c2:	ec41 0b18 	vmov	d8, r0, r1
 800b3c6:	4639      	mov	r1, r7
 800b3c8:	4630      	mov	r0, r6
 800b3ca:	f7f5 fbc5 	bl	8000b58 <__aeabi_d2iz>
 800b3ce:	900c      	str	r0, [sp, #48]	; 0x30
 800b3d0:	f7f5 f8a8 	bl	8000524 <__aeabi_i2d>
 800b3d4:	4602      	mov	r2, r0
 800b3d6:	460b      	mov	r3, r1
 800b3d8:	4630      	mov	r0, r6
 800b3da:	4639      	mov	r1, r7
 800b3dc:	f7f4 ff54 	bl	8000288 <__aeabi_dsub>
 800b3e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b3e2:	3330      	adds	r3, #48	; 0x30
 800b3e4:	f805 3b01 	strb.w	r3, [r5], #1
 800b3e8:	ec53 2b18 	vmov	r2, r3, d8
 800b3ec:	4606      	mov	r6, r0
 800b3ee:	460f      	mov	r7, r1
 800b3f0:	f7f5 fb74 	bl	8000adc <__aeabi_dcmplt>
 800b3f4:	2800      	cmp	r0, #0
 800b3f6:	d165      	bne.n	800b4c4 <_dtoa_r+0x63c>
 800b3f8:	4632      	mov	r2, r6
 800b3fa:	463b      	mov	r3, r7
 800b3fc:	4935      	ldr	r1, [pc, #212]	; (800b4d4 <_dtoa_r+0x64c>)
 800b3fe:	2000      	movs	r0, #0
 800b400:	f7f4 ff42 	bl	8000288 <__aeabi_dsub>
 800b404:	ec53 2b18 	vmov	r2, r3, d8
 800b408:	f7f5 fb68 	bl	8000adc <__aeabi_dcmplt>
 800b40c:	2800      	cmp	r0, #0
 800b40e:	f040 80b9 	bne.w	800b584 <_dtoa_r+0x6fc>
 800b412:	9b02      	ldr	r3, [sp, #8]
 800b414:	429d      	cmp	r5, r3
 800b416:	f43f af75 	beq.w	800b304 <_dtoa_r+0x47c>
 800b41a:	4b2f      	ldr	r3, [pc, #188]	; (800b4d8 <_dtoa_r+0x650>)
 800b41c:	ec51 0b18 	vmov	r0, r1, d8
 800b420:	2200      	movs	r2, #0
 800b422:	f7f5 f8e9 	bl	80005f8 <__aeabi_dmul>
 800b426:	4b2c      	ldr	r3, [pc, #176]	; (800b4d8 <_dtoa_r+0x650>)
 800b428:	ec41 0b18 	vmov	d8, r0, r1
 800b42c:	2200      	movs	r2, #0
 800b42e:	4630      	mov	r0, r6
 800b430:	4639      	mov	r1, r7
 800b432:	f7f5 f8e1 	bl	80005f8 <__aeabi_dmul>
 800b436:	4606      	mov	r6, r0
 800b438:	460f      	mov	r7, r1
 800b43a:	e7c4      	b.n	800b3c6 <_dtoa_r+0x53e>
 800b43c:	ec51 0b17 	vmov	r0, r1, d7
 800b440:	f7f5 f8da 	bl	80005f8 <__aeabi_dmul>
 800b444:	9b02      	ldr	r3, [sp, #8]
 800b446:	9d00      	ldr	r5, [sp, #0]
 800b448:	930c      	str	r3, [sp, #48]	; 0x30
 800b44a:	ec41 0b18 	vmov	d8, r0, r1
 800b44e:	4639      	mov	r1, r7
 800b450:	4630      	mov	r0, r6
 800b452:	f7f5 fb81 	bl	8000b58 <__aeabi_d2iz>
 800b456:	9011      	str	r0, [sp, #68]	; 0x44
 800b458:	f7f5 f864 	bl	8000524 <__aeabi_i2d>
 800b45c:	4602      	mov	r2, r0
 800b45e:	460b      	mov	r3, r1
 800b460:	4630      	mov	r0, r6
 800b462:	4639      	mov	r1, r7
 800b464:	f7f4 ff10 	bl	8000288 <__aeabi_dsub>
 800b468:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b46a:	3330      	adds	r3, #48	; 0x30
 800b46c:	f805 3b01 	strb.w	r3, [r5], #1
 800b470:	9b02      	ldr	r3, [sp, #8]
 800b472:	429d      	cmp	r5, r3
 800b474:	4606      	mov	r6, r0
 800b476:	460f      	mov	r7, r1
 800b478:	f04f 0200 	mov.w	r2, #0
 800b47c:	d134      	bne.n	800b4e8 <_dtoa_r+0x660>
 800b47e:	4b19      	ldr	r3, [pc, #100]	; (800b4e4 <_dtoa_r+0x65c>)
 800b480:	ec51 0b18 	vmov	r0, r1, d8
 800b484:	f7f4 ff02 	bl	800028c <__adddf3>
 800b488:	4602      	mov	r2, r0
 800b48a:	460b      	mov	r3, r1
 800b48c:	4630      	mov	r0, r6
 800b48e:	4639      	mov	r1, r7
 800b490:	f7f5 fb42 	bl	8000b18 <__aeabi_dcmpgt>
 800b494:	2800      	cmp	r0, #0
 800b496:	d175      	bne.n	800b584 <_dtoa_r+0x6fc>
 800b498:	ec53 2b18 	vmov	r2, r3, d8
 800b49c:	4911      	ldr	r1, [pc, #68]	; (800b4e4 <_dtoa_r+0x65c>)
 800b49e:	2000      	movs	r0, #0
 800b4a0:	f7f4 fef2 	bl	8000288 <__aeabi_dsub>
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	460b      	mov	r3, r1
 800b4a8:	4630      	mov	r0, r6
 800b4aa:	4639      	mov	r1, r7
 800b4ac:	f7f5 fb16 	bl	8000adc <__aeabi_dcmplt>
 800b4b0:	2800      	cmp	r0, #0
 800b4b2:	f43f af27 	beq.w	800b304 <_dtoa_r+0x47c>
 800b4b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b4b8:	1e6b      	subs	r3, r5, #1
 800b4ba:	930c      	str	r3, [sp, #48]	; 0x30
 800b4bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b4c0:	2b30      	cmp	r3, #48	; 0x30
 800b4c2:	d0f8      	beq.n	800b4b6 <_dtoa_r+0x62e>
 800b4c4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b4c8:	e04a      	b.n	800b560 <_dtoa_r+0x6d8>
 800b4ca:	bf00      	nop
 800b4cc:	0800e018 	.word	0x0800e018
 800b4d0:	0800dff0 	.word	0x0800dff0
 800b4d4:	3ff00000 	.word	0x3ff00000
 800b4d8:	40240000 	.word	0x40240000
 800b4dc:	401c0000 	.word	0x401c0000
 800b4e0:	40140000 	.word	0x40140000
 800b4e4:	3fe00000 	.word	0x3fe00000
 800b4e8:	4baf      	ldr	r3, [pc, #700]	; (800b7a8 <_dtoa_r+0x920>)
 800b4ea:	f7f5 f885 	bl	80005f8 <__aeabi_dmul>
 800b4ee:	4606      	mov	r6, r0
 800b4f0:	460f      	mov	r7, r1
 800b4f2:	e7ac      	b.n	800b44e <_dtoa_r+0x5c6>
 800b4f4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b4f8:	9d00      	ldr	r5, [sp, #0]
 800b4fa:	4642      	mov	r2, r8
 800b4fc:	464b      	mov	r3, r9
 800b4fe:	4630      	mov	r0, r6
 800b500:	4639      	mov	r1, r7
 800b502:	f7f5 f9a3 	bl	800084c <__aeabi_ddiv>
 800b506:	f7f5 fb27 	bl	8000b58 <__aeabi_d2iz>
 800b50a:	9002      	str	r0, [sp, #8]
 800b50c:	f7f5 f80a 	bl	8000524 <__aeabi_i2d>
 800b510:	4642      	mov	r2, r8
 800b512:	464b      	mov	r3, r9
 800b514:	f7f5 f870 	bl	80005f8 <__aeabi_dmul>
 800b518:	4602      	mov	r2, r0
 800b51a:	460b      	mov	r3, r1
 800b51c:	4630      	mov	r0, r6
 800b51e:	4639      	mov	r1, r7
 800b520:	f7f4 feb2 	bl	8000288 <__aeabi_dsub>
 800b524:	9e02      	ldr	r6, [sp, #8]
 800b526:	9f01      	ldr	r7, [sp, #4]
 800b528:	3630      	adds	r6, #48	; 0x30
 800b52a:	f805 6b01 	strb.w	r6, [r5], #1
 800b52e:	9e00      	ldr	r6, [sp, #0]
 800b530:	1bae      	subs	r6, r5, r6
 800b532:	42b7      	cmp	r7, r6
 800b534:	4602      	mov	r2, r0
 800b536:	460b      	mov	r3, r1
 800b538:	d137      	bne.n	800b5aa <_dtoa_r+0x722>
 800b53a:	f7f4 fea7 	bl	800028c <__adddf3>
 800b53e:	4642      	mov	r2, r8
 800b540:	464b      	mov	r3, r9
 800b542:	4606      	mov	r6, r0
 800b544:	460f      	mov	r7, r1
 800b546:	f7f5 fae7 	bl	8000b18 <__aeabi_dcmpgt>
 800b54a:	b9c8      	cbnz	r0, 800b580 <_dtoa_r+0x6f8>
 800b54c:	4642      	mov	r2, r8
 800b54e:	464b      	mov	r3, r9
 800b550:	4630      	mov	r0, r6
 800b552:	4639      	mov	r1, r7
 800b554:	f7f5 fab8 	bl	8000ac8 <__aeabi_dcmpeq>
 800b558:	b110      	cbz	r0, 800b560 <_dtoa_r+0x6d8>
 800b55a:	9b02      	ldr	r3, [sp, #8]
 800b55c:	07d9      	lsls	r1, r3, #31
 800b55e:	d40f      	bmi.n	800b580 <_dtoa_r+0x6f8>
 800b560:	4620      	mov	r0, r4
 800b562:	4659      	mov	r1, fp
 800b564:	f001 f868 	bl	800c638 <_Bfree>
 800b568:	2300      	movs	r3, #0
 800b56a:	702b      	strb	r3, [r5, #0]
 800b56c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b56e:	f10a 0001 	add.w	r0, sl, #1
 800b572:	6018      	str	r0, [r3, #0]
 800b574:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b576:	2b00      	cmp	r3, #0
 800b578:	f43f acd8 	beq.w	800af2c <_dtoa_r+0xa4>
 800b57c:	601d      	str	r5, [r3, #0]
 800b57e:	e4d5      	b.n	800af2c <_dtoa_r+0xa4>
 800b580:	f8cd a01c 	str.w	sl, [sp, #28]
 800b584:	462b      	mov	r3, r5
 800b586:	461d      	mov	r5, r3
 800b588:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b58c:	2a39      	cmp	r2, #57	; 0x39
 800b58e:	d108      	bne.n	800b5a2 <_dtoa_r+0x71a>
 800b590:	9a00      	ldr	r2, [sp, #0]
 800b592:	429a      	cmp	r2, r3
 800b594:	d1f7      	bne.n	800b586 <_dtoa_r+0x6fe>
 800b596:	9a07      	ldr	r2, [sp, #28]
 800b598:	9900      	ldr	r1, [sp, #0]
 800b59a:	3201      	adds	r2, #1
 800b59c:	9207      	str	r2, [sp, #28]
 800b59e:	2230      	movs	r2, #48	; 0x30
 800b5a0:	700a      	strb	r2, [r1, #0]
 800b5a2:	781a      	ldrb	r2, [r3, #0]
 800b5a4:	3201      	adds	r2, #1
 800b5a6:	701a      	strb	r2, [r3, #0]
 800b5a8:	e78c      	b.n	800b4c4 <_dtoa_r+0x63c>
 800b5aa:	4b7f      	ldr	r3, [pc, #508]	; (800b7a8 <_dtoa_r+0x920>)
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	f7f5 f823 	bl	80005f8 <__aeabi_dmul>
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	4606      	mov	r6, r0
 800b5b8:	460f      	mov	r7, r1
 800b5ba:	f7f5 fa85 	bl	8000ac8 <__aeabi_dcmpeq>
 800b5be:	2800      	cmp	r0, #0
 800b5c0:	d09b      	beq.n	800b4fa <_dtoa_r+0x672>
 800b5c2:	e7cd      	b.n	800b560 <_dtoa_r+0x6d8>
 800b5c4:	9a08      	ldr	r2, [sp, #32]
 800b5c6:	2a00      	cmp	r2, #0
 800b5c8:	f000 80c4 	beq.w	800b754 <_dtoa_r+0x8cc>
 800b5cc:	9a05      	ldr	r2, [sp, #20]
 800b5ce:	2a01      	cmp	r2, #1
 800b5d0:	f300 80a8 	bgt.w	800b724 <_dtoa_r+0x89c>
 800b5d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b5d6:	2a00      	cmp	r2, #0
 800b5d8:	f000 80a0 	beq.w	800b71c <_dtoa_r+0x894>
 800b5dc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b5e0:	9e06      	ldr	r6, [sp, #24]
 800b5e2:	4645      	mov	r5, r8
 800b5e4:	9a04      	ldr	r2, [sp, #16]
 800b5e6:	2101      	movs	r1, #1
 800b5e8:	441a      	add	r2, r3
 800b5ea:	4620      	mov	r0, r4
 800b5ec:	4498      	add	r8, r3
 800b5ee:	9204      	str	r2, [sp, #16]
 800b5f0:	f001 f928 	bl	800c844 <__i2b>
 800b5f4:	4607      	mov	r7, r0
 800b5f6:	2d00      	cmp	r5, #0
 800b5f8:	dd0b      	ble.n	800b612 <_dtoa_r+0x78a>
 800b5fa:	9b04      	ldr	r3, [sp, #16]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	dd08      	ble.n	800b612 <_dtoa_r+0x78a>
 800b600:	42ab      	cmp	r3, r5
 800b602:	9a04      	ldr	r2, [sp, #16]
 800b604:	bfa8      	it	ge
 800b606:	462b      	movge	r3, r5
 800b608:	eba8 0803 	sub.w	r8, r8, r3
 800b60c:	1aed      	subs	r5, r5, r3
 800b60e:	1ad3      	subs	r3, r2, r3
 800b610:	9304      	str	r3, [sp, #16]
 800b612:	9b06      	ldr	r3, [sp, #24]
 800b614:	b1fb      	cbz	r3, 800b656 <_dtoa_r+0x7ce>
 800b616:	9b08      	ldr	r3, [sp, #32]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	f000 809f 	beq.w	800b75c <_dtoa_r+0x8d4>
 800b61e:	2e00      	cmp	r6, #0
 800b620:	dd11      	ble.n	800b646 <_dtoa_r+0x7be>
 800b622:	4639      	mov	r1, r7
 800b624:	4632      	mov	r2, r6
 800b626:	4620      	mov	r0, r4
 800b628:	f001 f9c8 	bl	800c9bc <__pow5mult>
 800b62c:	465a      	mov	r2, fp
 800b62e:	4601      	mov	r1, r0
 800b630:	4607      	mov	r7, r0
 800b632:	4620      	mov	r0, r4
 800b634:	f001 f91c 	bl	800c870 <__multiply>
 800b638:	4659      	mov	r1, fp
 800b63a:	9007      	str	r0, [sp, #28]
 800b63c:	4620      	mov	r0, r4
 800b63e:	f000 fffb 	bl	800c638 <_Bfree>
 800b642:	9b07      	ldr	r3, [sp, #28]
 800b644:	469b      	mov	fp, r3
 800b646:	9b06      	ldr	r3, [sp, #24]
 800b648:	1b9a      	subs	r2, r3, r6
 800b64a:	d004      	beq.n	800b656 <_dtoa_r+0x7ce>
 800b64c:	4659      	mov	r1, fp
 800b64e:	4620      	mov	r0, r4
 800b650:	f001 f9b4 	bl	800c9bc <__pow5mult>
 800b654:	4683      	mov	fp, r0
 800b656:	2101      	movs	r1, #1
 800b658:	4620      	mov	r0, r4
 800b65a:	f001 f8f3 	bl	800c844 <__i2b>
 800b65e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b660:	2b00      	cmp	r3, #0
 800b662:	4606      	mov	r6, r0
 800b664:	dd7c      	ble.n	800b760 <_dtoa_r+0x8d8>
 800b666:	461a      	mov	r2, r3
 800b668:	4601      	mov	r1, r0
 800b66a:	4620      	mov	r0, r4
 800b66c:	f001 f9a6 	bl	800c9bc <__pow5mult>
 800b670:	9b05      	ldr	r3, [sp, #20]
 800b672:	2b01      	cmp	r3, #1
 800b674:	4606      	mov	r6, r0
 800b676:	dd76      	ble.n	800b766 <_dtoa_r+0x8de>
 800b678:	2300      	movs	r3, #0
 800b67a:	9306      	str	r3, [sp, #24]
 800b67c:	6933      	ldr	r3, [r6, #16]
 800b67e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b682:	6918      	ldr	r0, [r3, #16]
 800b684:	f001 f88e 	bl	800c7a4 <__hi0bits>
 800b688:	f1c0 0020 	rsb	r0, r0, #32
 800b68c:	9b04      	ldr	r3, [sp, #16]
 800b68e:	4418      	add	r0, r3
 800b690:	f010 001f 	ands.w	r0, r0, #31
 800b694:	f000 8086 	beq.w	800b7a4 <_dtoa_r+0x91c>
 800b698:	f1c0 0320 	rsb	r3, r0, #32
 800b69c:	2b04      	cmp	r3, #4
 800b69e:	dd7f      	ble.n	800b7a0 <_dtoa_r+0x918>
 800b6a0:	f1c0 001c 	rsb	r0, r0, #28
 800b6a4:	9b04      	ldr	r3, [sp, #16]
 800b6a6:	4403      	add	r3, r0
 800b6a8:	4480      	add	r8, r0
 800b6aa:	4405      	add	r5, r0
 800b6ac:	9304      	str	r3, [sp, #16]
 800b6ae:	f1b8 0f00 	cmp.w	r8, #0
 800b6b2:	dd05      	ble.n	800b6c0 <_dtoa_r+0x838>
 800b6b4:	4659      	mov	r1, fp
 800b6b6:	4642      	mov	r2, r8
 800b6b8:	4620      	mov	r0, r4
 800b6ba:	f001 f9d9 	bl	800ca70 <__lshift>
 800b6be:	4683      	mov	fp, r0
 800b6c0:	9b04      	ldr	r3, [sp, #16]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	dd05      	ble.n	800b6d2 <_dtoa_r+0x84a>
 800b6c6:	4631      	mov	r1, r6
 800b6c8:	461a      	mov	r2, r3
 800b6ca:	4620      	mov	r0, r4
 800b6cc:	f001 f9d0 	bl	800ca70 <__lshift>
 800b6d0:	4606      	mov	r6, r0
 800b6d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d069      	beq.n	800b7ac <_dtoa_r+0x924>
 800b6d8:	4631      	mov	r1, r6
 800b6da:	4658      	mov	r0, fp
 800b6dc:	f001 fa34 	bl	800cb48 <__mcmp>
 800b6e0:	2800      	cmp	r0, #0
 800b6e2:	da63      	bge.n	800b7ac <_dtoa_r+0x924>
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	4659      	mov	r1, fp
 800b6e8:	220a      	movs	r2, #10
 800b6ea:	4620      	mov	r0, r4
 800b6ec:	f000 ffc6 	bl	800c67c <__multadd>
 800b6f0:	9b08      	ldr	r3, [sp, #32]
 800b6f2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800b6f6:	4683      	mov	fp, r0
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	f000 818f 	beq.w	800ba1c <_dtoa_r+0xb94>
 800b6fe:	4639      	mov	r1, r7
 800b700:	2300      	movs	r3, #0
 800b702:	220a      	movs	r2, #10
 800b704:	4620      	mov	r0, r4
 800b706:	f000 ffb9 	bl	800c67c <__multadd>
 800b70a:	f1b9 0f00 	cmp.w	r9, #0
 800b70e:	4607      	mov	r7, r0
 800b710:	f300 808e 	bgt.w	800b830 <_dtoa_r+0x9a8>
 800b714:	9b05      	ldr	r3, [sp, #20]
 800b716:	2b02      	cmp	r3, #2
 800b718:	dc50      	bgt.n	800b7bc <_dtoa_r+0x934>
 800b71a:	e089      	b.n	800b830 <_dtoa_r+0x9a8>
 800b71c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b71e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b722:	e75d      	b.n	800b5e0 <_dtoa_r+0x758>
 800b724:	9b01      	ldr	r3, [sp, #4]
 800b726:	1e5e      	subs	r6, r3, #1
 800b728:	9b06      	ldr	r3, [sp, #24]
 800b72a:	42b3      	cmp	r3, r6
 800b72c:	bfbf      	itttt	lt
 800b72e:	9b06      	ldrlt	r3, [sp, #24]
 800b730:	9606      	strlt	r6, [sp, #24]
 800b732:	1af2      	sublt	r2, r6, r3
 800b734:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800b736:	bfb6      	itet	lt
 800b738:	189b      	addlt	r3, r3, r2
 800b73a:	1b9e      	subge	r6, r3, r6
 800b73c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800b73e:	9b01      	ldr	r3, [sp, #4]
 800b740:	bfb8      	it	lt
 800b742:	2600      	movlt	r6, #0
 800b744:	2b00      	cmp	r3, #0
 800b746:	bfb5      	itete	lt
 800b748:	eba8 0503 	sublt.w	r5, r8, r3
 800b74c:	9b01      	ldrge	r3, [sp, #4]
 800b74e:	2300      	movlt	r3, #0
 800b750:	4645      	movge	r5, r8
 800b752:	e747      	b.n	800b5e4 <_dtoa_r+0x75c>
 800b754:	9e06      	ldr	r6, [sp, #24]
 800b756:	9f08      	ldr	r7, [sp, #32]
 800b758:	4645      	mov	r5, r8
 800b75a:	e74c      	b.n	800b5f6 <_dtoa_r+0x76e>
 800b75c:	9a06      	ldr	r2, [sp, #24]
 800b75e:	e775      	b.n	800b64c <_dtoa_r+0x7c4>
 800b760:	9b05      	ldr	r3, [sp, #20]
 800b762:	2b01      	cmp	r3, #1
 800b764:	dc18      	bgt.n	800b798 <_dtoa_r+0x910>
 800b766:	9b02      	ldr	r3, [sp, #8]
 800b768:	b9b3      	cbnz	r3, 800b798 <_dtoa_r+0x910>
 800b76a:	9b03      	ldr	r3, [sp, #12]
 800b76c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b770:	b9a3      	cbnz	r3, 800b79c <_dtoa_r+0x914>
 800b772:	9b03      	ldr	r3, [sp, #12]
 800b774:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b778:	0d1b      	lsrs	r3, r3, #20
 800b77a:	051b      	lsls	r3, r3, #20
 800b77c:	b12b      	cbz	r3, 800b78a <_dtoa_r+0x902>
 800b77e:	9b04      	ldr	r3, [sp, #16]
 800b780:	3301      	adds	r3, #1
 800b782:	9304      	str	r3, [sp, #16]
 800b784:	f108 0801 	add.w	r8, r8, #1
 800b788:	2301      	movs	r3, #1
 800b78a:	9306      	str	r3, [sp, #24]
 800b78c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b78e:	2b00      	cmp	r3, #0
 800b790:	f47f af74 	bne.w	800b67c <_dtoa_r+0x7f4>
 800b794:	2001      	movs	r0, #1
 800b796:	e779      	b.n	800b68c <_dtoa_r+0x804>
 800b798:	2300      	movs	r3, #0
 800b79a:	e7f6      	b.n	800b78a <_dtoa_r+0x902>
 800b79c:	9b02      	ldr	r3, [sp, #8]
 800b79e:	e7f4      	b.n	800b78a <_dtoa_r+0x902>
 800b7a0:	d085      	beq.n	800b6ae <_dtoa_r+0x826>
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	301c      	adds	r0, #28
 800b7a6:	e77d      	b.n	800b6a4 <_dtoa_r+0x81c>
 800b7a8:	40240000 	.word	0x40240000
 800b7ac:	9b01      	ldr	r3, [sp, #4]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	dc38      	bgt.n	800b824 <_dtoa_r+0x99c>
 800b7b2:	9b05      	ldr	r3, [sp, #20]
 800b7b4:	2b02      	cmp	r3, #2
 800b7b6:	dd35      	ble.n	800b824 <_dtoa_r+0x99c>
 800b7b8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b7bc:	f1b9 0f00 	cmp.w	r9, #0
 800b7c0:	d10d      	bne.n	800b7de <_dtoa_r+0x956>
 800b7c2:	4631      	mov	r1, r6
 800b7c4:	464b      	mov	r3, r9
 800b7c6:	2205      	movs	r2, #5
 800b7c8:	4620      	mov	r0, r4
 800b7ca:	f000 ff57 	bl	800c67c <__multadd>
 800b7ce:	4601      	mov	r1, r0
 800b7d0:	4606      	mov	r6, r0
 800b7d2:	4658      	mov	r0, fp
 800b7d4:	f001 f9b8 	bl	800cb48 <__mcmp>
 800b7d8:	2800      	cmp	r0, #0
 800b7da:	f73f adbd 	bgt.w	800b358 <_dtoa_r+0x4d0>
 800b7de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7e0:	9d00      	ldr	r5, [sp, #0]
 800b7e2:	ea6f 0a03 	mvn.w	sl, r3
 800b7e6:	f04f 0800 	mov.w	r8, #0
 800b7ea:	4631      	mov	r1, r6
 800b7ec:	4620      	mov	r0, r4
 800b7ee:	f000 ff23 	bl	800c638 <_Bfree>
 800b7f2:	2f00      	cmp	r7, #0
 800b7f4:	f43f aeb4 	beq.w	800b560 <_dtoa_r+0x6d8>
 800b7f8:	f1b8 0f00 	cmp.w	r8, #0
 800b7fc:	d005      	beq.n	800b80a <_dtoa_r+0x982>
 800b7fe:	45b8      	cmp	r8, r7
 800b800:	d003      	beq.n	800b80a <_dtoa_r+0x982>
 800b802:	4641      	mov	r1, r8
 800b804:	4620      	mov	r0, r4
 800b806:	f000 ff17 	bl	800c638 <_Bfree>
 800b80a:	4639      	mov	r1, r7
 800b80c:	4620      	mov	r0, r4
 800b80e:	f000 ff13 	bl	800c638 <_Bfree>
 800b812:	e6a5      	b.n	800b560 <_dtoa_r+0x6d8>
 800b814:	2600      	movs	r6, #0
 800b816:	4637      	mov	r7, r6
 800b818:	e7e1      	b.n	800b7de <_dtoa_r+0x956>
 800b81a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b81c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b820:	4637      	mov	r7, r6
 800b822:	e599      	b.n	800b358 <_dtoa_r+0x4d0>
 800b824:	9b08      	ldr	r3, [sp, #32]
 800b826:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	f000 80fd 	beq.w	800ba2a <_dtoa_r+0xba2>
 800b830:	2d00      	cmp	r5, #0
 800b832:	dd05      	ble.n	800b840 <_dtoa_r+0x9b8>
 800b834:	4639      	mov	r1, r7
 800b836:	462a      	mov	r2, r5
 800b838:	4620      	mov	r0, r4
 800b83a:	f001 f919 	bl	800ca70 <__lshift>
 800b83e:	4607      	mov	r7, r0
 800b840:	9b06      	ldr	r3, [sp, #24]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d05c      	beq.n	800b900 <_dtoa_r+0xa78>
 800b846:	6879      	ldr	r1, [r7, #4]
 800b848:	4620      	mov	r0, r4
 800b84a:	f000 feb5 	bl	800c5b8 <_Balloc>
 800b84e:	4605      	mov	r5, r0
 800b850:	b928      	cbnz	r0, 800b85e <_dtoa_r+0x9d6>
 800b852:	4b80      	ldr	r3, [pc, #512]	; (800ba54 <_dtoa_r+0xbcc>)
 800b854:	4602      	mov	r2, r0
 800b856:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b85a:	f7ff bb2e 	b.w	800aeba <_dtoa_r+0x32>
 800b85e:	693a      	ldr	r2, [r7, #16]
 800b860:	3202      	adds	r2, #2
 800b862:	0092      	lsls	r2, r2, #2
 800b864:	f107 010c 	add.w	r1, r7, #12
 800b868:	300c      	adds	r0, #12
 800b86a:	f7fd fbc9 	bl	8009000 <memcpy>
 800b86e:	2201      	movs	r2, #1
 800b870:	4629      	mov	r1, r5
 800b872:	4620      	mov	r0, r4
 800b874:	f001 f8fc 	bl	800ca70 <__lshift>
 800b878:	9b00      	ldr	r3, [sp, #0]
 800b87a:	3301      	adds	r3, #1
 800b87c:	9301      	str	r3, [sp, #4]
 800b87e:	9b00      	ldr	r3, [sp, #0]
 800b880:	444b      	add	r3, r9
 800b882:	9307      	str	r3, [sp, #28]
 800b884:	9b02      	ldr	r3, [sp, #8]
 800b886:	f003 0301 	and.w	r3, r3, #1
 800b88a:	46b8      	mov	r8, r7
 800b88c:	9306      	str	r3, [sp, #24]
 800b88e:	4607      	mov	r7, r0
 800b890:	9b01      	ldr	r3, [sp, #4]
 800b892:	4631      	mov	r1, r6
 800b894:	3b01      	subs	r3, #1
 800b896:	4658      	mov	r0, fp
 800b898:	9302      	str	r3, [sp, #8]
 800b89a:	f7ff fa67 	bl	800ad6c <quorem>
 800b89e:	4603      	mov	r3, r0
 800b8a0:	3330      	adds	r3, #48	; 0x30
 800b8a2:	9004      	str	r0, [sp, #16]
 800b8a4:	4641      	mov	r1, r8
 800b8a6:	4658      	mov	r0, fp
 800b8a8:	9308      	str	r3, [sp, #32]
 800b8aa:	f001 f94d 	bl	800cb48 <__mcmp>
 800b8ae:	463a      	mov	r2, r7
 800b8b0:	4681      	mov	r9, r0
 800b8b2:	4631      	mov	r1, r6
 800b8b4:	4620      	mov	r0, r4
 800b8b6:	f001 f963 	bl	800cb80 <__mdiff>
 800b8ba:	68c2      	ldr	r2, [r0, #12]
 800b8bc:	9b08      	ldr	r3, [sp, #32]
 800b8be:	4605      	mov	r5, r0
 800b8c0:	bb02      	cbnz	r2, 800b904 <_dtoa_r+0xa7c>
 800b8c2:	4601      	mov	r1, r0
 800b8c4:	4658      	mov	r0, fp
 800b8c6:	f001 f93f 	bl	800cb48 <__mcmp>
 800b8ca:	9b08      	ldr	r3, [sp, #32]
 800b8cc:	4602      	mov	r2, r0
 800b8ce:	4629      	mov	r1, r5
 800b8d0:	4620      	mov	r0, r4
 800b8d2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800b8d6:	f000 feaf 	bl	800c638 <_Bfree>
 800b8da:	9b05      	ldr	r3, [sp, #20]
 800b8dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8de:	9d01      	ldr	r5, [sp, #4]
 800b8e0:	ea43 0102 	orr.w	r1, r3, r2
 800b8e4:	9b06      	ldr	r3, [sp, #24]
 800b8e6:	430b      	orrs	r3, r1
 800b8e8:	9b08      	ldr	r3, [sp, #32]
 800b8ea:	d10d      	bne.n	800b908 <_dtoa_r+0xa80>
 800b8ec:	2b39      	cmp	r3, #57	; 0x39
 800b8ee:	d029      	beq.n	800b944 <_dtoa_r+0xabc>
 800b8f0:	f1b9 0f00 	cmp.w	r9, #0
 800b8f4:	dd01      	ble.n	800b8fa <_dtoa_r+0xa72>
 800b8f6:	9b04      	ldr	r3, [sp, #16]
 800b8f8:	3331      	adds	r3, #49	; 0x31
 800b8fa:	9a02      	ldr	r2, [sp, #8]
 800b8fc:	7013      	strb	r3, [r2, #0]
 800b8fe:	e774      	b.n	800b7ea <_dtoa_r+0x962>
 800b900:	4638      	mov	r0, r7
 800b902:	e7b9      	b.n	800b878 <_dtoa_r+0x9f0>
 800b904:	2201      	movs	r2, #1
 800b906:	e7e2      	b.n	800b8ce <_dtoa_r+0xa46>
 800b908:	f1b9 0f00 	cmp.w	r9, #0
 800b90c:	db06      	blt.n	800b91c <_dtoa_r+0xa94>
 800b90e:	9905      	ldr	r1, [sp, #20]
 800b910:	ea41 0909 	orr.w	r9, r1, r9
 800b914:	9906      	ldr	r1, [sp, #24]
 800b916:	ea59 0101 	orrs.w	r1, r9, r1
 800b91a:	d120      	bne.n	800b95e <_dtoa_r+0xad6>
 800b91c:	2a00      	cmp	r2, #0
 800b91e:	ddec      	ble.n	800b8fa <_dtoa_r+0xa72>
 800b920:	4659      	mov	r1, fp
 800b922:	2201      	movs	r2, #1
 800b924:	4620      	mov	r0, r4
 800b926:	9301      	str	r3, [sp, #4]
 800b928:	f001 f8a2 	bl	800ca70 <__lshift>
 800b92c:	4631      	mov	r1, r6
 800b92e:	4683      	mov	fp, r0
 800b930:	f001 f90a 	bl	800cb48 <__mcmp>
 800b934:	2800      	cmp	r0, #0
 800b936:	9b01      	ldr	r3, [sp, #4]
 800b938:	dc02      	bgt.n	800b940 <_dtoa_r+0xab8>
 800b93a:	d1de      	bne.n	800b8fa <_dtoa_r+0xa72>
 800b93c:	07da      	lsls	r2, r3, #31
 800b93e:	d5dc      	bpl.n	800b8fa <_dtoa_r+0xa72>
 800b940:	2b39      	cmp	r3, #57	; 0x39
 800b942:	d1d8      	bne.n	800b8f6 <_dtoa_r+0xa6e>
 800b944:	9a02      	ldr	r2, [sp, #8]
 800b946:	2339      	movs	r3, #57	; 0x39
 800b948:	7013      	strb	r3, [r2, #0]
 800b94a:	462b      	mov	r3, r5
 800b94c:	461d      	mov	r5, r3
 800b94e:	3b01      	subs	r3, #1
 800b950:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b954:	2a39      	cmp	r2, #57	; 0x39
 800b956:	d050      	beq.n	800b9fa <_dtoa_r+0xb72>
 800b958:	3201      	adds	r2, #1
 800b95a:	701a      	strb	r2, [r3, #0]
 800b95c:	e745      	b.n	800b7ea <_dtoa_r+0x962>
 800b95e:	2a00      	cmp	r2, #0
 800b960:	dd03      	ble.n	800b96a <_dtoa_r+0xae2>
 800b962:	2b39      	cmp	r3, #57	; 0x39
 800b964:	d0ee      	beq.n	800b944 <_dtoa_r+0xabc>
 800b966:	3301      	adds	r3, #1
 800b968:	e7c7      	b.n	800b8fa <_dtoa_r+0xa72>
 800b96a:	9a01      	ldr	r2, [sp, #4]
 800b96c:	9907      	ldr	r1, [sp, #28]
 800b96e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b972:	428a      	cmp	r2, r1
 800b974:	d02a      	beq.n	800b9cc <_dtoa_r+0xb44>
 800b976:	4659      	mov	r1, fp
 800b978:	2300      	movs	r3, #0
 800b97a:	220a      	movs	r2, #10
 800b97c:	4620      	mov	r0, r4
 800b97e:	f000 fe7d 	bl	800c67c <__multadd>
 800b982:	45b8      	cmp	r8, r7
 800b984:	4683      	mov	fp, r0
 800b986:	f04f 0300 	mov.w	r3, #0
 800b98a:	f04f 020a 	mov.w	r2, #10
 800b98e:	4641      	mov	r1, r8
 800b990:	4620      	mov	r0, r4
 800b992:	d107      	bne.n	800b9a4 <_dtoa_r+0xb1c>
 800b994:	f000 fe72 	bl	800c67c <__multadd>
 800b998:	4680      	mov	r8, r0
 800b99a:	4607      	mov	r7, r0
 800b99c:	9b01      	ldr	r3, [sp, #4]
 800b99e:	3301      	adds	r3, #1
 800b9a0:	9301      	str	r3, [sp, #4]
 800b9a2:	e775      	b.n	800b890 <_dtoa_r+0xa08>
 800b9a4:	f000 fe6a 	bl	800c67c <__multadd>
 800b9a8:	4639      	mov	r1, r7
 800b9aa:	4680      	mov	r8, r0
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	220a      	movs	r2, #10
 800b9b0:	4620      	mov	r0, r4
 800b9b2:	f000 fe63 	bl	800c67c <__multadd>
 800b9b6:	4607      	mov	r7, r0
 800b9b8:	e7f0      	b.n	800b99c <_dtoa_r+0xb14>
 800b9ba:	f1b9 0f00 	cmp.w	r9, #0
 800b9be:	9a00      	ldr	r2, [sp, #0]
 800b9c0:	bfcc      	ite	gt
 800b9c2:	464d      	movgt	r5, r9
 800b9c4:	2501      	movle	r5, #1
 800b9c6:	4415      	add	r5, r2
 800b9c8:	f04f 0800 	mov.w	r8, #0
 800b9cc:	4659      	mov	r1, fp
 800b9ce:	2201      	movs	r2, #1
 800b9d0:	4620      	mov	r0, r4
 800b9d2:	9301      	str	r3, [sp, #4]
 800b9d4:	f001 f84c 	bl	800ca70 <__lshift>
 800b9d8:	4631      	mov	r1, r6
 800b9da:	4683      	mov	fp, r0
 800b9dc:	f001 f8b4 	bl	800cb48 <__mcmp>
 800b9e0:	2800      	cmp	r0, #0
 800b9e2:	dcb2      	bgt.n	800b94a <_dtoa_r+0xac2>
 800b9e4:	d102      	bne.n	800b9ec <_dtoa_r+0xb64>
 800b9e6:	9b01      	ldr	r3, [sp, #4]
 800b9e8:	07db      	lsls	r3, r3, #31
 800b9ea:	d4ae      	bmi.n	800b94a <_dtoa_r+0xac2>
 800b9ec:	462b      	mov	r3, r5
 800b9ee:	461d      	mov	r5, r3
 800b9f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b9f4:	2a30      	cmp	r2, #48	; 0x30
 800b9f6:	d0fa      	beq.n	800b9ee <_dtoa_r+0xb66>
 800b9f8:	e6f7      	b.n	800b7ea <_dtoa_r+0x962>
 800b9fa:	9a00      	ldr	r2, [sp, #0]
 800b9fc:	429a      	cmp	r2, r3
 800b9fe:	d1a5      	bne.n	800b94c <_dtoa_r+0xac4>
 800ba00:	f10a 0a01 	add.w	sl, sl, #1
 800ba04:	2331      	movs	r3, #49	; 0x31
 800ba06:	e779      	b.n	800b8fc <_dtoa_r+0xa74>
 800ba08:	4b13      	ldr	r3, [pc, #76]	; (800ba58 <_dtoa_r+0xbd0>)
 800ba0a:	f7ff baaf 	b.w	800af6c <_dtoa_r+0xe4>
 800ba0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	f47f aa86 	bne.w	800af22 <_dtoa_r+0x9a>
 800ba16:	4b11      	ldr	r3, [pc, #68]	; (800ba5c <_dtoa_r+0xbd4>)
 800ba18:	f7ff baa8 	b.w	800af6c <_dtoa_r+0xe4>
 800ba1c:	f1b9 0f00 	cmp.w	r9, #0
 800ba20:	dc03      	bgt.n	800ba2a <_dtoa_r+0xba2>
 800ba22:	9b05      	ldr	r3, [sp, #20]
 800ba24:	2b02      	cmp	r3, #2
 800ba26:	f73f aec9 	bgt.w	800b7bc <_dtoa_r+0x934>
 800ba2a:	9d00      	ldr	r5, [sp, #0]
 800ba2c:	4631      	mov	r1, r6
 800ba2e:	4658      	mov	r0, fp
 800ba30:	f7ff f99c 	bl	800ad6c <quorem>
 800ba34:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800ba38:	f805 3b01 	strb.w	r3, [r5], #1
 800ba3c:	9a00      	ldr	r2, [sp, #0]
 800ba3e:	1aaa      	subs	r2, r5, r2
 800ba40:	4591      	cmp	r9, r2
 800ba42:	ddba      	ble.n	800b9ba <_dtoa_r+0xb32>
 800ba44:	4659      	mov	r1, fp
 800ba46:	2300      	movs	r3, #0
 800ba48:	220a      	movs	r2, #10
 800ba4a:	4620      	mov	r0, r4
 800ba4c:	f000 fe16 	bl	800c67c <__multadd>
 800ba50:	4683      	mov	fp, r0
 800ba52:	e7eb      	b.n	800ba2c <_dtoa_r+0xba4>
 800ba54:	0800de9c 	.word	0x0800de9c
 800ba58:	0800dc98 	.word	0x0800dc98
 800ba5c:	0800de19 	.word	0x0800de19

0800ba60 <__sflush_r>:
 800ba60:	898a      	ldrh	r2, [r1, #12]
 800ba62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba66:	4605      	mov	r5, r0
 800ba68:	0710      	lsls	r0, r2, #28
 800ba6a:	460c      	mov	r4, r1
 800ba6c:	d458      	bmi.n	800bb20 <__sflush_r+0xc0>
 800ba6e:	684b      	ldr	r3, [r1, #4]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	dc05      	bgt.n	800ba80 <__sflush_r+0x20>
 800ba74:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	dc02      	bgt.n	800ba80 <__sflush_r+0x20>
 800ba7a:	2000      	movs	r0, #0
 800ba7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ba82:	2e00      	cmp	r6, #0
 800ba84:	d0f9      	beq.n	800ba7a <__sflush_r+0x1a>
 800ba86:	2300      	movs	r3, #0
 800ba88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ba8c:	682f      	ldr	r7, [r5, #0]
 800ba8e:	602b      	str	r3, [r5, #0]
 800ba90:	d032      	beq.n	800baf8 <__sflush_r+0x98>
 800ba92:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ba94:	89a3      	ldrh	r3, [r4, #12]
 800ba96:	075a      	lsls	r2, r3, #29
 800ba98:	d505      	bpl.n	800baa6 <__sflush_r+0x46>
 800ba9a:	6863      	ldr	r3, [r4, #4]
 800ba9c:	1ac0      	subs	r0, r0, r3
 800ba9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800baa0:	b10b      	cbz	r3, 800baa6 <__sflush_r+0x46>
 800baa2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800baa4:	1ac0      	subs	r0, r0, r3
 800baa6:	2300      	movs	r3, #0
 800baa8:	4602      	mov	r2, r0
 800baaa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800baac:	6a21      	ldr	r1, [r4, #32]
 800baae:	4628      	mov	r0, r5
 800bab0:	47b0      	blx	r6
 800bab2:	1c43      	adds	r3, r0, #1
 800bab4:	89a3      	ldrh	r3, [r4, #12]
 800bab6:	d106      	bne.n	800bac6 <__sflush_r+0x66>
 800bab8:	6829      	ldr	r1, [r5, #0]
 800baba:	291d      	cmp	r1, #29
 800babc:	d82c      	bhi.n	800bb18 <__sflush_r+0xb8>
 800babe:	4a2a      	ldr	r2, [pc, #168]	; (800bb68 <__sflush_r+0x108>)
 800bac0:	40ca      	lsrs	r2, r1
 800bac2:	07d6      	lsls	r6, r2, #31
 800bac4:	d528      	bpl.n	800bb18 <__sflush_r+0xb8>
 800bac6:	2200      	movs	r2, #0
 800bac8:	6062      	str	r2, [r4, #4]
 800baca:	04d9      	lsls	r1, r3, #19
 800bacc:	6922      	ldr	r2, [r4, #16]
 800bace:	6022      	str	r2, [r4, #0]
 800bad0:	d504      	bpl.n	800badc <__sflush_r+0x7c>
 800bad2:	1c42      	adds	r2, r0, #1
 800bad4:	d101      	bne.n	800bada <__sflush_r+0x7a>
 800bad6:	682b      	ldr	r3, [r5, #0]
 800bad8:	b903      	cbnz	r3, 800badc <__sflush_r+0x7c>
 800bada:	6560      	str	r0, [r4, #84]	; 0x54
 800badc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bade:	602f      	str	r7, [r5, #0]
 800bae0:	2900      	cmp	r1, #0
 800bae2:	d0ca      	beq.n	800ba7a <__sflush_r+0x1a>
 800bae4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bae8:	4299      	cmp	r1, r3
 800baea:	d002      	beq.n	800baf2 <__sflush_r+0x92>
 800baec:	4628      	mov	r0, r5
 800baee:	f001 fa2d 	bl	800cf4c <_free_r>
 800baf2:	2000      	movs	r0, #0
 800baf4:	6360      	str	r0, [r4, #52]	; 0x34
 800baf6:	e7c1      	b.n	800ba7c <__sflush_r+0x1c>
 800baf8:	6a21      	ldr	r1, [r4, #32]
 800bafa:	2301      	movs	r3, #1
 800bafc:	4628      	mov	r0, r5
 800bafe:	47b0      	blx	r6
 800bb00:	1c41      	adds	r1, r0, #1
 800bb02:	d1c7      	bne.n	800ba94 <__sflush_r+0x34>
 800bb04:	682b      	ldr	r3, [r5, #0]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d0c4      	beq.n	800ba94 <__sflush_r+0x34>
 800bb0a:	2b1d      	cmp	r3, #29
 800bb0c:	d001      	beq.n	800bb12 <__sflush_r+0xb2>
 800bb0e:	2b16      	cmp	r3, #22
 800bb10:	d101      	bne.n	800bb16 <__sflush_r+0xb6>
 800bb12:	602f      	str	r7, [r5, #0]
 800bb14:	e7b1      	b.n	800ba7a <__sflush_r+0x1a>
 800bb16:	89a3      	ldrh	r3, [r4, #12]
 800bb18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb1c:	81a3      	strh	r3, [r4, #12]
 800bb1e:	e7ad      	b.n	800ba7c <__sflush_r+0x1c>
 800bb20:	690f      	ldr	r7, [r1, #16]
 800bb22:	2f00      	cmp	r7, #0
 800bb24:	d0a9      	beq.n	800ba7a <__sflush_r+0x1a>
 800bb26:	0793      	lsls	r3, r2, #30
 800bb28:	680e      	ldr	r6, [r1, #0]
 800bb2a:	bf08      	it	eq
 800bb2c:	694b      	ldreq	r3, [r1, #20]
 800bb2e:	600f      	str	r7, [r1, #0]
 800bb30:	bf18      	it	ne
 800bb32:	2300      	movne	r3, #0
 800bb34:	eba6 0807 	sub.w	r8, r6, r7
 800bb38:	608b      	str	r3, [r1, #8]
 800bb3a:	f1b8 0f00 	cmp.w	r8, #0
 800bb3e:	dd9c      	ble.n	800ba7a <__sflush_r+0x1a>
 800bb40:	6a21      	ldr	r1, [r4, #32]
 800bb42:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bb44:	4643      	mov	r3, r8
 800bb46:	463a      	mov	r2, r7
 800bb48:	4628      	mov	r0, r5
 800bb4a:	47b0      	blx	r6
 800bb4c:	2800      	cmp	r0, #0
 800bb4e:	dc06      	bgt.n	800bb5e <__sflush_r+0xfe>
 800bb50:	89a3      	ldrh	r3, [r4, #12]
 800bb52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb56:	81a3      	strh	r3, [r4, #12]
 800bb58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bb5c:	e78e      	b.n	800ba7c <__sflush_r+0x1c>
 800bb5e:	4407      	add	r7, r0
 800bb60:	eba8 0800 	sub.w	r8, r8, r0
 800bb64:	e7e9      	b.n	800bb3a <__sflush_r+0xda>
 800bb66:	bf00      	nop
 800bb68:	20400001 	.word	0x20400001

0800bb6c <_fflush_r>:
 800bb6c:	b538      	push	{r3, r4, r5, lr}
 800bb6e:	690b      	ldr	r3, [r1, #16]
 800bb70:	4605      	mov	r5, r0
 800bb72:	460c      	mov	r4, r1
 800bb74:	b913      	cbnz	r3, 800bb7c <_fflush_r+0x10>
 800bb76:	2500      	movs	r5, #0
 800bb78:	4628      	mov	r0, r5
 800bb7a:	bd38      	pop	{r3, r4, r5, pc}
 800bb7c:	b118      	cbz	r0, 800bb86 <_fflush_r+0x1a>
 800bb7e:	6983      	ldr	r3, [r0, #24]
 800bb80:	b90b      	cbnz	r3, 800bb86 <_fflush_r+0x1a>
 800bb82:	f000 f887 	bl	800bc94 <__sinit>
 800bb86:	4b14      	ldr	r3, [pc, #80]	; (800bbd8 <_fflush_r+0x6c>)
 800bb88:	429c      	cmp	r4, r3
 800bb8a:	d11b      	bne.n	800bbc4 <_fflush_r+0x58>
 800bb8c:	686c      	ldr	r4, [r5, #4]
 800bb8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d0ef      	beq.n	800bb76 <_fflush_r+0xa>
 800bb96:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bb98:	07d0      	lsls	r0, r2, #31
 800bb9a:	d404      	bmi.n	800bba6 <_fflush_r+0x3a>
 800bb9c:	0599      	lsls	r1, r3, #22
 800bb9e:	d402      	bmi.n	800bba6 <_fflush_r+0x3a>
 800bba0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bba2:	f000 fc88 	bl	800c4b6 <__retarget_lock_acquire_recursive>
 800bba6:	4628      	mov	r0, r5
 800bba8:	4621      	mov	r1, r4
 800bbaa:	f7ff ff59 	bl	800ba60 <__sflush_r>
 800bbae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bbb0:	07da      	lsls	r2, r3, #31
 800bbb2:	4605      	mov	r5, r0
 800bbb4:	d4e0      	bmi.n	800bb78 <_fflush_r+0xc>
 800bbb6:	89a3      	ldrh	r3, [r4, #12]
 800bbb8:	059b      	lsls	r3, r3, #22
 800bbba:	d4dd      	bmi.n	800bb78 <_fflush_r+0xc>
 800bbbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbbe:	f000 fc7b 	bl	800c4b8 <__retarget_lock_release_recursive>
 800bbc2:	e7d9      	b.n	800bb78 <_fflush_r+0xc>
 800bbc4:	4b05      	ldr	r3, [pc, #20]	; (800bbdc <_fflush_r+0x70>)
 800bbc6:	429c      	cmp	r4, r3
 800bbc8:	d101      	bne.n	800bbce <_fflush_r+0x62>
 800bbca:	68ac      	ldr	r4, [r5, #8]
 800bbcc:	e7df      	b.n	800bb8e <_fflush_r+0x22>
 800bbce:	4b04      	ldr	r3, [pc, #16]	; (800bbe0 <_fflush_r+0x74>)
 800bbd0:	429c      	cmp	r4, r3
 800bbd2:	bf08      	it	eq
 800bbd4:	68ec      	ldreq	r4, [r5, #12]
 800bbd6:	e7da      	b.n	800bb8e <_fflush_r+0x22>
 800bbd8:	0800ded0 	.word	0x0800ded0
 800bbdc:	0800def0 	.word	0x0800def0
 800bbe0:	0800deb0 	.word	0x0800deb0

0800bbe4 <std>:
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	b510      	push	{r4, lr}
 800bbe8:	4604      	mov	r4, r0
 800bbea:	e9c0 3300 	strd	r3, r3, [r0]
 800bbee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bbf2:	6083      	str	r3, [r0, #8]
 800bbf4:	8181      	strh	r1, [r0, #12]
 800bbf6:	6643      	str	r3, [r0, #100]	; 0x64
 800bbf8:	81c2      	strh	r2, [r0, #14]
 800bbfa:	6183      	str	r3, [r0, #24]
 800bbfc:	4619      	mov	r1, r3
 800bbfe:	2208      	movs	r2, #8
 800bc00:	305c      	adds	r0, #92	; 0x5c
 800bc02:	f7fd fa0b 	bl	800901c <memset>
 800bc06:	4b05      	ldr	r3, [pc, #20]	; (800bc1c <std+0x38>)
 800bc08:	6263      	str	r3, [r4, #36]	; 0x24
 800bc0a:	4b05      	ldr	r3, [pc, #20]	; (800bc20 <std+0x3c>)
 800bc0c:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc0e:	4b05      	ldr	r3, [pc, #20]	; (800bc24 <std+0x40>)
 800bc10:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc12:	4b05      	ldr	r3, [pc, #20]	; (800bc28 <std+0x44>)
 800bc14:	6224      	str	r4, [r4, #32]
 800bc16:	6323      	str	r3, [r4, #48]	; 0x30
 800bc18:	bd10      	pop	{r4, pc}
 800bc1a:	bf00      	nop
 800bc1c:	0800d641 	.word	0x0800d641
 800bc20:	0800d663 	.word	0x0800d663
 800bc24:	0800d69b 	.word	0x0800d69b
 800bc28:	0800d6bf 	.word	0x0800d6bf

0800bc2c <_cleanup_r>:
 800bc2c:	4901      	ldr	r1, [pc, #4]	; (800bc34 <_cleanup_r+0x8>)
 800bc2e:	f000 b8af 	b.w	800bd90 <_fwalk_reent>
 800bc32:	bf00      	nop
 800bc34:	0800bb6d 	.word	0x0800bb6d

0800bc38 <__sfmoreglue>:
 800bc38:	b570      	push	{r4, r5, r6, lr}
 800bc3a:	1e4a      	subs	r2, r1, #1
 800bc3c:	2568      	movs	r5, #104	; 0x68
 800bc3e:	4355      	muls	r5, r2
 800bc40:	460e      	mov	r6, r1
 800bc42:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bc46:	f001 f9d1 	bl	800cfec <_malloc_r>
 800bc4a:	4604      	mov	r4, r0
 800bc4c:	b140      	cbz	r0, 800bc60 <__sfmoreglue+0x28>
 800bc4e:	2100      	movs	r1, #0
 800bc50:	e9c0 1600 	strd	r1, r6, [r0]
 800bc54:	300c      	adds	r0, #12
 800bc56:	60a0      	str	r0, [r4, #8]
 800bc58:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bc5c:	f7fd f9de 	bl	800901c <memset>
 800bc60:	4620      	mov	r0, r4
 800bc62:	bd70      	pop	{r4, r5, r6, pc}

0800bc64 <__sfp_lock_acquire>:
 800bc64:	4801      	ldr	r0, [pc, #4]	; (800bc6c <__sfp_lock_acquire+0x8>)
 800bc66:	f000 bc26 	b.w	800c4b6 <__retarget_lock_acquire_recursive>
 800bc6a:	bf00      	nop
 800bc6c:	20001cf4 	.word	0x20001cf4

0800bc70 <__sfp_lock_release>:
 800bc70:	4801      	ldr	r0, [pc, #4]	; (800bc78 <__sfp_lock_release+0x8>)
 800bc72:	f000 bc21 	b.w	800c4b8 <__retarget_lock_release_recursive>
 800bc76:	bf00      	nop
 800bc78:	20001cf4 	.word	0x20001cf4

0800bc7c <__sinit_lock_acquire>:
 800bc7c:	4801      	ldr	r0, [pc, #4]	; (800bc84 <__sinit_lock_acquire+0x8>)
 800bc7e:	f000 bc1a 	b.w	800c4b6 <__retarget_lock_acquire_recursive>
 800bc82:	bf00      	nop
 800bc84:	20001cef 	.word	0x20001cef

0800bc88 <__sinit_lock_release>:
 800bc88:	4801      	ldr	r0, [pc, #4]	; (800bc90 <__sinit_lock_release+0x8>)
 800bc8a:	f000 bc15 	b.w	800c4b8 <__retarget_lock_release_recursive>
 800bc8e:	bf00      	nop
 800bc90:	20001cef 	.word	0x20001cef

0800bc94 <__sinit>:
 800bc94:	b510      	push	{r4, lr}
 800bc96:	4604      	mov	r4, r0
 800bc98:	f7ff fff0 	bl	800bc7c <__sinit_lock_acquire>
 800bc9c:	69a3      	ldr	r3, [r4, #24]
 800bc9e:	b11b      	cbz	r3, 800bca8 <__sinit+0x14>
 800bca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bca4:	f7ff bff0 	b.w	800bc88 <__sinit_lock_release>
 800bca8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bcac:	6523      	str	r3, [r4, #80]	; 0x50
 800bcae:	4b13      	ldr	r3, [pc, #76]	; (800bcfc <__sinit+0x68>)
 800bcb0:	4a13      	ldr	r2, [pc, #76]	; (800bd00 <__sinit+0x6c>)
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	62a2      	str	r2, [r4, #40]	; 0x28
 800bcb6:	42a3      	cmp	r3, r4
 800bcb8:	bf04      	itt	eq
 800bcba:	2301      	moveq	r3, #1
 800bcbc:	61a3      	streq	r3, [r4, #24]
 800bcbe:	4620      	mov	r0, r4
 800bcc0:	f000 f820 	bl	800bd04 <__sfp>
 800bcc4:	6060      	str	r0, [r4, #4]
 800bcc6:	4620      	mov	r0, r4
 800bcc8:	f000 f81c 	bl	800bd04 <__sfp>
 800bccc:	60a0      	str	r0, [r4, #8]
 800bcce:	4620      	mov	r0, r4
 800bcd0:	f000 f818 	bl	800bd04 <__sfp>
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	60e0      	str	r0, [r4, #12]
 800bcd8:	2104      	movs	r1, #4
 800bcda:	6860      	ldr	r0, [r4, #4]
 800bcdc:	f7ff ff82 	bl	800bbe4 <std>
 800bce0:	68a0      	ldr	r0, [r4, #8]
 800bce2:	2201      	movs	r2, #1
 800bce4:	2109      	movs	r1, #9
 800bce6:	f7ff ff7d 	bl	800bbe4 <std>
 800bcea:	68e0      	ldr	r0, [r4, #12]
 800bcec:	2202      	movs	r2, #2
 800bcee:	2112      	movs	r1, #18
 800bcf0:	f7ff ff78 	bl	800bbe4 <std>
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	61a3      	str	r3, [r4, #24]
 800bcf8:	e7d2      	b.n	800bca0 <__sinit+0xc>
 800bcfa:	bf00      	nop
 800bcfc:	0800dc84 	.word	0x0800dc84
 800bd00:	0800bc2d 	.word	0x0800bc2d

0800bd04 <__sfp>:
 800bd04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd06:	4607      	mov	r7, r0
 800bd08:	f7ff ffac 	bl	800bc64 <__sfp_lock_acquire>
 800bd0c:	4b1e      	ldr	r3, [pc, #120]	; (800bd88 <__sfp+0x84>)
 800bd0e:	681e      	ldr	r6, [r3, #0]
 800bd10:	69b3      	ldr	r3, [r6, #24]
 800bd12:	b913      	cbnz	r3, 800bd1a <__sfp+0x16>
 800bd14:	4630      	mov	r0, r6
 800bd16:	f7ff ffbd 	bl	800bc94 <__sinit>
 800bd1a:	3648      	adds	r6, #72	; 0x48
 800bd1c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bd20:	3b01      	subs	r3, #1
 800bd22:	d503      	bpl.n	800bd2c <__sfp+0x28>
 800bd24:	6833      	ldr	r3, [r6, #0]
 800bd26:	b30b      	cbz	r3, 800bd6c <__sfp+0x68>
 800bd28:	6836      	ldr	r6, [r6, #0]
 800bd2a:	e7f7      	b.n	800bd1c <__sfp+0x18>
 800bd2c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bd30:	b9d5      	cbnz	r5, 800bd68 <__sfp+0x64>
 800bd32:	4b16      	ldr	r3, [pc, #88]	; (800bd8c <__sfp+0x88>)
 800bd34:	60e3      	str	r3, [r4, #12]
 800bd36:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bd3a:	6665      	str	r5, [r4, #100]	; 0x64
 800bd3c:	f000 fbba 	bl	800c4b4 <__retarget_lock_init_recursive>
 800bd40:	f7ff ff96 	bl	800bc70 <__sfp_lock_release>
 800bd44:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bd48:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bd4c:	6025      	str	r5, [r4, #0]
 800bd4e:	61a5      	str	r5, [r4, #24]
 800bd50:	2208      	movs	r2, #8
 800bd52:	4629      	mov	r1, r5
 800bd54:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bd58:	f7fd f960 	bl	800901c <memset>
 800bd5c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bd60:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bd64:	4620      	mov	r0, r4
 800bd66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd68:	3468      	adds	r4, #104	; 0x68
 800bd6a:	e7d9      	b.n	800bd20 <__sfp+0x1c>
 800bd6c:	2104      	movs	r1, #4
 800bd6e:	4638      	mov	r0, r7
 800bd70:	f7ff ff62 	bl	800bc38 <__sfmoreglue>
 800bd74:	4604      	mov	r4, r0
 800bd76:	6030      	str	r0, [r6, #0]
 800bd78:	2800      	cmp	r0, #0
 800bd7a:	d1d5      	bne.n	800bd28 <__sfp+0x24>
 800bd7c:	f7ff ff78 	bl	800bc70 <__sfp_lock_release>
 800bd80:	230c      	movs	r3, #12
 800bd82:	603b      	str	r3, [r7, #0]
 800bd84:	e7ee      	b.n	800bd64 <__sfp+0x60>
 800bd86:	bf00      	nop
 800bd88:	0800dc84 	.word	0x0800dc84
 800bd8c:	ffff0001 	.word	0xffff0001

0800bd90 <_fwalk_reent>:
 800bd90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd94:	4606      	mov	r6, r0
 800bd96:	4688      	mov	r8, r1
 800bd98:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bd9c:	2700      	movs	r7, #0
 800bd9e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bda2:	f1b9 0901 	subs.w	r9, r9, #1
 800bda6:	d505      	bpl.n	800bdb4 <_fwalk_reent+0x24>
 800bda8:	6824      	ldr	r4, [r4, #0]
 800bdaa:	2c00      	cmp	r4, #0
 800bdac:	d1f7      	bne.n	800bd9e <_fwalk_reent+0xe>
 800bdae:	4638      	mov	r0, r7
 800bdb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdb4:	89ab      	ldrh	r3, [r5, #12]
 800bdb6:	2b01      	cmp	r3, #1
 800bdb8:	d907      	bls.n	800bdca <_fwalk_reent+0x3a>
 800bdba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bdbe:	3301      	adds	r3, #1
 800bdc0:	d003      	beq.n	800bdca <_fwalk_reent+0x3a>
 800bdc2:	4629      	mov	r1, r5
 800bdc4:	4630      	mov	r0, r6
 800bdc6:	47c0      	blx	r8
 800bdc8:	4307      	orrs	r7, r0
 800bdca:	3568      	adds	r5, #104	; 0x68
 800bdcc:	e7e9      	b.n	800bda2 <_fwalk_reent+0x12>

0800bdce <rshift>:
 800bdce:	6903      	ldr	r3, [r0, #16]
 800bdd0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bdd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bdd8:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bddc:	f100 0414 	add.w	r4, r0, #20
 800bde0:	dd45      	ble.n	800be6e <rshift+0xa0>
 800bde2:	f011 011f 	ands.w	r1, r1, #31
 800bde6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bdea:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bdee:	d10c      	bne.n	800be0a <rshift+0x3c>
 800bdf0:	f100 0710 	add.w	r7, r0, #16
 800bdf4:	4629      	mov	r1, r5
 800bdf6:	42b1      	cmp	r1, r6
 800bdf8:	d334      	bcc.n	800be64 <rshift+0x96>
 800bdfa:	1a9b      	subs	r3, r3, r2
 800bdfc:	009b      	lsls	r3, r3, #2
 800bdfe:	1eea      	subs	r2, r5, #3
 800be00:	4296      	cmp	r6, r2
 800be02:	bf38      	it	cc
 800be04:	2300      	movcc	r3, #0
 800be06:	4423      	add	r3, r4
 800be08:	e015      	b.n	800be36 <rshift+0x68>
 800be0a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800be0e:	f1c1 0820 	rsb	r8, r1, #32
 800be12:	40cf      	lsrs	r7, r1
 800be14:	f105 0e04 	add.w	lr, r5, #4
 800be18:	46a1      	mov	r9, r4
 800be1a:	4576      	cmp	r6, lr
 800be1c:	46f4      	mov	ip, lr
 800be1e:	d815      	bhi.n	800be4c <rshift+0x7e>
 800be20:	1a9b      	subs	r3, r3, r2
 800be22:	009a      	lsls	r2, r3, #2
 800be24:	3a04      	subs	r2, #4
 800be26:	3501      	adds	r5, #1
 800be28:	42ae      	cmp	r6, r5
 800be2a:	bf38      	it	cc
 800be2c:	2200      	movcc	r2, #0
 800be2e:	18a3      	adds	r3, r4, r2
 800be30:	50a7      	str	r7, [r4, r2]
 800be32:	b107      	cbz	r7, 800be36 <rshift+0x68>
 800be34:	3304      	adds	r3, #4
 800be36:	1b1a      	subs	r2, r3, r4
 800be38:	42a3      	cmp	r3, r4
 800be3a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800be3e:	bf08      	it	eq
 800be40:	2300      	moveq	r3, #0
 800be42:	6102      	str	r2, [r0, #16]
 800be44:	bf08      	it	eq
 800be46:	6143      	streq	r3, [r0, #20]
 800be48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be4c:	f8dc c000 	ldr.w	ip, [ip]
 800be50:	fa0c fc08 	lsl.w	ip, ip, r8
 800be54:	ea4c 0707 	orr.w	r7, ip, r7
 800be58:	f849 7b04 	str.w	r7, [r9], #4
 800be5c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800be60:	40cf      	lsrs	r7, r1
 800be62:	e7da      	b.n	800be1a <rshift+0x4c>
 800be64:	f851 cb04 	ldr.w	ip, [r1], #4
 800be68:	f847 cf04 	str.w	ip, [r7, #4]!
 800be6c:	e7c3      	b.n	800bdf6 <rshift+0x28>
 800be6e:	4623      	mov	r3, r4
 800be70:	e7e1      	b.n	800be36 <rshift+0x68>

0800be72 <__hexdig_fun>:
 800be72:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800be76:	2b09      	cmp	r3, #9
 800be78:	d802      	bhi.n	800be80 <__hexdig_fun+0xe>
 800be7a:	3820      	subs	r0, #32
 800be7c:	b2c0      	uxtb	r0, r0
 800be7e:	4770      	bx	lr
 800be80:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800be84:	2b05      	cmp	r3, #5
 800be86:	d801      	bhi.n	800be8c <__hexdig_fun+0x1a>
 800be88:	3847      	subs	r0, #71	; 0x47
 800be8a:	e7f7      	b.n	800be7c <__hexdig_fun+0xa>
 800be8c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800be90:	2b05      	cmp	r3, #5
 800be92:	d801      	bhi.n	800be98 <__hexdig_fun+0x26>
 800be94:	3827      	subs	r0, #39	; 0x27
 800be96:	e7f1      	b.n	800be7c <__hexdig_fun+0xa>
 800be98:	2000      	movs	r0, #0
 800be9a:	4770      	bx	lr

0800be9c <__gethex>:
 800be9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bea0:	ed2d 8b02 	vpush	{d8}
 800bea4:	b089      	sub	sp, #36	; 0x24
 800bea6:	ee08 0a10 	vmov	s16, r0
 800beaa:	9304      	str	r3, [sp, #16]
 800beac:	4bbc      	ldr	r3, [pc, #752]	; (800c1a0 <__gethex+0x304>)
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	9301      	str	r3, [sp, #4]
 800beb2:	4618      	mov	r0, r3
 800beb4:	468b      	mov	fp, r1
 800beb6:	4690      	mov	r8, r2
 800beb8:	f7f4 f98a 	bl	80001d0 <strlen>
 800bebc:	9b01      	ldr	r3, [sp, #4]
 800bebe:	f8db 2000 	ldr.w	r2, [fp]
 800bec2:	4403      	add	r3, r0
 800bec4:	4682      	mov	sl, r0
 800bec6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800beca:	9305      	str	r3, [sp, #20]
 800becc:	1c93      	adds	r3, r2, #2
 800bece:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bed2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bed6:	32fe      	adds	r2, #254	; 0xfe
 800bed8:	18d1      	adds	r1, r2, r3
 800beda:	461f      	mov	r7, r3
 800bedc:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bee0:	9100      	str	r1, [sp, #0]
 800bee2:	2830      	cmp	r0, #48	; 0x30
 800bee4:	d0f8      	beq.n	800bed8 <__gethex+0x3c>
 800bee6:	f7ff ffc4 	bl	800be72 <__hexdig_fun>
 800beea:	4604      	mov	r4, r0
 800beec:	2800      	cmp	r0, #0
 800beee:	d13a      	bne.n	800bf66 <__gethex+0xca>
 800bef0:	9901      	ldr	r1, [sp, #4]
 800bef2:	4652      	mov	r2, sl
 800bef4:	4638      	mov	r0, r7
 800bef6:	f001 fbe6 	bl	800d6c6 <strncmp>
 800befa:	4605      	mov	r5, r0
 800befc:	2800      	cmp	r0, #0
 800befe:	d168      	bne.n	800bfd2 <__gethex+0x136>
 800bf00:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bf04:	eb07 060a 	add.w	r6, r7, sl
 800bf08:	f7ff ffb3 	bl	800be72 <__hexdig_fun>
 800bf0c:	2800      	cmp	r0, #0
 800bf0e:	d062      	beq.n	800bfd6 <__gethex+0x13a>
 800bf10:	4633      	mov	r3, r6
 800bf12:	7818      	ldrb	r0, [r3, #0]
 800bf14:	2830      	cmp	r0, #48	; 0x30
 800bf16:	461f      	mov	r7, r3
 800bf18:	f103 0301 	add.w	r3, r3, #1
 800bf1c:	d0f9      	beq.n	800bf12 <__gethex+0x76>
 800bf1e:	f7ff ffa8 	bl	800be72 <__hexdig_fun>
 800bf22:	2301      	movs	r3, #1
 800bf24:	fab0 f480 	clz	r4, r0
 800bf28:	0964      	lsrs	r4, r4, #5
 800bf2a:	4635      	mov	r5, r6
 800bf2c:	9300      	str	r3, [sp, #0]
 800bf2e:	463a      	mov	r2, r7
 800bf30:	4616      	mov	r6, r2
 800bf32:	3201      	adds	r2, #1
 800bf34:	7830      	ldrb	r0, [r6, #0]
 800bf36:	f7ff ff9c 	bl	800be72 <__hexdig_fun>
 800bf3a:	2800      	cmp	r0, #0
 800bf3c:	d1f8      	bne.n	800bf30 <__gethex+0x94>
 800bf3e:	9901      	ldr	r1, [sp, #4]
 800bf40:	4652      	mov	r2, sl
 800bf42:	4630      	mov	r0, r6
 800bf44:	f001 fbbf 	bl	800d6c6 <strncmp>
 800bf48:	b980      	cbnz	r0, 800bf6c <__gethex+0xd0>
 800bf4a:	b94d      	cbnz	r5, 800bf60 <__gethex+0xc4>
 800bf4c:	eb06 050a 	add.w	r5, r6, sl
 800bf50:	462a      	mov	r2, r5
 800bf52:	4616      	mov	r6, r2
 800bf54:	3201      	adds	r2, #1
 800bf56:	7830      	ldrb	r0, [r6, #0]
 800bf58:	f7ff ff8b 	bl	800be72 <__hexdig_fun>
 800bf5c:	2800      	cmp	r0, #0
 800bf5e:	d1f8      	bne.n	800bf52 <__gethex+0xb6>
 800bf60:	1bad      	subs	r5, r5, r6
 800bf62:	00ad      	lsls	r5, r5, #2
 800bf64:	e004      	b.n	800bf70 <__gethex+0xd4>
 800bf66:	2400      	movs	r4, #0
 800bf68:	4625      	mov	r5, r4
 800bf6a:	e7e0      	b.n	800bf2e <__gethex+0x92>
 800bf6c:	2d00      	cmp	r5, #0
 800bf6e:	d1f7      	bne.n	800bf60 <__gethex+0xc4>
 800bf70:	7833      	ldrb	r3, [r6, #0]
 800bf72:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bf76:	2b50      	cmp	r3, #80	; 0x50
 800bf78:	d13b      	bne.n	800bff2 <__gethex+0x156>
 800bf7a:	7873      	ldrb	r3, [r6, #1]
 800bf7c:	2b2b      	cmp	r3, #43	; 0x2b
 800bf7e:	d02c      	beq.n	800bfda <__gethex+0x13e>
 800bf80:	2b2d      	cmp	r3, #45	; 0x2d
 800bf82:	d02e      	beq.n	800bfe2 <__gethex+0x146>
 800bf84:	1c71      	adds	r1, r6, #1
 800bf86:	f04f 0900 	mov.w	r9, #0
 800bf8a:	7808      	ldrb	r0, [r1, #0]
 800bf8c:	f7ff ff71 	bl	800be72 <__hexdig_fun>
 800bf90:	1e43      	subs	r3, r0, #1
 800bf92:	b2db      	uxtb	r3, r3
 800bf94:	2b18      	cmp	r3, #24
 800bf96:	d82c      	bhi.n	800bff2 <__gethex+0x156>
 800bf98:	f1a0 0210 	sub.w	r2, r0, #16
 800bf9c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bfa0:	f7ff ff67 	bl	800be72 <__hexdig_fun>
 800bfa4:	1e43      	subs	r3, r0, #1
 800bfa6:	b2db      	uxtb	r3, r3
 800bfa8:	2b18      	cmp	r3, #24
 800bfaa:	d91d      	bls.n	800bfe8 <__gethex+0x14c>
 800bfac:	f1b9 0f00 	cmp.w	r9, #0
 800bfb0:	d000      	beq.n	800bfb4 <__gethex+0x118>
 800bfb2:	4252      	negs	r2, r2
 800bfb4:	4415      	add	r5, r2
 800bfb6:	f8cb 1000 	str.w	r1, [fp]
 800bfba:	b1e4      	cbz	r4, 800bff6 <__gethex+0x15a>
 800bfbc:	9b00      	ldr	r3, [sp, #0]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	bf14      	ite	ne
 800bfc2:	2700      	movne	r7, #0
 800bfc4:	2706      	moveq	r7, #6
 800bfc6:	4638      	mov	r0, r7
 800bfc8:	b009      	add	sp, #36	; 0x24
 800bfca:	ecbd 8b02 	vpop	{d8}
 800bfce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfd2:	463e      	mov	r6, r7
 800bfd4:	4625      	mov	r5, r4
 800bfd6:	2401      	movs	r4, #1
 800bfd8:	e7ca      	b.n	800bf70 <__gethex+0xd4>
 800bfda:	f04f 0900 	mov.w	r9, #0
 800bfde:	1cb1      	adds	r1, r6, #2
 800bfe0:	e7d3      	b.n	800bf8a <__gethex+0xee>
 800bfe2:	f04f 0901 	mov.w	r9, #1
 800bfe6:	e7fa      	b.n	800bfde <__gethex+0x142>
 800bfe8:	230a      	movs	r3, #10
 800bfea:	fb03 0202 	mla	r2, r3, r2, r0
 800bfee:	3a10      	subs	r2, #16
 800bff0:	e7d4      	b.n	800bf9c <__gethex+0x100>
 800bff2:	4631      	mov	r1, r6
 800bff4:	e7df      	b.n	800bfb6 <__gethex+0x11a>
 800bff6:	1bf3      	subs	r3, r6, r7
 800bff8:	3b01      	subs	r3, #1
 800bffa:	4621      	mov	r1, r4
 800bffc:	2b07      	cmp	r3, #7
 800bffe:	dc0b      	bgt.n	800c018 <__gethex+0x17c>
 800c000:	ee18 0a10 	vmov	r0, s16
 800c004:	f000 fad8 	bl	800c5b8 <_Balloc>
 800c008:	4604      	mov	r4, r0
 800c00a:	b940      	cbnz	r0, 800c01e <__gethex+0x182>
 800c00c:	4b65      	ldr	r3, [pc, #404]	; (800c1a4 <__gethex+0x308>)
 800c00e:	4602      	mov	r2, r0
 800c010:	21de      	movs	r1, #222	; 0xde
 800c012:	4865      	ldr	r0, [pc, #404]	; (800c1a8 <__gethex+0x30c>)
 800c014:	f001 fb88 	bl	800d728 <__assert_func>
 800c018:	3101      	adds	r1, #1
 800c01a:	105b      	asrs	r3, r3, #1
 800c01c:	e7ee      	b.n	800bffc <__gethex+0x160>
 800c01e:	f100 0914 	add.w	r9, r0, #20
 800c022:	f04f 0b00 	mov.w	fp, #0
 800c026:	f1ca 0301 	rsb	r3, sl, #1
 800c02a:	f8cd 9008 	str.w	r9, [sp, #8]
 800c02e:	f8cd b000 	str.w	fp, [sp]
 800c032:	9306      	str	r3, [sp, #24]
 800c034:	42b7      	cmp	r7, r6
 800c036:	d340      	bcc.n	800c0ba <__gethex+0x21e>
 800c038:	9802      	ldr	r0, [sp, #8]
 800c03a:	9b00      	ldr	r3, [sp, #0]
 800c03c:	f840 3b04 	str.w	r3, [r0], #4
 800c040:	eba0 0009 	sub.w	r0, r0, r9
 800c044:	1080      	asrs	r0, r0, #2
 800c046:	0146      	lsls	r6, r0, #5
 800c048:	6120      	str	r0, [r4, #16]
 800c04a:	4618      	mov	r0, r3
 800c04c:	f000 fbaa 	bl	800c7a4 <__hi0bits>
 800c050:	1a30      	subs	r0, r6, r0
 800c052:	f8d8 6000 	ldr.w	r6, [r8]
 800c056:	42b0      	cmp	r0, r6
 800c058:	dd63      	ble.n	800c122 <__gethex+0x286>
 800c05a:	1b87      	subs	r7, r0, r6
 800c05c:	4639      	mov	r1, r7
 800c05e:	4620      	mov	r0, r4
 800c060:	f000 ff44 	bl	800ceec <__any_on>
 800c064:	4682      	mov	sl, r0
 800c066:	b1a8      	cbz	r0, 800c094 <__gethex+0x1f8>
 800c068:	1e7b      	subs	r3, r7, #1
 800c06a:	1159      	asrs	r1, r3, #5
 800c06c:	f003 021f 	and.w	r2, r3, #31
 800c070:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c074:	f04f 0a01 	mov.w	sl, #1
 800c078:	fa0a f202 	lsl.w	r2, sl, r2
 800c07c:	420a      	tst	r2, r1
 800c07e:	d009      	beq.n	800c094 <__gethex+0x1f8>
 800c080:	4553      	cmp	r3, sl
 800c082:	dd05      	ble.n	800c090 <__gethex+0x1f4>
 800c084:	1eb9      	subs	r1, r7, #2
 800c086:	4620      	mov	r0, r4
 800c088:	f000 ff30 	bl	800ceec <__any_on>
 800c08c:	2800      	cmp	r0, #0
 800c08e:	d145      	bne.n	800c11c <__gethex+0x280>
 800c090:	f04f 0a02 	mov.w	sl, #2
 800c094:	4639      	mov	r1, r7
 800c096:	4620      	mov	r0, r4
 800c098:	f7ff fe99 	bl	800bdce <rshift>
 800c09c:	443d      	add	r5, r7
 800c09e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c0a2:	42ab      	cmp	r3, r5
 800c0a4:	da4c      	bge.n	800c140 <__gethex+0x2a4>
 800c0a6:	ee18 0a10 	vmov	r0, s16
 800c0aa:	4621      	mov	r1, r4
 800c0ac:	f000 fac4 	bl	800c638 <_Bfree>
 800c0b0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	6013      	str	r3, [r2, #0]
 800c0b6:	27a3      	movs	r7, #163	; 0xa3
 800c0b8:	e785      	b.n	800bfc6 <__gethex+0x12a>
 800c0ba:	1e73      	subs	r3, r6, #1
 800c0bc:	9a05      	ldr	r2, [sp, #20]
 800c0be:	9303      	str	r3, [sp, #12]
 800c0c0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c0c4:	4293      	cmp	r3, r2
 800c0c6:	d019      	beq.n	800c0fc <__gethex+0x260>
 800c0c8:	f1bb 0f20 	cmp.w	fp, #32
 800c0cc:	d107      	bne.n	800c0de <__gethex+0x242>
 800c0ce:	9b02      	ldr	r3, [sp, #8]
 800c0d0:	9a00      	ldr	r2, [sp, #0]
 800c0d2:	f843 2b04 	str.w	r2, [r3], #4
 800c0d6:	9302      	str	r3, [sp, #8]
 800c0d8:	2300      	movs	r3, #0
 800c0da:	9300      	str	r3, [sp, #0]
 800c0dc:	469b      	mov	fp, r3
 800c0de:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c0e2:	f7ff fec6 	bl	800be72 <__hexdig_fun>
 800c0e6:	9b00      	ldr	r3, [sp, #0]
 800c0e8:	f000 000f 	and.w	r0, r0, #15
 800c0ec:	fa00 f00b 	lsl.w	r0, r0, fp
 800c0f0:	4303      	orrs	r3, r0
 800c0f2:	9300      	str	r3, [sp, #0]
 800c0f4:	f10b 0b04 	add.w	fp, fp, #4
 800c0f8:	9b03      	ldr	r3, [sp, #12]
 800c0fa:	e00d      	b.n	800c118 <__gethex+0x27c>
 800c0fc:	9b03      	ldr	r3, [sp, #12]
 800c0fe:	9a06      	ldr	r2, [sp, #24]
 800c100:	4413      	add	r3, r2
 800c102:	42bb      	cmp	r3, r7
 800c104:	d3e0      	bcc.n	800c0c8 <__gethex+0x22c>
 800c106:	4618      	mov	r0, r3
 800c108:	9901      	ldr	r1, [sp, #4]
 800c10a:	9307      	str	r3, [sp, #28]
 800c10c:	4652      	mov	r2, sl
 800c10e:	f001 fada 	bl	800d6c6 <strncmp>
 800c112:	9b07      	ldr	r3, [sp, #28]
 800c114:	2800      	cmp	r0, #0
 800c116:	d1d7      	bne.n	800c0c8 <__gethex+0x22c>
 800c118:	461e      	mov	r6, r3
 800c11a:	e78b      	b.n	800c034 <__gethex+0x198>
 800c11c:	f04f 0a03 	mov.w	sl, #3
 800c120:	e7b8      	b.n	800c094 <__gethex+0x1f8>
 800c122:	da0a      	bge.n	800c13a <__gethex+0x29e>
 800c124:	1a37      	subs	r7, r6, r0
 800c126:	4621      	mov	r1, r4
 800c128:	ee18 0a10 	vmov	r0, s16
 800c12c:	463a      	mov	r2, r7
 800c12e:	f000 fc9f 	bl	800ca70 <__lshift>
 800c132:	1bed      	subs	r5, r5, r7
 800c134:	4604      	mov	r4, r0
 800c136:	f100 0914 	add.w	r9, r0, #20
 800c13a:	f04f 0a00 	mov.w	sl, #0
 800c13e:	e7ae      	b.n	800c09e <__gethex+0x202>
 800c140:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c144:	42a8      	cmp	r0, r5
 800c146:	dd72      	ble.n	800c22e <__gethex+0x392>
 800c148:	1b45      	subs	r5, r0, r5
 800c14a:	42ae      	cmp	r6, r5
 800c14c:	dc36      	bgt.n	800c1bc <__gethex+0x320>
 800c14e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c152:	2b02      	cmp	r3, #2
 800c154:	d02a      	beq.n	800c1ac <__gethex+0x310>
 800c156:	2b03      	cmp	r3, #3
 800c158:	d02c      	beq.n	800c1b4 <__gethex+0x318>
 800c15a:	2b01      	cmp	r3, #1
 800c15c:	d115      	bne.n	800c18a <__gethex+0x2ee>
 800c15e:	42ae      	cmp	r6, r5
 800c160:	d113      	bne.n	800c18a <__gethex+0x2ee>
 800c162:	2e01      	cmp	r6, #1
 800c164:	d10b      	bne.n	800c17e <__gethex+0x2e2>
 800c166:	9a04      	ldr	r2, [sp, #16]
 800c168:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c16c:	6013      	str	r3, [r2, #0]
 800c16e:	2301      	movs	r3, #1
 800c170:	6123      	str	r3, [r4, #16]
 800c172:	f8c9 3000 	str.w	r3, [r9]
 800c176:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c178:	2762      	movs	r7, #98	; 0x62
 800c17a:	601c      	str	r4, [r3, #0]
 800c17c:	e723      	b.n	800bfc6 <__gethex+0x12a>
 800c17e:	1e71      	subs	r1, r6, #1
 800c180:	4620      	mov	r0, r4
 800c182:	f000 feb3 	bl	800ceec <__any_on>
 800c186:	2800      	cmp	r0, #0
 800c188:	d1ed      	bne.n	800c166 <__gethex+0x2ca>
 800c18a:	ee18 0a10 	vmov	r0, s16
 800c18e:	4621      	mov	r1, r4
 800c190:	f000 fa52 	bl	800c638 <_Bfree>
 800c194:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c196:	2300      	movs	r3, #0
 800c198:	6013      	str	r3, [r2, #0]
 800c19a:	2750      	movs	r7, #80	; 0x50
 800c19c:	e713      	b.n	800bfc6 <__gethex+0x12a>
 800c19e:	bf00      	nop
 800c1a0:	0800df7c 	.word	0x0800df7c
 800c1a4:	0800de9c 	.word	0x0800de9c
 800c1a8:	0800df10 	.word	0x0800df10
 800c1ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d1eb      	bne.n	800c18a <__gethex+0x2ee>
 800c1b2:	e7d8      	b.n	800c166 <__gethex+0x2ca>
 800c1b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d1d5      	bne.n	800c166 <__gethex+0x2ca>
 800c1ba:	e7e6      	b.n	800c18a <__gethex+0x2ee>
 800c1bc:	1e6f      	subs	r7, r5, #1
 800c1be:	f1ba 0f00 	cmp.w	sl, #0
 800c1c2:	d131      	bne.n	800c228 <__gethex+0x38c>
 800c1c4:	b127      	cbz	r7, 800c1d0 <__gethex+0x334>
 800c1c6:	4639      	mov	r1, r7
 800c1c8:	4620      	mov	r0, r4
 800c1ca:	f000 fe8f 	bl	800ceec <__any_on>
 800c1ce:	4682      	mov	sl, r0
 800c1d0:	117b      	asrs	r3, r7, #5
 800c1d2:	2101      	movs	r1, #1
 800c1d4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c1d8:	f007 071f 	and.w	r7, r7, #31
 800c1dc:	fa01 f707 	lsl.w	r7, r1, r7
 800c1e0:	421f      	tst	r7, r3
 800c1e2:	4629      	mov	r1, r5
 800c1e4:	4620      	mov	r0, r4
 800c1e6:	bf18      	it	ne
 800c1e8:	f04a 0a02 	orrne.w	sl, sl, #2
 800c1ec:	1b76      	subs	r6, r6, r5
 800c1ee:	f7ff fdee 	bl	800bdce <rshift>
 800c1f2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c1f6:	2702      	movs	r7, #2
 800c1f8:	f1ba 0f00 	cmp.w	sl, #0
 800c1fc:	d048      	beq.n	800c290 <__gethex+0x3f4>
 800c1fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c202:	2b02      	cmp	r3, #2
 800c204:	d015      	beq.n	800c232 <__gethex+0x396>
 800c206:	2b03      	cmp	r3, #3
 800c208:	d017      	beq.n	800c23a <__gethex+0x39e>
 800c20a:	2b01      	cmp	r3, #1
 800c20c:	d109      	bne.n	800c222 <__gethex+0x386>
 800c20e:	f01a 0f02 	tst.w	sl, #2
 800c212:	d006      	beq.n	800c222 <__gethex+0x386>
 800c214:	f8d9 0000 	ldr.w	r0, [r9]
 800c218:	ea4a 0a00 	orr.w	sl, sl, r0
 800c21c:	f01a 0f01 	tst.w	sl, #1
 800c220:	d10e      	bne.n	800c240 <__gethex+0x3a4>
 800c222:	f047 0710 	orr.w	r7, r7, #16
 800c226:	e033      	b.n	800c290 <__gethex+0x3f4>
 800c228:	f04f 0a01 	mov.w	sl, #1
 800c22c:	e7d0      	b.n	800c1d0 <__gethex+0x334>
 800c22e:	2701      	movs	r7, #1
 800c230:	e7e2      	b.n	800c1f8 <__gethex+0x35c>
 800c232:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c234:	f1c3 0301 	rsb	r3, r3, #1
 800c238:	9315      	str	r3, [sp, #84]	; 0x54
 800c23a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d0f0      	beq.n	800c222 <__gethex+0x386>
 800c240:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c244:	f104 0314 	add.w	r3, r4, #20
 800c248:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c24c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c250:	f04f 0c00 	mov.w	ip, #0
 800c254:	4618      	mov	r0, r3
 800c256:	f853 2b04 	ldr.w	r2, [r3], #4
 800c25a:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800c25e:	d01c      	beq.n	800c29a <__gethex+0x3fe>
 800c260:	3201      	adds	r2, #1
 800c262:	6002      	str	r2, [r0, #0]
 800c264:	2f02      	cmp	r7, #2
 800c266:	f104 0314 	add.w	r3, r4, #20
 800c26a:	d13f      	bne.n	800c2ec <__gethex+0x450>
 800c26c:	f8d8 2000 	ldr.w	r2, [r8]
 800c270:	3a01      	subs	r2, #1
 800c272:	42b2      	cmp	r2, r6
 800c274:	d10a      	bne.n	800c28c <__gethex+0x3f0>
 800c276:	1171      	asrs	r1, r6, #5
 800c278:	2201      	movs	r2, #1
 800c27a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c27e:	f006 061f 	and.w	r6, r6, #31
 800c282:	fa02 f606 	lsl.w	r6, r2, r6
 800c286:	421e      	tst	r6, r3
 800c288:	bf18      	it	ne
 800c28a:	4617      	movne	r7, r2
 800c28c:	f047 0720 	orr.w	r7, r7, #32
 800c290:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c292:	601c      	str	r4, [r3, #0]
 800c294:	9b04      	ldr	r3, [sp, #16]
 800c296:	601d      	str	r5, [r3, #0]
 800c298:	e695      	b.n	800bfc6 <__gethex+0x12a>
 800c29a:	4299      	cmp	r1, r3
 800c29c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c2a0:	d8d8      	bhi.n	800c254 <__gethex+0x3b8>
 800c2a2:	68a3      	ldr	r3, [r4, #8]
 800c2a4:	459b      	cmp	fp, r3
 800c2a6:	db19      	blt.n	800c2dc <__gethex+0x440>
 800c2a8:	6861      	ldr	r1, [r4, #4]
 800c2aa:	ee18 0a10 	vmov	r0, s16
 800c2ae:	3101      	adds	r1, #1
 800c2b0:	f000 f982 	bl	800c5b8 <_Balloc>
 800c2b4:	4681      	mov	r9, r0
 800c2b6:	b918      	cbnz	r0, 800c2c0 <__gethex+0x424>
 800c2b8:	4b1a      	ldr	r3, [pc, #104]	; (800c324 <__gethex+0x488>)
 800c2ba:	4602      	mov	r2, r0
 800c2bc:	2184      	movs	r1, #132	; 0x84
 800c2be:	e6a8      	b.n	800c012 <__gethex+0x176>
 800c2c0:	6922      	ldr	r2, [r4, #16]
 800c2c2:	3202      	adds	r2, #2
 800c2c4:	f104 010c 	add.w	r1, r4, #12
 800c2c8:	0092      	lsls	r2, r2, #2
 800c2ca:	300c      	adds	r0, #12
 800c2cc:	f7fc fe98 	bl	8009000 <memcpy>
 800c2d0:	4621      	mov	r1, r4
 800c2d2:	ee18 0a10 	vmov	r0, s16
 800c2d6:	f000 f9af 	bl	800c638 <_Bfree>
 800c2da:	464c      	mov	r4, r9
 800c2dc:	6923      	ldr	r3, [r4, #16]
 800c2de:	1c5a      	adds	r2, r3, #1
 800c2e0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c2e4:	6122      	str	r2, [r4, #16]
 800c2e6:	2201      	movs	r2, #1
 800c2e8:	615a      	str	r2, [r3, #20]
 800c2ea:	e7bb      	b.n	800c264 <__gethex+0x3c8>
 800c2ec:	6922      	ldr	r2, [r4, #16]
 800c2ee:	455a      	cmp	r2, fp
 800c2f0:	dd0b      	ble.n	800c30a <__gethex+0x46e>
 800c2f2:	2101      	movs	r1, #1
 800c2f4:	4620      	mov	r0, r4
 800c2f6:	f7ff fd6a 	bl	800bdce <rshift>
 800c2fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c2fe:	3501      	adds	r5, #1
 800c300:	42ab      	cmp	r3, r5
 800c302:	f6ff aed0 	blt.w	800c0a6 <__gethex+0x20a>
 800c306:	2701      	movs	r7, #1
 800c308:	e7c0      	b.n	800c28c <__gethex+0x3f0>
 800c30a:	f016 061f 	ands.w	r6, r6, #31
 800c30e:	d0fa      	beq.n	800c306 <__gethex+0x46a>
 800c310:	449a      	add	sl, r3
 800c312:	f1c6 0620 	rsb	r6, r6, #32
 800c316:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800c31a:	f000 fa43 	bl	800c7a4 <__hi0bits>
 800c31e:	42b0      	cmp	r0, r6
 800c320:	dbe7      	blt.n	800c2f2 <__gethex+0x456>
 800c322:	e7f0      	b.n	800c306 <__gethex+0x46a>
 800c324:	0800de9c 	.word	0x0800de9c

0800c328 <L_shift>:
 800c328:	f1c2 0208 	rsb	r2, r2, #8
 800c32c:	0092      	lsls	r2, r2, #2
 800c32e:	b570      	push	{r4, r5, r6, lr}
 800c330:	f1c2 0620 	rsb	r6, r2, #32
 800c334:	6843      	ldr	r3, [r0, #4]
 800c336:	6804      	ldr	r4, [r0, #0]
 800c338:	fa03 f506 	lsl.w	r5, r3, r6
 800c33c:	432c      	orrs	r4, r5
 800c33e:	40d3      	lsrs	r3, r2
 800c340:	6004      	str	r4, [r0, #0]
 800c342:	f840 3f04 	str.w	r3, [r0, #4]!
 800c346:	4288      	cmp	r0, r1
 800c348:	d3f4      	bcc.n	800c334 <L_shift+0xc>
 800c34a:	bd70      	pop	{r4, r5, r6, pc}

0800c34c <__match>:
 800c34c:	b530      	push	{r4, r5, lr}
 800c34e:	6803      	ldr	r3, [r0, #0]
 800c350:	3301      	adds	r3, #1
 800c352:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c356:	b914      	cbnz	r4, 800c35e <__match+0x12>
 800c358:	6003      	str	r3, [r0, #0]
 800c35a:	2001      	movs	r0, #1
 800c35c:	bd30      	pop	{r4, r5, pc}
 800c35e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c362:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c366:	2d19      	cmp	r5, #25
 800c368:	bf98      	it	ls
 800c36a:	3220      	addls	r2, #32
 800c36c:	42a2      	cmp	r2, r4
 800c36e:	d0f0      	beq.n	800c352 <__match+0x6>
 800c370:	2000      	movs	r0, #0
 800c372:	e7f3      	b.n	800c35c <__match+0x10>

0800c374 <__hexnan>:
 800c374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c378:	680b      	ldr	r3, [r1, #0]
 800c37a:	6801      	ldr	r1, [r0, #0]
 800c37c:	115e      	asrs	r6, r3, #5
 800c37e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c382:	f013 031f 	ands.w	r3, r3, #31
 800c386:	b087      	sub	sp, #28
 800c388:	bf18      	it	ne
 800c38a:	3604      	addne	r6, #4
 800c38c:	2500      	movs	r5, #0
 800c38e:	1f37      	subs	r7, r6, #4
 800c390:	4682      	mov	sl, r0
 800c392:	4690      	mov	r8, r2
 800c394:	9301      	str	r3, [sp, #4]
 800c396:	f846 5c04 	str.w	r5, [r6, #-4]
 800c39a:	46b9      	mov	r9, r7
 800c39c:	463c      	mov	r4, r7
 800c39e:	9502      	str	r5, [sp, #8]
 800c3a0:	46ab      	mov	fp, r5
 800c3a2:	784a      	ldrb	r2, [r1, #1]
 800c3a4:	1c4b      	adds	r3, r1, #1
 800c3a6:	9303      	str	r3, [sp, #12]
 800c3a8:	b342      	cbz	r2, 800c3fc <__hexnan+0x88>
 800c3aa:	4610      	mov	r0, r2
 800c3ac:	9105      	str	r1, [sp, #20]
 800c3ae:	9204      	str	r2, [sp, #16]
 800c3b0:	f7ff fd5f 	bl	800be72 <__hexdig_fun>
 800c3b4:	2800      	cmp	r0, #0
 800c3b6:	d14f      	bne.n	800c458 <__hexnan+0xe4>
 800c3b8:	9a04      	ldr	r2, [sp, #16]
 800c3ba:	9905      	ldr	r1, [sp, #20]
 800c3bc:	2a20      	cmp	r2, #32
 800c3be:	d818      	bhi.n	800c3f2 <__hexnan+0x7e>
 800c3c0:	9b02      	ldr	r3, [sp, #8]
 800c3c2:	459b      	cmp	fp, r3
 800c3c4:	dd13      	ble.n	800c3ee <__hexnan+0x7a>
 800c3c6:	454c      	cmp	r4, r9
 800c3c8:	d206      	bcs.n	800c3d8 <__hexnan+0x64>
 800c3ca:	2d07      	cmp	r5, #7
 800c3cc:	dc04      	bgt.n	800c3d8 <__hexnan+0x64>
 800c3ce:	462a      	mov	r2, r5
 800c3d0:	4649      	mov	r1, r9
 800c3d2:	4620      	mov	r0, r4
 800c3d4:	f7ff ffa8 	bl	800c328 <L_shift>
 800c3d8:	4544      	cmp	r4, r8
 800c3da:	d950      	bls.n	800c47e <__hexnan+0x10a>
 800c3dc:	2300      	movs	r3, #0
 800c3de:	f1a4 0904 	sub.w	r9, r4, #4
 800c3e2:	f844 3c04 	str.w	r3, [r4, #-4]
 800c3e6:	f8cd b008 	str.w	fp, [sp, #8]
 800c3ea:	464c      	mov	r4, r9
 800c3ec:	461d      	mov	r5, r3
 800c3ee:	9903      	ldr	r1, [sp, #12]
 800c3f0:	e7d7      	b.n	800c3a2 <__hexnan+0x2e>
 800c3f2:	2a29      	cmp	r2, #41	; 0x29
 800c3f4:	d156      	bne.n	800c4a4 <__hexnan+0x130>
 800c3f6:	3102      	adds	r1, #2
 800c3f8:	f8ca 1000 	str.w	r1, [sl]
 800c3fc:	f1bb 0f00 	cmp.w	fp, #0
 800c400:	d050      	beq.n	800c4a4 <__hexnan+0x130>
 800c402:	454c      	cmp	r4, r9
 800c404:	d206      	bcs.n	800c414 <__hexnan+0xa0>
 800c406:	2d07      	cmp	r5, #7
 800c408:	dc04      	bgt.n	800c414 <__hexnan+0xa0>
 800c40a:	462a      	mov	r2, r5
 800c40c:	4649      	mov	r1, r9
 800c40e:	4620      	mov	r0, r4
 800c410:	f7ff ff8a 	bl	800c328 <L_shift>
 800c414:	4544      	cmp	r4, r8
 800c416:	d934      	bls.n	800c482 <__hexnan+0x10e>
 800c418:	f1a8 0204 	sub.w	r2, r8, #4
 800c41c:	4623      	mov	r3, r4
 800c41e:	f853 1b04 	ldr.w	r1, [r3], #4
 800c422:	f842 1f04 	str.w	r1, [r2, #4]!
 800c426:	429f      	cmp	r7, r3
 800c428:	d2f9      	bcs.n	800c41e <__hexnan+0xaa>
 800c42a:	1b3b      	subs	r3, r7, r4
 800c42c:	f023 0303 	bic.w	r3, r3, #3
 800c430:	3304      	adds	r3, #4
 800c432:	3401      	adds	r4, #1
 800c434:	3e03      	subs	r6, #3
 800c436:	42b4      	cmp	r4, r6
 800c438:	bf88      	it	hi
 800c43a:	2304      	movhi	r3, #4
 800c43c:	4443      	add	r3, r8
 800c43e:	2200      	movs	r2, #0
 800c440:	f843 2b04 	str.w	r2, [r3], #4
 800c444:	429f      	cmp	r7, r3
 800c446:	d2fb      	bcs.n	800c440 <__hexnan+0xcc>
 800c448:	683b      	ldr	r3, [r7, #0]
 800c44a:	b91b      	cbnz	r3, 800c454 <__hexnan+0xe0>
 800c44c:	4547      	cmp	r7, r8
 800c44e:	d127      	bne.n	800c4a0 <__hexnan+0x12c>
 800c450:	2301      	movs	r3, #1
 800c452:	603b      	str	r3, [r7, #0]
 800c454:	2005      	movs	r0, #5
 800c456:	e026      	b.n	800c4a6 <__hexnan+0x132>
 800c458:	3501      	adds	r5, #1
 800c45a:	2d08      	cmp	r5, #8
 800c45c:	f10b 0b01 	add.w	fp, fp, #1
 800c460:	dd06      	ble.n	800c470 <__hexnan+0xfc>
 800c462:	4544      	cmp	r4, r8
 800c464:	d9c3      	bls.n	800c3ee <__hexnan+0x7a>
 800c466:	2300      	movs	r3, #0
 800c468:	f844 3c04 	str.w	r3, [r4, #-4]
 800c46c:	2501      	movs	r5, #1
 800c46e:	3c04      	subs	r4, #4
 800c470:	6822      	ldr	r2, [r4, #0]
 800c472:	f000 000f 	and.w	r0, r0, #15
 800c476:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c47a:	6022      	str	r2, [r4, #0]
 800c47c:	e7b7      	b.n	800c3ee <__hexnan+0x7a>
 800c47e:	2508      	movs	r5, #8
 800c480:	e7b5      	b.n	800c3ee <__hexnan+0x7a>
 800c482:	9b01      	ldr	r3, [sp, #4]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d0df      	beq.n	800c448 <__hexnan+0xd4>
 800c488:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c48c:	f1c3 0320 	rsb	r3, r3, #32
 800c490:	fa22 f303 	lsr.w	r3, r2, r3
 800c494:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c498:	401a      	ands	r2, r3
 800c49a:	f846 2c04 	str.w	r2, [r6, #-4]
 800c49e:	e7d3      	b.n	800c448 <__hexnan+0xd4>
 800c4a0:	3f04      	subs	r7, #4
 800c4a2:	e7d1      	b.n	800c448 <__hexnan+0xd4>
 800c4a4:	2004      	movs	r0, #4
 800c4a6:	b007      	add	sp, #28
 800c4a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c4ac <_localeconv_r>:
 800c4ac:	4800      	ldr	r0, [pc, #0]	; (800c4b0 <_localeconv_r+0x4>)
 800c4ae:	4770      	bx	lr
 800c4b0:	20000168 	.word	0x20000168

0800c4b4 <__retarget_lock_init_recursive>:
 800c4b4:	4770      	bx	lr

0800c4b6 <__retarget_lock_acquire_recursive>:
 800c4b6:	4770      	bx	lr

0800c4b8 <__retarget_lock_release_recursive>:
 800c4b8:	4770      	bx	lr

0800c4ba <__swhatbuf_r>:
 800c4ba:	b570      	push	{r4, r5, r6, lr}
 800c4bc:	460e      	mov	r6, r1
 800c4be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4c2:	2900      	cmp	r1, #0
 800c4c4:	b096      	sub	sp, #88	; 0x58
 800c4c6:	4614      	mov	r4, r2
 800c4c8:	461d      	mov	r5, r3
 800c4ca:	da07      	bge.n	800c4dc <__swhatbuf_r+0x22>
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	602b      	str	r3, [r5, #0]
 800c4d0:	89b3      	ldrh	r3, [r6, #12]
 800c4d2:	061a      	lsls	r2, r3, #24
 800c4d4:	d410      	bmi.n	800c4f8 <__swhatbuf_r+0x3e>
 800c4d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c4da:	e00e      	b.n	800c4fa <__swhatbuf_r+0x40>
 800c4dc:	466a      	mov	r2, sp
 800c4de:	f001 f963 	bl	800d7a8 <_fstat_r>
 800c4e2:	2800      	cmp	r0, #0
 800c4e4:	dbf2      	blt.n	800c4cc <__swhatbuf_r+0x12>
 800c4e6:	9a01      	ldr	r2, [sp, #4]
 800c4e8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c4ec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c4f0:	425a      	negs	r2, r3
 800c4f2:	415a      	adcs	r2, r3
 800c4f4:	602a      	str	r2, [r5, #0]
 800c4f6:	e7ee      	b.n	800c4d6 <__swhatbuf_r+0x1c>
 800c4f8:	2340      	movs	r3, #64	; 0x40
 800c4fa:	2000      	movs	r0, #0
 800c4fc:	6023      	str	r3, [r4, #0]
 800c4fe:	b016      	add	sp, #88	; 0x58
 800c500:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c504 <__smakebuf_r>:
 800c504:	898b      	ldrh	r3, [r1, #12]
 800c506:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c508:	079d      	lsls	r5, r3, #30
 800c50a:	4606      	mov	r6, r0
 800c50c:	460c      	mov	r4, r1
 800c50e:	d507      	bpl.n	800c520 <__smakebuf_r+0x1c>
 800c510:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c514:	6023      	str	r3, [r4, #0]
 800c516:	6123      	str	r3, [r4, #16]
 800c518:	2301      	movs	r3, #1
 800c51a:	6163      	str	r3, [r4, #20]
 800c51c:	b002      	add	sp, #8
 800c51e:	bd70      	pop	{r4, r5, r6, pc}
 800c520:	ab01      	add	r3, sp, #4
 800c522:	466a      	mov	r2, sp
 800c524:	f7ff ffc9 	bl	800c4ba <__swhatbuf_r>
 800c528:	9900      	ldr	r1, [sp, #0]
 800c52a:	4605      	mov	r5, r0
 800c52c:	4630      	mov	r0, r6
 800c52e:	f000 fd5d 	bl	800cfec <_malloc_r>
 800c532:	b948      	cbnz	r0, 800c548 <__smakebuf_r+0x44>
 800c534:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c538:	059a      	lsls	r2, r3, #22
 800c53a:	d4ef      	bmi.n	800c51c <__smakebuf_r+0x18>
 800c53c:	f023 0303 	bic.w	r3, r3, #3
 800c540:	f043 0302 	orr.w	r3, r3, #2
 800c544:	81a3      	strh	r3, [r4, #12]
 800c546:	e7e3      	b.n	800c510 <__smakebuf_r+0xc>
 800c548:	4b0d      	ldr	r3, [pc, #52]	; (800c580 <__smakebuf_r+0x7c>)
 800c54a:	62b3      	str	r3, [r6, #40]	; 0x28
 800c54c:	89a3      	ldrh	r3, [r4, #12]
 800c54e:	6020      	str	r0, [r4, #0]
 800c550:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c554:	81a3      	strh	r3, [r4, #12]
 800c556:	9b00      	ldr	r3, [sp, #0]
 800c558:	6163      	str	r3, [r4, #20]
 800c55a:	9b01      	ldr	r3, [sp, #4]
 800c55c:	6120      	str	r0, [r4, #16]
 800c55e:	b15b      	cbz	r3, 800c578 <__smakebuf_r+0x74>
 800c560:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c564:	4630      	mov	r0, r6
 800c566:	f001 f931 	bl	800d7cc <_isatty_r>
 800c56a:	b128      	cbz	r0, 800c578 <__smakebuf_r+0x74>
 800c56c:	89a3      	ldrh	r3, [r4, #12]
 800c56e:	f023 0303 	bic.w	r3, r3, #3
 800c572:	f043 0301 	orr.w	r3, r3, #1
 800c576:	81a3      	strh	r3, [r4, #12]
 800c578:	89a0      	ldrh	r0, [r4, #12]
 800c57a:	4305      	orrs	r5, r0
 800c57c:	81a5      	strh	r5, [r4, #12]
 800c57e:	e7cd      	b.n	800c51c <__smakebuf_r+0x18>
 800c580:	0800bc2d 	.word	0x0800bc2d

0800c584 <malloc>:
 800c584:	4b02      	ldr	r3, [pc, #8]	; (800c590 <malloc+0xc>)
 800c586:	4601      	mov	r1, r0
 800c588:	6818      	ldr	r0, [r3, #0]
 800c58a:	f000 bd2f 	b.w	800cfec <_malloc_r>
 800c58e:	bf00      	nop
 800c590:	20000010 	.word	0x20000010

0800c594 <__ascii_mbtowc>:
 800c594:	b082      	sub	sp, #8
 800c596:	b901      	cbnz	r1, 800c59a <__ascii_mbtowc+0x6>
 800c598:	a901      	add	r1, sp, #4
 800c59a:	b142      	cbz	r2, 800c5ae <__ascii_mbtowc+0x1a>
 800c59c:	b14b      	cbz	r3, 800c5b2 <__ascii_mbtowc+0x1e>
 800c59e:	7813      	ldrb	r3, [r2, #0]
 800c5a0:	600b      	str	r3, [r1, #0]
 800c5a2:	7812      	ldrb	r2, [r2, #0]
 800c5a4:	1e10      	subs	r0, r2, #0
 800c5a6:	bf18      	it	ne
 800c5a8:	2001      	movne	r0, #1
 800c5aa:	b002      	add	sp, #8
 800c5ac:	4770      	bx	lr
 800c5ae:	4610      	mov	r0, r2
 800c5b0:	e7fb      	b.n	800c5aa <__ascii_mbtowc+0x16>
 800c5b2:	f06f 0001 	mvn.w	r0, #1
 800c5b6:	e7f8      	b.n	800c5aa <__ascii_mbtowc+0x16>

0800c5b8 <_Balloc>:
 800c5b8:	b570      	push	{r4, r5, r6, lr}
 800c5ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c5bc:	4604      	mov	r4, r0
 800c5be:	460d      	mov	r5, r1
 800c5c0:	b976      	cbnz	r6, 800c5e0 <_Balloc+0x28>
 800c5c2:	2010      	movs	r0, #16
 800c5c4:	f7ff ffde 	bl	800c584 <malloc>
 800c5c8:	4602      	mov	r2, r0
 800c5ca:	6260      	str	r0, [r4, #36]	; 0x24
 800c5cc:	b920      	cbnz	r0, 800c5d8 <_Balloc+0x20>
 800c5ce:	4b18      	ldr	r3, [pc, #96]	; (800c630 <_Balloc+0x78>)
 800c5d0:	4818      	ldr	r0, [pc, #96]	; (800c634 <_Balloc+0x7c>)
 800c5d2:	2166      	movs	r1, #102	; 0x66
 800c5d4:	f001 f8a8 	bl	800d728 <__assert_func>
 800c5d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c5dc:	6006      	str	r6, [r0, #0]
 800c5de:	60c6      	str	r6, [r0, #12]
 800c5e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c5e2:	68f3      	ldr	r3, [r6, #12]
 800c5e4:	b183      	cbz	r3, 800c608 <_Balloc+0x50>
 800c5e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5e8:	68db      	ldr	r3, [r3, #12]
 800c5ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c5ee:	b9b8      	cbnz	r0, 800c620 <_Balloc+0x68>
 800c5f0:	2101      	movs	r1, #1
 800c5f2:	fa01 f605 	lsl.w	r6, r1, r5
 800c5f6:	1d72      	adds	r2, r6, #5
 800c5f8:	0092      	lsls	r2, r2, #2
 800c5fa:	4620      	mov	r0, r4
 800c5fc:	f000 fc97 	bl	800cf2e <_calloc_r>
 800c600:	b160      	cbz	r0, 800c61c <_Balloc+0x64>
 800c602:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c606:	e00e      	b.n	800c626 <_Balloc+0x6e>
 800c608:	2221      	movs	r2, #33	; 0x21
 800c60a:	2104      	movs	r1, #4
 800c60c:	4620      	mov	r0, r4
 800c60e:	f000 fc8e 	bl	800cf2e <_calloc_r>
 800c612:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c614:	60f0      	str	r0, [r6, #12]
 800c616:	68db      	ldr	r3, [r3, #12]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d1e4      	bne.n	800c5e6 <_Balloc+0x2e>
 800c61c:	2000      	movs	r0, #0
 800c61e:	bd70      	pop	{r4, r5, r6, pc}
 800c620:	6802      	ldr	r2, [r0, #0]
 800c622:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c626:	2300      	movs	r3, #0
 800c628:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c62c:	e7f7      	b.n	800c61e <_Balloc+0x66>
 800c62e:	bf00      	nop
 800c630:	0800de26 	.word	0x0800de26
 800c634:	0800df90 	.word	0x0800df90

0800c638 <_Bfree>:
 800c638:	b570      	push	{r4, r5, r6, lr}
 800c63a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c63c:	4605      	mov	r5, r0
 800c63e:	460c      	mov	r4, r1
 800c640:	b976      	cbnz	r6, 800c660 <_Bfree+0x28>
 800c642:	2010      	movs	r0, #16
 800c644:	f7ff ff9e 	bl	800c584 <malloc>
 800c648:	4602      	mov	r2, r0
 800c64a:	6268      	str	r0, [r5, #36]	; 0x24
 800c64c:	b920      	cbnz	r0, 800c658 <_Bfree+0x20>
 800c64e:	4b09      	ldr	r3, [pc, #36]	; (800c674 <_Bfree+0x3c>)
 800c650:	4809      	ldr	r0, [pc, #36]	; (800c678 <_Bfree+0x40>)
 800c652:	218a      	movs	r1, #138	; 0x8a
 800c654:	f001 f868 	bl	800d728 <__assert_func>
 800c658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c65c:	6006      	str	r6, [r0, #0]
 800c65e:	60c6      	str	r6, [r0, #12]
 800c660:	b13c      	cbz	r4, 800c672 <_Bfree+0x3a>
 800c662:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c664:	6862      	ldr	r2, [r4, #4]
 800c666:	68db      	ldr	r3, [r3, #12]
 800c668:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c66c:	6021      	str	r1, [r4, #0]
 800c66e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c672:	bd70      	pop	{r4, r5, r6, pc}
 800c674:	0800de26 	.word	0x0800de26
 800c678:	0800df90 	.word	0x0800df90

0800c67c <__multadd>:
 800c67c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c680:	690e      	ldr	r6, [r1, #16]
 800c682:	4607      	mov	r7, r0
 800c684:	4698      	mov	r8, r3
 800c686:	460c      	mov	r4, r1
 800c688:	f101 0014 	add.w	r0, r1, #20
 800c68c:	2300      	movs	r3, #0
 800c68e:	6805      	ldr	r5, [r0, #0]
 800c690:	b2a9      	uxth	r1, r5
 800c692:	fb02 8101 	mla	r1, r2, r1, r8
 800c696:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c69a:	0c2d      	lsrs	r5, r5, #16
 800c69c:	fb02 c505 	mla	r5, r2, r5, ip
 800c6a0:	b289      	uxth	r1, r1
 800c6a2:	3301      	adds	r3, #1
 800c6a4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c6a8:	429e      	cmp	r6, r3
 800c6aa:	f840 1b04 	str.w	r1, [r0], #4
 800c6ae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c6b2:	dcec      	bgt.n	800c68e <__multadd+0x12>
 800c6b4:	f1b8 0f00 	cmp.w	r8, #0
 800c6b8:	d022      	beq.n	800c700 <__multadd+0x84>
 800c6ba:	68a3      	ldr	r3, [r4, #8]
 800c6bc:	42b3      	cmp	r3, r6
 800c6be:	dc19      	bgt.n	800c6f4 <__multadd+0x78>
 800c6c0:	6861      	ldr	r1, [r4, #4]
 800c6c2:	4638      	mov	r0, r7
 800c6c4:	3101      	adds	r1, #1
 800c6c6:	f7ff ff77 	bl	800c5b8 <_Balloc>
 800c6ca:	4605      	mov	r5, r0
 800c6cc:	b928      	cbnz	r0, 800c6da <__multadd+0x5e>
 800c6ce:	4602      	mov	r2, r0
 800c6d0:	4b0d      	ldr	r3, [pc, #52]	; (800c708 <__multadd+0x8c>)
 800c6d2:	480e      	ldr	r0, [pc, #56]	; (800c70c <__multadd+0x90>)
 800c6d4:	21b5      	movs	r1, #181	; 0xb5
 800c6d6:	f001 f827 	bl	800d728 <__assert_func>
 800c6da:	6922      	ldr	r2, [r4, #16]
 800c6dc:	3202      	adds	r2, #2
 800c6de:	f104 010c 	add.w	r1, r4, #12
 800c6e2:	0092      	lsls	r2, r2, #2
 800c6e4:	300c      	adds	r0, #12
 800c6e6:	f7fc fc8b 	bl	8009000 <memcpy>
 800c6ea:	4621      	mov	r1, r4
 800c6ec:	4638      	mov	r0, r7
 800c6ee:	f7ff ffa3 	bl	800c638 <_Bfree>
 800c6f2:	462c      	mov	r4, r5
 800c6f4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c6f8:	3601      	adds	r6, #1
 800c6fa:	f8c3 8014 	str.w	r8, [r3, #20]
 800c6fe:	6126      	str	r6, [r4, #16]
 800c700:	4620      	mov	r0, r4
 800c702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c706:	bf00      	nop
 800c708:	0800de9c 	.word	0x0800de9c
 800c70c:	0800df90 	.word	0x0800df90

0800c710 <__s2b>:
 800c710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c714:	460c      	mov	r4, r1
 800c716:	4615      	mov	r5, r2
 800c718:	461f      	mov	r7, r3
 800c71a:	2209      	movs	r2, #9
 800c71c:	3308      	adds	r3, #8
 800c71e:	4606      	mov	r6, r0
 800c720:	fb93 f3f2 	sdiv	r3, r3, r2
 800c724:	2100      	movs	r1, #0
 800c726:	2201      	movs	r2, #1
 800c728:	429a      	cmp	r2, r3
 800c72a:	db09      	blt.n	800c740 <__s2b+0x30>
 800c72c:	4630      	mov	r0, r6
 800c72e:	f7ff ff43 	bl	800c5b8 <_Balloc>
 800c732:	b940      	cbnz	r0, 800c746 <__s2b+0x36>
 800c734:	4602      	mov	r2, r0
 800c736:	4b19      	ldr	r3, [pc, #100]	; (800c79c <__s2b+0x8c>)
 800c738:	4819      	ldr	r0, [pc, #100]	; (800c7a0 <__s2b+0x90>)
 800c73a:	21ce      	movs	r1, #206	; 0xce
 800c73c:	f000 fff4 	bl	800d728 <__assert_func>
 800c740:	0052      	lsls	r2, r2, #1
 800c742:	3101      	adds	r1, #1
 800c744:	e7f0      	b.n	800c728 <__s2b+0x18>
 800c746:	9b08      	ldr	r3, [sp, #32]
 800c748:	6143      	str	r3, [r0, #20]
 800c74a:	2d09      	cmp	r5, #9
 800c74c:	f04f 0301 	mov.w	r3, #1
 800c750:	6103      	str	r3, [r0, #16]
 800c752:	dd16      	ble.n	800c782 <__s2b+0x72>
 800c754:	f104 0909 	add.w	r9, r4, #9
 800c758:	46c8      	mov	r8, r9
 800c75a:	442c      	add	r4, r5
 800c75c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c760:	4601      	mov	r1, r0
 800c762:	3b30      	subs	r3, #48	; 0x30
 800c764:	220a      	movs	r2, #10
 800c766:	4630      	mov	r0, r6
 800c768:	f7ff ff88 	bl	800c67c <__multadd>
 800c76c:	45a0      	cmp	r8, r4
 800c76e:	d1f5      	bne.n	800c75c <__s2b+0x4c>
 800c770:	f1a5 0408 	sub.w	r4, r5, #8
 800c774:	444c      	add	r4, r9
 800c776:	1b2d      	subs	r5, r5, r4
 800c778:	1963      	adds	r3, r4, r5
 800c77a:	42bb      	cmp	r3, r7
 800c77c:	db04      	blt.n	800c788 <__s2b+0x78>
 800c77e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c782:	340a      	adds	r4, #10
 800c784:	2509      	movs	r5, #9
 800c786:	e7f6      	b.n	800c776 <__s2b+0x66>
 800c788:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c78c:	4601      	mov	r1, r0
 800c78e:	3b30      	subs	r3, #48	; 0x30
 800c790:	220a      	movs	r2, #10
 800c792:	4630      	mov	r0, r6
 800c794:	f7ff ff72 	bl	800c67c <__multadd>
 800c798:	e7ee      	b.n	800c778 <__s2b+0x68>
 800c79a:	bf00      	nop
 800c79c:	0800de9c 	.word	0x0800de9c
 800c7a0:	0800df90 	.word	0x0800df90

0800c7a4 <__hi0bits>:
 800c7a4:	0c03      	lsrs	r3, r0, #16
 800c7a6:	041b      	lsls	r3, r3, #16
 800c7a8:	b9d3      	cbnz	r3, 800c7e0 <__hi0bits+0x3c>
 800c7aa:	0400      	lsls	r0, r0, #16
 800c7ac:	2310      	movs	r3, #16
 800c7ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c7b2:	bf04      	itt	eq
 800c7b4:	0200      	lsleq	r0, r0, #8
 800c7b6:	3308      	addeq	r3, #8
 800c7b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c7bc:	bf04      	itt	eq
 800c7be:	0100      	lsleq	r0, r0, #4
 800c7c0:	3304      	addeq	r3, #4
 800c7c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c7c6:	bf04      	itt	eq
 800c7c8:	0080      	lsleq	r0, r0, #2
 800c7ca:	3302      	addeq	r3, #2
 800c7cc:	2800      	cmp	r0, #0
 800c7ce:	db05      	blt.n	800c7dc <__hi0bits+0x38>
 800c7d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c7d4:	f103 0301 	add.w	r3, r3, #1
 800c7d8:	bf08      	it	eq
 800c7da:	2320      	moveq	r3, #32
 800c7dc:	4618      	mov	r0, r3
 800c7de:	4770      	bx	lr
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	e7e4      	b.n	800c7ae <__hi0bits+0xa>

0800c7e4 <__lo0bits>:
 800c7e4:	6803      	ldr	r3, [r0, #0]
 800c7e6:	f013 0207 	ands.w	r2, r3, #7
 800c7ea:	4601      	mov	r1, r0
 800c7ec:	d00b      	beq.n	800c806 <__lo0bits+0x22>
 800c7ee:	07da      	lsls	r2, r3, #31
 800c7f0:	d424      	bmi.n	800c83c <__lo0bits+0x58>
 800c7f2:	0798      	lsls	r0, r3, #30
 800c7f4:	bf49      	itett	mi
 800c7f6:	085b      	lsrmi	r3, r3, #1
 800c7f8:	089b      	lsrpl	r3, r3, #2
 800c7fa:	2001      	movmi	r0, #1
 800c7fc:	600b      	strmi	r3, [r1, #0]
 800c7fe:	bf5c      	itt	pl
 800c800:	600b      	strpl	r3, [r1, #0]
 800c802:	2002      	movpl	r0, #2
 800c804:	4770      	bx	lr
 800c806:	b298      	uxth	r0, r3
 800c808:	b9b0      	cbnz	r0, 800c838 <__lo0bits+0x54>
 800c80a:	0c1b      	lsrs	r3, r3, #16
 800c80c:	2010      	movs	r0, #16
 800c80e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c812:	bf04      	itt	eq
 800c814:	0a1b      	lsreq	r3, r3, #8
 800c816:	3008      	addeq	r0, #8
 800c818:	071a      	lsls	r2, r3, #28
 800c81a:	bf04      	itt	eq
 800c81c:	091b      	lsreq	r3, r3, #4
 800c81e:	3004      	addeq	r0, #4
 800c820:	079a      	lsls	r2, r3, #30
 800c822:	bf04      	itt	eq
 800c824:	089b      	lsreq	r3, r3, #2
 800c826:	3002      	addeq	r0, #2
 800c828:	07da      	lsls	r2, r3, #31
 800c82a:	d403      	bmi.n	800c834 <__lo0bits+0x50>
 800c82c:	085b      	lsrs	r3, r3, #1
 800c82e:	f100 0001 	add.w	r0, r0, #1
 800c832:	d005      	beq.n	800c840 <__lo0bits+0x5c>
 800c834:	600b      	str	r3, [r1, #0]
 800c836:	4770      	bx	lr
 800c838:	4610      	mov	r0, r2
 800c83a:	e7e8      	b.n	800c80e <__lo0bits+0x2a>
 800c83c:	2000      	movs	r0, #0
 800c83e:	4770      	bx	lr
 800c840:	2020      	movs	r0, #32
 800c842:	4770      	bx	lr

0800c844 <__i2b>:
 800c844:	b510      	push	{r4, lr}
 800c846:	460c      	mov	r4, r1
 800c848:	2101      	movs	r1, #1
 800c84a:	f7ff feb5 	bl	800c5b8 <_Balloc>
 800c84e:	4602      	mov	r2, r0
 800c850:	b928      	cbnz	r0, 800c85e <__i2b+0x1a>
 800c852:	4b05      	ldr	r3, [pc, #20]	; (800c868 <__i2b+0x24>)
 800c854:	4805      	ldr	r0, [pc, #20]	; (800c86c <__i2b+0x28>)
 800c856:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c85a:	f000 ff65 	bl	800d728 <__assert_func>
 800c85e:	2301      	movs	r3, #1
 800c860:	6144      	str	r4, [r0, #20]
 800c862:	6103      	str	r3, [r0, #16]
 800c864:	bd10      	pop	{r4, pc}
 800c866:	bf00      	nop
 800c868:	0800de9c 	.word	0x0800de9c
 800c86c:	0800df90 	.word	0x0800df90

0800c870 <__multiply>:
 800c870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c874:	4614      	mov	r4, r2
 800c876:	690a      	ldr	r2, [r1, #16]
 800c878:	6923      	ldr	r3, [r4, #16]
 800c87a:	429a      	cmp	r2, r3
 800c87c:	bfb8      	it	lt
 800c87e:	460b      	movlt	r3, r1
 800c880:	460d      	mov	r5, r1
 800c882:	bfbc      	itt	lt
 800c884:	4625      	movlt	r5, r4
 800c886:	461c      	movlt	r4, r3
 800c888:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c88c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c890:	68ab      	ldr	r3, [r5, #8]
 800c892:	6869      	ldr	r1, [r5, #4]
 800c894:	eb0a 0709 	add.w	r7, sl, r9
 800c898:	42bb      	cmp	r3, r7
 800c89a:	b085      	sub	sp, #20
 800c89c:	bfb8      	it	lt
 800c89e:	3101      	addlt	r1, #1
 800c8a0:	f7ff fe8a 	bl	800c5b8 <_Balloc>
 800c8a4:	b930      	cbnz	r0, 800c8b4 <__multiply+0x44>
 800c8a6:	4602      	mov	r2, r0
 800c8a8:	4b42      	ldr	r3, [pc, #264]	; (800c9b4 <__multiply+0x144>)
 800c8aa:	4843      	ldr	r0, [pc, #268]	; (800c9b8 <__multiply+0x148>)
 800c8ac:	f240 115d 	movw	r1, #349	; 0x15d
 800c8b0:	f000 ff3a 	bl	800d728 <__assert_func>
 800c8b4:	f100 0614 	add.w	r6, r0, #20
 800c8b8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c8bc:	4633      	mov	r3, r6
 800c8be:	2200      	movs	r2, #0
 800c8c0:	4543      	cmp	r3, r8
 800c8c2:	d31e      	bcc.n	800c902 <__multiply+0x92>
 800c8c4:	f105 0c14 	add.w	ip, r5, #20
 800c8c8:	f104 0314 	add.w	r3, r4, #20
 800c8cc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c8d0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c8d4:	9202      	str	r2, [sp, #8]
 800c8d6:	ebac 0205 	sub.w	r2, ip, r5
 800c8da:	3a15      	subs	r2, #21
 800c8dc:	f022 0203 	bic.w	r2, r2, #3
 800c8e0:	3204      	adds	r2, #4
 800c8e2:	f105 0115 	add.w	r1, r5, #21
 800c8e6:	458c      	cmp	ip, r1
 800c8e8:	bf38      	it	cc
 800c8ea:	2204      	movcc	r2, #4
 800c8ec:	9201      	str	r2, [sp, #4]
 800c8ee:	9a02      	ldr	r2, [sp, #8]
 800c8f0:	9303      	str	r3, [sp, #12]
 800c8f2:	429a      	cmp	r2, r3
 800c8f4:	d808      	bhi.n	800c908 <__multiply+0x98>
 800c8f6:	2f00      	cmp	r7, #0
 800c8f8:	dc55      	bgt.n	800c9a6 <__multiply+0x136>
 800c8fa:	6107      	str	r7, [r0, #16]
 800c8fc:	b005      	add	sp, #20
 800c8fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c902:	f843 2b04 	str.w	r2, [r3], #4
 800c906:	e7db      	b.n	800c8c0 <__multiply+0x50>
 800c908:	f8b3 a000 	ldrh.w	sl, [r3]
 800c90c:	f1ba 0f00 	cmp.w	sl, #0
 800c910:	d020      	beq.n	800c954 <__multiply+0xe4>
 800c912:	f105 0e14 	add.w	lr, r5, #20
 800c916:	46b1      	mov	r9, r6
 800c918:	2200      	movs	r2, #0
 800c91a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c91e:	f8d9 b000 	ldr.w	fp, [r9]
 800c922:	b2a1      	uxth	r1, r4
 800c924:	fa1f fb8b 	uxth.w	fp, fp
 800c928:	fb0a b101 	mla	r1, sl, r1, fp
 800c92c:	4411      	add	r1, r2
 800c92e:	f8d9 2000 	ldr.w	r2, [r9]
 800c932:	0c24      	lsrs	r4, r4, #16
 800c934:	0c12      	lsrs	r2, r2, #16
 800c936:	fb0a 2404 	mla	r4, sl, r4, r2
 800c93a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c93e:	b289      	uxth	r1, r1
 800c940:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c944:	45f4      	cmp	ip, lr
 800c946:	f849 1b04 	str.w	r1, [r9], #4
 800c94a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c94e:	d8e4      	bhi.n	800c91a <__multiply+0xaa>
 800c950:	9901      	ldr	r1, [sp, #4]
 800c952:	5072      	str	r2, [r6, r1]
 800c954:	9a03      	ldr	r2, [sp, #12]
 800c956:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c95a:	3304      	adds	r3, #4
 800c95c:	f1b9 0f00 	cmp.w	r9, #0
 800c960:	d01f      	beq.n	800c9a2 <__multiply+0x132>
 800c962:	6834      	ldr	r4, [r6, #0]
 800c964:	f105 0114 	add.w	r1, r5, #20
 800c968:	46b6      	mov	lr, r6
 800c96a:	f04f 0a00 	mov.w	sl, #0
 800c96e:	880a      	ldrh	r2, [r1, #0]
 800c970:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c974:	fb09 b202 	mla	r2, r9, r2, fp
 800c978:	4492      	add	sl, r2
 800c97a:	b2a4      	uxth	r4, r4
 800c97c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c980:	f84e 4b04 	str.w	r4, [lr], #4
 800c984:	f851 4b04 	ldr.w	r4, [r1], #4
 800c988:	f8be 2000 	ldrh.w	r2, [lr]
 800c98c:	0c24      	lsrs	r4, r4, #16
 800c98e:	fb09 2404 	mla	r4, r9, r4, r2
 800c992:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c996:	458c      	cmp	ip, r1
 800c998:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c99c:	d8e7      	bhi.n	800c96e <__multiply+0xfe>
 800c99e:	9a01      	ldr	r2, [sp, #4]
 800c9a0:	50b4      	str	r4, [r6, r2]
 800c9a2:	3604      	adds	r6, #4
 800c9a4:	e7a3      	b.n	800c8ee <__multiply+0x7e>
 800c9a6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d1a5      	bne.n	800c8fa <__multiply+0x8a>
 800c9ae:	3f01      	subs	r7, #1
 800c9b0:	e7a1      	b.n	800c8f6 <__multiply+0x86>
 800c9b2:	bf00      	nop
 800c9b4:	0800de9c 	.word	0x0800de9c
 800c9b8:	0800df90 	.word	0x0800df90

0800c9bc <__pow5mult>:
 800c9bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9c0:	4615      	mov	r5, r2
 800c9c2:	f012 0203 	ands.w	r2, r2, #3
 800c9c6:	4606      	mov	r6, r0
 800c9c8:	460f      	mov	r7, r1
 800c9ca:	d007      	beq.n	800c9dc <__pow5mult+0x20>
 800c9cc:	4c25      	ldr	r4, [pc, #148]	; (800ca64 <__pow5mult+0xa8>)
 800c9ce:	3a01      	subs	r2, #1
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c9d6:	f7ff fe51 	bl	800c67c <__multadd>
 800c9da:	4607      	mov	r7, r0
 800c9dc:	10ad      	asrs	r5, r5, #2
 800c9de:	d03d      	beq.n	800ca5c <__pow5mult+0xa0>
 800c9e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c9e2:	b97c      	cbnz	r4, 800ca04 <__pow5mult+0x48>
 800c9e4:	2010      	movs	r0, #16
 800c9e6:	f7ff fdcd 	bl	800c584 <malloc>
 800c9ea:	4602      	mov	r2, r0
 800c9ec:	6270      	str	r0, [r6, #36]	; 0x24
 800c9ee:	b928      	cbnz	r0, 800c9fc <__pow5mult+0x40>
 800c9f0:	4b1d      	ldr	r3, [pc, #116]	; (800ca68 <__pow5mult+0xac>)
 800c9f2:	481e      	ldr	r0, [pc, #120]	; (800ca6c <__pow5mult+0xb0>)
 800c9f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c9f8:	f000 fe96 	bl	800d728 <__assert_func>
 800c9fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ca00:	6004      	str	r4, [r0, #0]
 800ca02:	60c4      	str	r4, [r0, #12]
 800ca04:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ca08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ca0c:	b94c      	cbnz	r4, 800ca22 <__pow5mult+0x66>
 800ca0e:	f240 2171 	movw	r1, #625	; 0x271
 800ca12:	4630      	mov	r0, r6
 800ca14:	f7ff ff16 	bl	800c844 <__i2b>
 800ca18:	2300      	movs	r3, #0
 800ca1a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ca1e:	4604      	mov	r4, r0
 800ca20:	6003      	str	r3, [r0, #0]
 800ca22:	f04f 0900 	mov.w	r9, #0
 800ca26:	07eb      	lsls	r3, r5, #31
 800ca28:	d50a      	bpl.n	800ca40 <__pow5mult+0x84>
 800ca2a:	4639      	mov	r1, r7
 800ca2c:	4622      	mov	r2, r4
 800ca2e:	4630      	mov	r0, r6
 800ca30:	f7ff ff1e 	bl	800c870 <__multiply>
 800ca34:	4639      	mov	r1, r7
 800ca36:	4680      	mov	r8, r0
 800ca38:	4630      	mov	r0, r6
 800ca3a:	f7ff fdfd 	bl	800c638 <_Bfree>
 800ca3e:	4647      	mov	r7, r8
 800ca40:	106d      	asrs	r5, r5, #1
 800ca42:	d00b      	beq.n	800ca5c <__pow5mult+0xa0>
 800ca44:	6820      	ldr	r0, [r4, #0]
 800ca46:	b938      	cbnz	r0, 800ca58 <__pow5mult+0x9c>
 800ca48:	4622      	mov	r2, r4
 800ca4a:	4621      	mov	r1, r4
 800ca4c:	4630      	mov	r0, r6
 800ca4e:	f7ff ff0f 	bl	800c870 <__multiply>
 800ca52:	6020      	str	r0, [r4, #0]
 800ca54:	f8c0 9000 	str.w	r9, [r0]
 800ca58:	4604      	mov	r4, r0
 800ca5a:	e7e4      	b.n	800ca26 <__pow5mult+0x6a>
 800ca5c:	4638      	mov	r0, r7
 800ca5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca62:	bf00      	nop
 800ca64:	0800e0e0 	.word	0x0800e0e0
 800ca68:	0800de26 	.word	0x0800de26
 800ca6c:	0800df90 	.word	0x0800df90

0800ca70 <__lshift>:
 800ca70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca74:	460c      	mov	r4, r1
 800ca76:	6849      	ldr	r1, [r1, #4]
 800ca78:	6923      	ldr	r3, [r4, #16]
 800ca7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ca7e:	68a3      	ldr	r3, [r4, #8]
 800ca80:	4607      	mov	r7, r0
 800ca82:	4691      	mov	r9, r2
 800ca84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ca88:	f108 0601 	add.w	r6, r8, #1
 800ca8c:	42b3      	cmp	r3, r6
 800ca8e:	db0b      	blt.n	800caa8 <__lshift+0x38>
 800ca90:	4638      	mov	r0, r7
 800ca92:	f7ff fd91 	bl	800c5b8 <_Balloc>
 800ca96:	4605      	mov	r5, r0
 800ca98:	b948      	cbnz	r0, 800caae <__lshift+0x3e>
 800ca9a:	4602      	mov	r2, r0
 800ca9c:	4b28      	ldr	r3, [pc, #160]	; (800cb40 <__lshift+0xd0>)
 800ca9e:	4829      	ldr	r0, [pc, #164]	; (800cb44 <__lshift+0xd4>)
 800caa0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800caa4:	f000 fe40 	bl	800d728 <__assert_func>
 800caa8:	3101      	adds	r1, #1
 800caaa:	005b      	lsls	r3, r3, #1
 800caac:	e7ee      	b.n	800ca8c <__lshift+0x1c>
 800caae:	2300      	movs	r3, #0
 800cab0:	f100 0114 	add.w	r1, r0, #20
 800cab4:	f100 0210 	add.w	r2, r0, #16
 800cab8:	4618      	mov	r0, r3
 800caba:	4553      	cmp	r3, sl
 800cabc:	db33      	blt.n	800cb26 <__lshift+0xb6>
 800cabe:	6920      	ldr	r0, [r4, #16]
 800cac0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cac4:	f104 0314 	add.w	r3, r4, #20
 800cac8:	f019 091f 	ands.w	r9, r9, #31
 800cacc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cad0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cad4:	d02b      	beq.n	800cb2e <__lshift+0xbe>
 800cad6:	f1c9 0e20 	rsb	lr, r9, #32
 800cada:	468a      	mov	sl, r1
 800cadc:	2200      	movs	r2, #0
 800cade:	6818      	ldr	r0, [r3, #0]
 800cae0:	fa00 f009 	lsl.w	r0, r0, r9
 800cae4:	4302      	orrs	r2, r0
 800cae6:	f84a 2b04 	str.w	r2, [sl], #4
 800caea:	f853 2b04 	ldr.w	r2, [r3], #4
 800caee:	459c      	cmp	ip, r3
 800caf0:	fa22 f20e 	lsr.w	r2, r2, lr
 800caf4:	d8f3      	bhi.n	800cade <__lshift+0x6e>
 800caf6:	ebac 0304 	sub.w	r3, ip, r4
 800cafa:	3b15      	subs	r3, #21
 800cafc:	f023 0303 	bic.w	r3, r3, #3
 800cb00:	3304      	adds	r3, #4
 800cb02:	f104 0015 	add.w	r0, r4, #21
 800cb06:	4584      	cmp	ip, r0
 800cb08:	bf38      	it	cc
 800cb0a:	2304      	movcc	r3, #4
 800cb0c:	50ca      	str	r2, [r1, r3]
 800cb0e:	b10a      	cbz	r2, 800cb14 <__lshift+0xa4>
 800cb10:	f108 0602 	add.w	r6, r8, #2
 800cb14:	3e01      	subs	r6, #1
 800cb16:	4638      	mov	r0, r7
 800cb18:	612e      	str	r6, [r5, #16]
 800cb1a:	4621      	mov	r1, r4
 800cb1c:	f7ff fd8c 	bl	800c638 <_Bfree>
 800cb20:	4628      	mov	r0, r5
 800cb22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb26:	f842 0f04 	str.w	r0, [r2, #4]!
 800cb2a:	3301      	adds	r3, #1
 800cb2c:	e7c5      	b.n	800caba <__lshift+0x4a>
 800cb2e:	3904      	subs	r1, #4
 800cb30:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb34:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb38:	459c      	cmp	ip, r3
 800cb3a:	d8f9      	bhi.n	800cb30 <__lshift+0xc0>
 800cb3c:	e7ea      	b.n	800cb14 <__lshift+0xa4>
 800cb3e:	bf00      	nop
 800cb40:	0800de9c 	.word	0x0800de9c
 800cb44:	0800df90 	.word	0x0800df90

0800cb48 <__mcmp>:
 800cb48:	b530      	push	{r4, r5, lr}
 800cb4a:	6902      	ldr	r2, [r0, #16]
 800cb4c:	690c      	ldr	r4, [r1, #16]
 800cb4e:	1b12      	subs	r2, r2, r4
 800cb50:	d10e      	bne.n	800cb70 <__mcmp+0x28>
 800cb52:	f100 0314 	add.w	r3, r0, #20
 800cb56:	3114      	adds	r1, #20
 800cb58:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cb5c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cb60:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cb64:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cb68:	42a5      	cmp	r5, r4
 800cb6a:	d003      	beq.n	800cb74 <__mcmp+0x2c>
 800cb6c:	d305      	bcc.n	800cb7a <__mcmp+0x32>
 800cb6e:	2201      	movs	r2, #1
 800cb70:	4610      	mov	r0, r2
 800cb72:	bd30      	pop	{r4, r5, pc}
 800cb74:	4283      	cmp	r3, r0
 800cb76:	d3f3      	bcc.n	800cb60 <__mcmp+0x18>
 800cb78:	e7fa      	b.n	800cb70 <__mcmp+0x28>
 800cb7a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cb7e:	e7f7      	b.n	800cb70 <__mcmp+0x28>

0800cb80 <__mdiff>:
 800cb80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb84:	460c      	mov	r4, r1
 800cb86:	4606      	mov	r6, r0
 800cb88:	4611      	mov	r1, r2
 800cb8a:	4620      	mov	r0, r4
 800cb8c:	4617      	mov	r7, r2
 800cb8e:	f7ff ffdb 	bl	800cb48 <__mcmp>
 800cb92:	1e05      	subs	r5, r0, #0
 800cb94:	d110      	bne.n	800cbb8 <__mdiff+0x38>
 800cb96:	4629      	mov	r1, r5
 800cb98:	4630      	mov	r0, r6
 800cb9a:	f7ff fd0d 	bl	800c5b8 <_Balloc>
 800cb9e:	b930      	cbnz	r0, 800cbae <__mdiff+0x2e>
 800cba0:	4b39      	ldr	r3, [pc, #228]	; (800cc88 <__mdiff+0x108>)
 800cba2:	4602      	mov	r2, r0
 800cba4:	f240 2132 	movw	r1, #562	; 0x232
 800cba8:	4838      	ldr	r0, [pc, #224]	; (800cc8c <__mdiff+0x10c>)
 800cbaa:	f000 fdbd 	bl	800d728 <__assert_func>
 800cbae:	2301      	movs	r3, #1
 800cbb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cbb4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbb8:	bfa4      	itt	ge
 800cbba:	463b      	movge	r3, r7
 800cbbc:	4627      	movge	r7, r4
 800cbbe:	4630      	mov	r0, r6
 800cbc0:	6879      	ldr	r1, [r7, #4]
 800cbc2:	bfa6      	itte	ge
 800cbc4:	461c      	movge	r4, r3
 800cbc6:	2500      	movge	r5, #0
 800cbc8:	2501      	movlt	r5, #1
 800cbca:	f7ff fcf5 	bl	800c5b8 <_Balloc>
 800cbce:	b920      	cbnz	r0, 800cbda <__mdiff+0x5a>
 800cbd0:	4b2d      	ldr	r3, [pc, #180]	; (800cc88 <__mdiff+0x108>)
 800cbd2:	4602      	mov	r2, r0
 800cbd4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cbd8:	e7e6      	b.n	800cba8 <__mdiff+0x28>
 800cbda:	693e      	ldr	r6, [r7, #16]
 800cbdc:	60c5      	str	r5, [r0, #12]
 800cbde:	6925      	ldr	r5, [r4, #16]
 800cbe0:	f107 0114 	add.w	r1, r7, #20
 800cbe4:	f104 0914 	add.w	r9, r4, #20
 800cbe8:	f100 0e14 	add.w	lr, r0, #20
 800cbec:	f107 0210 	add.w	r2, r7, #16
 800cbf0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800cbf4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800cbf8:	46f2      	mov	sl, lr
 800cbfa:	2700      	movs	r7, #0
 800cbfc:	f859 3b04 	ldr.w	r3, [r9], #4
 800cc00:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cc04:	fa1f f883 	uxth.w	r8, r3
 800cc08:	fa17 f78b 	uxtah	r7, r7, fp
 800cc0c:	0c1b      	lsrs	r3, r3, #16
 800cc0e:	eba7 0808 	sub.w	r8, r7, r8
 800cc12:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cc16:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cc1a:	fa1f f888 	uxth.w	r8, r8
 800cc1e:	141f      	asrs	r7, r3, #16
 800cc20:	454d      	cmp	r5, r9
 800cc22:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cc26:	f84a 3b04 	str.w	r3, [sl], #4
 800cc2a:	d8e7      	bhi.n	800cbfc <__mdiff+0x7c>
 800cc2c:	1b2b      	subs	r3, r5, r4
 800cc2e:	3b15      	subs	r3, #21
 800cc30:	f023 0303 	bic.w	r3, r3, #3
 800cc34:	3304      	adds	r3, #4
 800cc36:	3415      	adds	r4, #21
 800cc38:	42a5      	cmp	r5, r4
 800cc3a:	bf38      	it	cc
 800cc3c:	2304      	movcc	r3, #4
 800cc3e:	4419      	add	r1, r3
 800cc40:	4473      	add	r3, lr
 800cc42:	469e      	mov	lr, r3
 800cc44:	460d      	mov	r5, r1
 800cc46:	4565      	cmp	r5, ip
 800cc48:	d30e      	bcc.n	800cc68 <__mdiff+0xe8>
 800cc4a:	f10c 0203 	add.w	r2, ip, #3
 800cc4e:	1a52      	subs	r2, r2, r1
 800cc50:	f022 0203 	bic.w	r2, r2, #3
 800cc54:	3903      	subs	r1, #3
 800cc56:	458c      	cmp	ip, r1
 800cc58:	bf38      	it	cc
 800cc5a:	2200      	movcc	r2, #0
 800cc5c:	441a      	add	r2, r3
 800cc5e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800cc62:	b17b      	cbz	r3, 800cc84 <__mdiff+0x104>
 800cc64:	6106      	str	r6, [r0, #16]
 800cc66:	e7a5      	b.n	800cbb4 <__mdiff+0x34>
 800cc68:	f855 8b04 	ldr.w	r8, [r5], #4
 800cc6c:	fa17 f488 	uxtah	r4, r7, r8
 800cc70:	1422      	asrs	r2, r4, #16
 800cc72:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800cc76:	b2a4      	uxth	r4, r4
 800cc78:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800cc7c:	f84e 4b04 	str.w	r4, [lr], #4
 800cc80:	1417      	asrs	r7, r2, #16
 800cc82:	e7e0      	b.n	800cc46 <__mdiff+0xc6>
 800cc84:	3e01      	subs	r6, #1
 800cc86:	e7ea      	b.n	800cc5e <__mdiff+0xde>
 800cc88:	0800de9c 	.word	0x0800de9c
 800cc8c:	0800df90 	.word	0x0800df90

0800cc90 <__ulp>:
 800cc90:	b082      	sub	sp, #8
 800cc92:	ed8d 0b00 	vstr	d0, [sp]
 800cc96:	9b01      	ldr	r3, [sp, #4]
 800cc98:	4912      	ldr	r1, [pc, #72]	; (800cce4 <__ulp+0x54>)
 800cc9a:	4019      	ands	r1, r3
 800cc9c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800cca0:	2900      	cmp	r1, #0
 800cca2:	dd05      	ble.n	800ccb0 <__ulp+0x20>
 800cca4:	2200      	movs	r2, #0
 800cca6:	460b      	mov	r3, r1
 800cca8:	ec43 2b10 	vmov	d0, r2, r3
 800ccac:	b002      	add	sp, #8
 800ccae:	4770      	bx	lr
 800ccb0:	4249      	negs	r1, r1
 800ccb2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800ccb6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800ccba:	f04f 0200 	mov.w	r2, #0
 800ccbe:	f04f 0300 	mov.w	r3, #0
 800ccc2:	da04      	bge.n	800ccce <__ulp+0x3e>
 800ccc4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800ccc8:	fa41 f300 	asr.w	r3, r1, r0
 800cccc:	e7ec      	b.n	800cca8 <__ulp+0x18>
 800ccce:	f1a0 0114 	sub.w	r1, r0, #20
 800ccd2:	291e      	cmp	r1, #30
 800ccd4:	bfda      	itte	le
 800ccd6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800ccda:	fa20 f101 	lsrle.w	r1, r0, r1
 800ccde:	2101      	movgt	r1, #1
 800cce0:	460a      	mov	r2, r1
 800cce2:	e7e1      	b.n	800cca8 <__ulp+0x18>
 800cce4:	7ff00000 	.word	0x7ff00000

0800cce8 <__b2d>:
 800cce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccea:	6905      	ldr	r5, [r0, #16]
 800ccec:	f100 0714 	add.w	r7, r0, #20
 800ccf0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ccf4:	1f2e      	subs	r6, r5, #4
 800ccf6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ccfa:	4620      	mov	r0, r4
 800ccfc:	f7ff fd52 	bl	800c7a4 <__hi0bits>
 800cd00:	f1c0 0320 	rsb	r3, r0, #32
 800cd04:	280a      	cmp	r0, #10
 800cd06:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800cd84 <__b2d+0x9c>
 800cd0a:	600b      	str	r3, [r1, #0]
 800cd0c:	dc14      	bgt.n	800cd38 <__b2d+0x50>
 800cd0e:	f1c0 0e0b 	rsb	lr, r0, #11
 800cd12:	fa24 f10e 	lsr.w	r1, r4, lr
 800cd16:	42b7      	cmp	r7, r6
 800cd18:	ea41 030c 	orr.w	r3, r1, ip
 800cd1c:	bf34      	ite	cc
 800cd1e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cd22:	2100      	movcs	r1, #0
 800cd24:	3015      	adds	r0, #21
 800cd26:	fa04 f000 	lsl.w	r0, r4, r0
 800cd2a:	fa21 f10e 	lsr.w	r1, r1, lr
 800cd2e:	ea40 0201 	orr.w	r2, r0, r1
 800cd32:	ec43 2b10 	vmov	d0, r2, r3
 800cd36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd38:	42b7      	cmp	r7, r6
 800cd3a:	bf3a      	itte	cc
 800cd3c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cd40:	f1a5 0608 	subcc.w	r6, r5, #8
 800cd44:	2100      	movcs	r1, #0
 800cd46:	380b      	subs	r0, #11
 800cd48:	d017      	beq.n	800cd7a <__b2d+0x92>
 800cd4a:	f1c0 0c20 	rsb	ip, r0, #32
 800cd4e:	fa04 f500 	lsl.w	r5, r4, r0
 800cd52:	42be      	cmp	r6, r7
 800cd54:	fa21 f40c 	lsr.w	r4, r1, ip
 800cd58:	ea45 0504 	orr.w	r5, r5, r4
 800cd5c:	bf8c      	ite	hi
 800cd5e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800cd62:	2400      	movls	r4, #0
 800cd64:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800cd68:	fa01 f000 	lsl.w	r0, r1, r0
 800cd6c:	fa24 f40c 	lsr.w	r4, r4, ip
 800cd70:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cd74:	ea40 0204 	orr.w	r2, r0, r4
 800cd78:	e7db      	b.n	800cd32 <__b2d+0x4a>
 800cd7a:	ea44 030c 	orr.w	r3, r4, ip
 800cd7e:	460a      	mov	r2, r1
 800cd80:	e7d7      	b.n	800cd32 <__b2d+0x4a>
 800cd82:	bf00      	nop
 800cd84:	3ff00000 	.word	0x3ff00000

0800cd88 <__d2b>:
 800cd88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd8c:	4689      	mov	r9, r1
 800cd8e:	2101      	movs	r1, #1
 800cd90:	ec57 6b10 	vmov	r6, r7, d0
 800cd94:	4690      	mov	r8, r2
 800cd96:	f7ff fc0f 	bl	800c5b8 <_Balloc>
 800cd9a:	4604      	mov	r4, r0
 800cd9c:	b930      	cbnz	r0, 800cdac <__d2b+0x24>
 800cd9e:	4602      	mov	r2, r0
 800cda0:	4b25      	ldr	r3, [pc, #148]	; (800ce38 <__d2b+0xb0>)
 800cda2:	4826      	ldr	r0, [pc, #152]	; (800ce3c <__d2b+0xb4>)
 800cda4:	f240 310a 	movw	r1, #778	; 0x30a
 800cda8:	f000 fcbe 	bl	800d728 <__assert_func>
 800cdac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800cdb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cdb4:	bb35      	cbnz	r5, 800ce04 <__d2b+0x7c>
 800cdb6:	2e00      	cmp	r6, #0
 800cdb8:	9301      	str	r3, [sp, #4]
 800cdba:	d028      	beq.n	800ce0e <__d2b+0x86>
 800cdbc:	4668      	mov	r0, sp
 800cdbe:	9600      	str	r6, [sp, #0]
 800cdc0:	f7ff fd10 	bl	800c7e4 <__lo0bits>
 800cdc4:	9900      	ldr	r1, [sp, #0]
 800cdc6:	b300      	cbz	r0, 800ce0a <__d2b+0x82>
 800cdc8:	9a01      	ldr	r2, [sp, #4]
 800cdca:	f1c0 0320 	rsb	r3, r0, #32
 800cdce:	fa02 f303 	lsl.w	r3, r2, r3
 800cdd2:	430b      	orrs	r3, r1
 800cdd4:	40c2      	lsrs	r2, r0
 800cdd6:	6163      	str	r3, [r4, #20]
 800cdd8:	9201      	str	r2, [sp, #4]
 800cdda:	9b01      	ldr	r3, [sp, #4]
 800cddc:	61a3      	str	r3, [r4, #24]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	bf14      	ite	ne
 800cde2:	2202      	movne	r2, #2
 800cde4:	2201      	moveq	r2, #1
 800cde6:	6122      	str	r2, [r4, #16]
 800cde8:	b1d5      	cbz	r5, 800ce20 <__d2b+0x98>
 800cdea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cdee:	4405      	add	r5, r0
 800cdf0:	f8c9 5000 	str.w	r5, [r9]
 800cdf4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cdf8:	f8c8 0000 	str.w	r0, [r8]
 800cdfc:	4620      	mov	r0, r4
 800cdfe:	b003      	add	sp, #12
 800ce00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce08:	e7d5      	b.n	800cdb6 <__d2b+0x2e>
 800ce0a:	6161      	str	r1, [r4, #20]
 800ce0c:	e7e5      	b.n	800cdda <__d2b+0x52>
 800ce0e:	a801      	add	r0, sp, #4
 800ce10:	f7ff fce8 	bl	800c7e4 <__lo0bits>
 800ce14:	9b01      	ldr	r3, [sp, #4]
 800ce16:	6163      	str	r3, [r4, #20]
 800ce18:	2201      	movs	r2, #1
 800ce1a:	6122      	str	r2, [r4, #16]
 800ce1c:	3020      	adds	r0, #32
 800ce1e:	e7e3      	b.n	800cde8 <__d2b+0x60>
 800ce20:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ce24:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ce28:	f8c9 0000 	str.w	r0, [r9]
 800ce2c:	6918      	ldr	r0, [r3, #16]
 800ce2e:	f7ff fcb9 	bl	800c7a4 <__hi0bits>
 800ce32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ce36:	e7df      	b.n	800cdf8 <__d2b+0x70>
 800ce38:	0800de9c 	.word	0x0800de9c
 800ce3c:	0800df90 	.word	0x0800df90

0800ce40 <__ratio>:
 800ce40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce44:	4688      	mov	r8, r1
 800ce46:	4669      	mov	r1, sp
 800ce48:	4681      	mov	r9, r0
 800ce4a:	f7ff ff4d 	bl	800cce8 <__b2d>
 800ce4e:	a901      	add	r1, sp, #4
 800ce50:	4640      	mov	r0, r8
 800ce52:	ec55 4b10 	vmov	r4, r5, d0
 800ce56:	f7ff ff47 	bl	800cce8 <__b2d>
 800ce5a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ce5e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ce62:	eba3 0c02 	sub.w	ip, r3, r2
 800ce66:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ce6a:	1a9b      	subs	r3, r3, r2
 800ce6c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ce70:	ec51 0b10 	vmov	r0, r1, d0
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	bfd6      	itet	le
 800ce78:	460a      	movle	r2, r1
 800ce7a:	462a      	movgt	r2, r5
 800ce7c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ce80:	468b      	mov	fp, r1
 800ce82:	462f      	mov	r7, r5
 800ce84:	bfd4      	ite	le
 800ce86:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ce8a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ce8e:	4620      	mov	r0, r4
 800ce90:	ee10 2a10 	vmov	r2, s0
 800ce94:	465b      	mov	r3, fp
 800ce96:	4639      	mov	r1, r7
 800ce98:	f7f3 fcd8 	bl	800084c <__aeabi_ddiv>
 800ce9c:	ec41 0b10 	vmov	d0, r0, r1
 800cea0:	b003      	add	sp, #12
 800cea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cea6 <__copybits>:
 800cea6:	3901      	subs	r1, #1
 800cea8:	b570      	push	{r4, r5, r6, lr}
 800ceaa:	1149      	asrs	r1, r1, #5
 800ceac:	6914      	ldr	r4, [r2, #16]
 800ceae:	3101      	adds	r1, #1
 800ceb0:	f102 0314 	add.w	r3, r2, #20
 800ceb4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ceb8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cebc:	1f05      	subs	r5, r0, #4
 800cebe:	42a3      	cmp	r3, r4
 800cec0:	d30c      	bcc.n	800cedc <__copybits+0x36>
 800cec2:	1aa3      	subs	r3, r4, r2
 800cec4:	3b11      	subs	r3, #17
 800cec6:	f023 0303 	bic.w	r3, r3, #3
 800ceca:	3211      	adds	r2, #17
 800cecc:	42a2      	cmp	r2, r4
 800cece:	bf88      	it	hi
 800ced0:	2300      	movhi	r3, #0
 800ced2:	4418      	add	r0, r3
 800ced4:	2300      	movs	r3, #0
 800ced6:	4288      	cmp	r0, r1
 800ced8:	d305      	bcc.n	800cee6 <__copybits+0x40>
 800ceda:	bd70      	pop	{r4, r5, r6, pc}
 800cedc:	f853 6b04 	ldr.w	r6, [r3], #4
 800cee0:	f845 6f04 	str.w	r6, [r5, #4]!
 800cee4:	e7eb      	b.n	800cebe <__copybits+0x18>
 800cee6:	f840 3b04 	str.w	r3, [r0], #4
 800ceea:	e7f4      	b.n	800ced6 <__copybits+0x30>

0800ceec <__any_on>:
 800ceec:	f100 0214 	add.w	r2, r0, #20
 800cef0:	6900      	ldr	r0, [r0, #16]
 800cef2:	114b      	asrs	r3, r1, #5
 800cef4:	4298      	cmp	r0, r3
 800cef6:	b510      	push	{r4, lr}
 800cef8:	db11      	blt.n	800cf1e <__any_on+0x32>
 800cefa:	dd0a      	ble.n	800cf12 <__any_on+0x26>
 800cefc:	f011 011f 	ands.w	r1, r1, #31
 800cf00:	d007      	beq.n	800cf12 <__any_on+0x26>
 800cf02:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cf06:	fa24 f001 	lsr.w	r0, r4, r1
 800cf0a:	fa00 f101 	lsl.w	r1, r0, r1
 800cf0e:	428c      	cmp	r4, r1
 800cf10:	d10b      	bne.n	800cf2a <__any_on+0x3e>
 800cf12:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cf16:	4293      	cmp	r3, r2
 800cf18:	d803      	bhi.n	800cf22 <__any_on+0x36>
 800cf1a:	2000      	movs	r0, #0
 800cf1c:	bd10      	pop	{r4, pc}
 800cf1e:	4603      	mov	r3, r0
 800cf20:	e7f7      	b.n	800cf12 <__any_on+0x26>
 800cf22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cf26:	2900      	cmp	r1, #0
 800cf28:	d0f5      	beq.n	800cf16 <__any_on+0x2a>
 800cf2a:	2001      	movs	r0, #1
 800cf2c:	e7f6      	b.n	800cf1c <__any_on+0x30>

0800cf2e <_calloc_r>:
 800cf2e:	b513      	push	{r0, r1, r4, lr}
 800cf30:	434a      	muls	r2, r1
 800cf32:	4611      	mov	r1, r2
 800cf34:	9201      	str	r2, [sp, #4]
 800cf36:	f000 f859 	bl	800cfec <_malloc_r>
 800cf3a:	4604      	mov	r4, r0
 800cf3c:	b118      	cbz	r0, 800cf46 <_calloc_r+0x18>
 800cf3e:	9a01      	ldr	r2, [sp, #4]
 800cf40:	2100      	movs	r1, #0
 800cf42:	f7fc f86b 	bl	800901c <memset>
 800cf46:	4620      	mov	r0, r4
 800cf48:	b002      	add	sp, #8
 800cf4a:	bd10      	pop	{r4, pc}

0800cf4c <_free_r>:
 800cf4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cf4e:	2900      	cmp	r1, #0
 800cf50:	d048      	beq.n	800cfe4 <_free_r+0x98>
 800cf52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf56:	9001      	str	r0, [sp, #4]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	f1a1 0404 	sub.w	r4, r1, #4
 800cf5e:	bfb8      	it	lt
 800cf60:	18e4      	addlt	r4, r4, r3
 800cf62:	f000 fc6f 	bl	800d844 <__malloc_lock>
 800cf66:	4a20      	ldr	r2, [pc, #128]	; (800cfe8 <_free_r+0x9c>)
 800cf68:	9801      	ldr	r0, [sp, #4]
 800cf6a:	6813      	ldr	r3, [r2, #0]
 800cf6c:	4615      	mov	r5, r2
 800cf6e:	b933      	cbnz	r3, 800cf7e <_free_r+0x32>
 800cf70:	6063      	str	r3, [r4, #4]
 800cf72:	6014      	str	r4, [r2, #0]
 800cf74:	b003      	add	sp, #12
 800cf76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cf7a:	f000 bc69 	b.w	800d850 <__malloc_unlock>
 800cf7e:	42a3      	cmp	r3, r4
 800cf80:	d90b      	bls.n	800cf9a <_free_r+0x4e>
 800cf82:	6821      	ldr	r1, [r4, #0]
 800cf84:	1862      	adds	r2, r4, r1
 800cf86:	4293      	cmp	r3, r2
 800cf88:	bf04      	itt	eq
 800cf8a:	681a      	ldreq	r2, [r3, #0]
 800cf8c:	685b      	ldreq	r3, [r3, #4]
 800cf8e:	6063      	str	r3, [r4, #4]
 800cf90:	bf04      	itt	eq
 800cf92:	1852      	addeq	r2, r2, r1
 800cf94:	6022      	streq	r2, [r4, #0]
 800cf96:	602c      	str	r4, [r5, #0]
 800cf98:	e7ec      	b.n	800cf74 <_free_r+0x28>
 800cf9a:	461a      	mov	r2, r3
 800cf9c:	685b      	ldr	r3, [r3, #4]
 800cf9e:	b10b      	cbz	r3, 800cfa4 <_free_r+0x58>
 800cfa0:	42a3      	cmp	r3, r4
 800cfa2:	d9fa      	bls.n	800cf9a <_free_r+0x4e>
 800cfa4:	6811      	ldr	r1, [r2, #0]
 800cfa6:	1855      	adds	r5, r2, r1
 800cfa8:	42a5      	cmp	r5, r4
 800cfaa:	d10b      	bne.n	800cfc4 <_free_r+0x78>
 800cfac:	6824      	ldr	r4, [r4, #0]
 800cfae:	4421      	add	r1, r4
 800cfb0:	1854      	adds	r4, r2, r1
 800cfb2:	42a3      	cmp	r3, r4
 800cfb4:	6011      	str	r1, [r2, #0]
 800cfb6:	d1dd      	bne.n	800cf74 <_free_r+0x28>
 800cfb8:	681c      	ldr	r4, [r3, #0]
 800cfba:	685b      	ldr	r3, [r3, #4]
 800cfbc:	6053      	str	r3, [r2, #4]
 800cfbe:	4421      	add	r1, r4
 800cfc0:	6011      	str	r1, [r2, #0]
 800cfc2:	e7d7      	b.n	800cf74 <_free_r+0x28>
 800cfc4:	d902      	bls.n	800cfcc <_free_r+0x80>
 800cfc6:	230c      	movs	r3, #12
 800cfc8:	6003      	str	r3, [r0, #0]
 800cfca:	e7d3      	b.n	800cf74 <_free_r+0x28>
 800cfcc:	6825      	ldr	r5, [r4, #0]
 800cfce:	1961      	adds	r1, r4, r5
 800cfd0:	428b      	cmp	r3, r1
 800cfd2:	bf04      	itt	eq
 800cfd4:	6819      	ldreq	r1, [r3, #0]
 800cfd6:	685b      	ldreq	r3, [r3, #4]
 800cfd8:	6063      	str	r3, [r4, #4]
 800cfda:	bf04      	itt	eq
 800cfdc:	1949      	addeq	r1, r1, r5
 800cfde:	6021      	streq	r1, [r4, #0]
 800cfe0:	6054      	str	r4, [r2, #4]
 800cfe2:	e7c7      	b.n	800cf74 <_free_r+0x28>
 800cfe4:	b003      	add	sp, #12
 800cfe6:	bd30      	pop	{r4, r5, pc}
 800cfe8:	20001acc 	.word	0x20001acc

0800cfec <_malloc_r>:
 800cfec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfee:	1ccd      	adds	r5, r1, #3
 800cff0:	f025 0503 	bic.w	r5, r5, #3
 800cff4:	3508      	adds	r5, #8
 800cff6:	2d0c      	cmp	r5, #12
 800cff8:	bf38      	it	cc
 800cffa:	250c      	movcc	r5, #12
 800cffc:	2d00      	cmp	r5, #0
 800cffe:	4606      	mov	r6, r0
 800d000:	db01      	blt.n	800d006 <_malloc_r+0x1a>
 800d002:	42a9      	cmp	r1, r5
 800d004:	d903      	bls.n	800d00e <_malloc_r+0x22>
 800d006:	230c      	movs	r3, #12
 800d008:	6033      	str	r3, [r6, #0]
 800d00a:	2000      	movs	r0, #0
 800d00c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d00e:	f000 fc19 	bl	800d844 <__malloc_lock>
 800d012:	4921      	ldr	r1, [pc, #132]	; (800d098 <_malloc_r+0xac>)
 800d014:	680a      	ldr	r2, [r1, #0]
 800d016:	4614      	mov	r4, r2
 800d018:	b99c      	cbnz	r4, 800d042 <_malloc_r+0x56>
 800d01a:	4f20      	ldr	r7, [pc, #128]	; (800d09c <_malloc_r+0xb0>)
 800d01c:	683b      	ldr	r3, [r7, #0]
 800d01e:	b923      	cbnz	r3, 800d02a <_malloc_r+0x3e>
 800d020:	4621      	mov	r1, r4
 800d022:	4630      	mov	r0, r6
 800d024:	f000 fafc 	bl	800d620 <_sbrk_r>
 800d028:	6038      	str	r0, [r7, #0]
 800d02a:	4629      	mov	r1, r5
 800d02c:	4630      	mov	r0, r6
 800d02e:	f000 faf7 	bl	800d620 <_sbrk_r>
 800d032:	1c43      	adds	r3, r0, #1
 800d034:	d123      	bne.n	800d07e <_malloc_r+0x92>
 800d036:	230c      	movs	r3, #12
 800d038:	6033      	str	r3, [r6, #0]
 800d03a:	4630      	mov	r0, r6
 800d03c:	f000 fc08 	bl	800d850 <__malloc_unlock>
 800d040:	e7e3      	b.n	800d00a <_malloc_r+0x1e>
 800d042:	6823      	ldr	r3, [r4, #0]
 800d044:	1b5b      	subs	r3, r3, r5
 800d046:	d417      	bmi.n	800d078 <_malloc_r+0x8c>
 800d048:	2b0b      	cmp	r3, #11
 800d04a:	d903      	bls.n	800d054 <_malloc_r+0x68>
 800d04c:	6023      	str	r3, [r4, #0]
 800d04e:	441c      	add	r4, r3
 800d050:	6025      	str	r5, [r4, #0]
 800d052:	e004      	b.n	800d05e <_malloc_r+0x72>
 800d054:	6863      	ldr	r3, [r4, #4]
 800d056:	42a2      	cmp	r2, r4
 800d058:	bf0c      	ite	eq
 800d05a:	600b      	streq	r3, [r1, #0]
 800d05c:	6053      	strne	r3, [r2, #4]
 800d05e:	4630      	mov	r0, r6
 800d060:	f000 fbf6 	bl	800d850 <__malloc_unlock>
 800d064:	f104 000b 	add.w	r0, r4, #11
 800d068:	1d23      	adds	r3, r4, #4
 800d06a:	f020 0007 	bic.w	r0, r0, #7
 800d06e:	1ac2      	subs	r2, r0, r3
 800d070:	d0cc      	beq.n	800d00c <_malloc_r+0x20>
 800d072:	1a1b      	subs	r3, r3, r0
 800d074:	50a3      	str	r3, [r4, r2]
 800d076:	e7c9      	b.n	800d00c <_malloc_r+0x20>
 800d078:	4622      	mov	r2, r4
 800d07a:	6864      	ldr	r4, [r4, #4]
 800d07c:	e7cc      	b.n	800d018 <_malloc_r+0x2c>
 800d07e:	1cc4      	adds	r4, r0, #3
 800d080:	f024 0403 	bic.w	r4, r4, #3
 800d084:	42a0      	cmp	r0, r4
 800d086:	d0e3      	beq.n	800d050 <_malloc_r+0x64>
 800d088:	1a21      	subs	r1, r4, r0
 800d08a:	4630      	mov	r0, r6
 800d08c:	f000 fac8 	bl	800d620 <_sbrk_r>
 800d090:	3001      	adds	r0, #1
 800d092:	d1dd      	bne.n	800d050 <_malloc_r+0x64>
 800d094:	e7cf      	b.n	800d036 <_malloc_r+0x4a>
 800d096:	bf00      	nop
 800d098:	20001acc 	.word	0x20001acc
 800d09c:	20001ad0 	.word	0x20001ad0

0800d0a0 <__ssputs_r>:
 800d0a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0a4:	688e      	ldr	r6, [r1, #8]
 800d0a6:	429e      	cmp	r6, r3
 800d0a8:	4682      	mov	sl, r0
 800d0aa:	460c      	mov	r4, r1
 800d0ac:	4690      	mov	r8, r2
 800d0ae:	461f      	mov	r7, r3
 800d0b0:	d838      	bhi.n	800d124 <__ssputs_r+0x84>
 800d0b2:	898a      	ldrh	r2, [r1, #12]
 800d0b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d0b8:	d032      	beq.n	800d120 <__ssputs_r+0x80>
 800d0ba:	6825      	ldr	r5, [r4, #0]
 800d0bc:	6909      	ldr	r1, [r1, #16]
 800d0be:	eba5 0901 	sub.w	r9, r5, r1
 800d0c2:	6965      	ldr	r5, [r4, #20]
 800d0c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d0c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d0cc:	3301      	adds	r3, #1
 800d0ce:	444b      	add	r3, r9
 800d0d0:	106d      	asrs	r5, r5, #1
 800d0d2:	429d      	cmp	r5, r3
 800d0d4:	bf38      	it	cc
 800d0d6:	461d      	movcc	r5, r3
 800d0d8:	0553      	lsls	r3, r2, #21
 800d0da:	d531      	bpl.n	800d140 <__ssputs_r+0xa0>
 800d0dc:	4629      	mov	r1, r5
 800d0de:	f7ff ff85 	bl	800cfec <_malloc_r>
 800d0e2:	4606      	mov	r6, r0
 800d0e4:	b950      	cbnz	r0, 800d0fc <__ssputs_r+0x5c>
 800d0e6:	230c      	movs	r3, #12
 800d0e8:	f8ca 3000 	str.w	r3, [sl]
 800d0ec:	89a3      	ldrh	r3, [r4, #12]
 800d0ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0f2:	81a3      	strh	r3, [r4, #12]
 800d0f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d0f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0fc:	6921      	ldr	r1, [r4, #16]
 800d0fe:	464a      	mov	r2, r9
 800d100:	f7fb ff7e 	bl	8009000 <memcpy>
 800d104:	89a3      	ldrh	r3, [r4, #12]
 800d106:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d10a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d10e:	81a3      	strh	r3, [r4, #12]
 800d110:	6126      	str	r6, [r4, #16]
 800d112:	6165      	str	r5, [r4, #20]
 800d114:	444e      	add	r6, r9
 800d116:	eba5 0509 	sub.w	r5, r5, r9
 800d11a:	6026      	str	r6, [r4, #0]
 800d11c:	60a5      	str	r5, [r4, #8]
 800d11e:	463e      	mov	r6, r7
 800d120:	42be      	cmp	r6, r7
 800d122:	d900      	bls.n	800d126 <__ssputs_r+0x86>
 800d124:	463e      	mov	r6, r7
 800d126:	4632      	mov	r2, r6
 800d128:	6820      	ldr	r0, [r4, #0]
 800d12a:	4641      	mov	r1, r8
 800d12c:	f000 fb70 	bl	800d810 <memmove>
 800d130:	68a3      	ldr	r3, [r4, #8]
 800d132:	6822      	ldr	r2, [r4, #0]
 800d134:	1b9b      	subs	r3, r3, r6
 800d136:	4432      	add	r2, r6
 800d138:	60a3      	str	r3, [r4, #8]
 800d13a:	6022      	str	r2, [r4, #0]
 800d13c:	2000      	movs	r0, #0
 800d13e:	e7db      	b.n	800d0f8 <__ssputs_r+0x58>
 800d140:	462a      	mov	r2, r5
 800d142:	f000 fb8b 	bl	800d85c <_realloc_r>
 800d146:	4606      	mov	r6, r0
 800d148:	2800      	cmp	r0, #0
 800d14a:	d1e1      	bne.n	800d110 <__ssputs_r+0x70>
 800d14c:	6921      	ldr	r1, [r4, #16]
 800d14e:	4650      	mov	r0, sl
 800d150:	f7ff fefc 	bl	800cf4c <_free_r>
 800d154:	e7c7      	b.n	800d0e6 <__ssputs_r+0x46>
	...

0800d158 <_svfiprintf_r>:
 800d158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d15c:	4698      	mov	r8, r3
 800d15e:	898b      	ldrh	r3, [r1, #12]
 800d160:	061b      	lsls	r3, r3, #24
 800d162:	b09d      	sub	sp, #116	; 0x74
 800d164:	4607      	mov	r7, r0
 800d166:	460d      	mov	r5, r1
 800d168:	4614      	mov	r4, r2
 800d16a:	d50e      	bpl.n	800d18a <_svfiprintf_r+0x32>
 800d16c:	690b      	ldr	r3, [r1, #16]
 800d16e:	b963      	cbnz	r3, 800d18a <_svfiprintf_r+0x32>
 800d170:	2140      	movs	r1, #64	; 0x40
 800d172:	f7ff ff3b 	bl	800cfec <_malloc_r>
 800d176:	6028      	str	r0, [r5, #0]
 800d178:	6128      	str	r0, [r5, #16]
 800d17a:	b920      	cbnz	r0, 800d186 <_svfiprintf_r+0x2e>
 800d17c:	230c      	movs	r3, #12
 800d17e:	603b      	str	r3, [r7, #0]
 800d180:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d184:	e0d1      	b.n	800d32a <_svfiprintf_r+0x1d2>
 800d186:	2340      	movs	r3, #64	; 0x40
 800d188:	616b      	str	r3, [r5, #20]
 800d18a:	2300      	movs	r3, #0
 800d18c:	9309      	str	r3, [sp, #36]	; 0x24
 800d18e:	2320      	movs	r3, #32
 800d190:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d194:	f8cd 800c 	str.w	r8, [sp, #12]
 800d198:	2330      	movs	r3, #48	; 0x30
 800d19a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d344 <_svfiprintf_r+0x1ec>
 800d19e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d1a2:	f04f 0901 	mov.w	r9, #1
 800d1a6:	4623      	mov	r3, r4
 800d1a8:	469a      	mov	sl, r3
 800d1aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1ae:	b10a      	cbz	r2, 800d1b4 <_svfiprintf_r+0x5c>
 800d1b0:	2a25      	cmp	r2, #37	; 0x25
 800d1b2:	d1f9      	bne.n	800d1a8 <_svfiprintf_r+0x50>
 800d1b4:	ebba 0b04 	subs.w	fp, sl, r4
 800d1b8:	d00b      	beq.n	800d1d2 <_svfiprintf_r+0x7a>
 800d1ba:	465b      	mov	r3, fp
 800d1bc:	4622      	mov	r2, r4
 800d1be:	4629      	mov	r1, r5
 800d1c0:	4638      	mov	r0, r7
 800d1c2:	f7ff ff6d 	bl	800d0a0 <__ssputs_r>
 800d1c6:	3001      	adds	r0, #1
 800d1c8:	f000 80aa 	beq.w	800d320 <_svfiprintf_r+0x1c8>
 800d1cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d1ce:	445a      	add	r2, fp
 800d1d0:	9209      	str	r2, [sp, #36]	; 0x24
 800d1d2:	f89a 3000 	ldrb.w	r3, [sl]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	f000 80a2 	beq.w	800d320 <_svfiprintf_r+0x1c8>
 800d1dc:	2300      	movs	r3, #0
 800d1de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d1e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d1e6:	f10a 0a01 	add.w	sl, sl, #1
 800d1ea:	9304      	str	r3, [sp, #16]
 800d1ec:	9307      	str	r3, [sp, #28]
 800d1ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d1f2:	931a      	str	r3, [sp, #104]	; 0x68
 800d1f4:	4654      	mov	r4, sl
 800d1f6:	2205      	movs	r2, #5
 800d1f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1fc:	4851      	ldr	r0, [pc, #324]	; (800d344 <_svfiprintf_r+0x1ec>)
 800d1fe:	f7f2 ffef 	bl	80001e0 <memchr>
 800d202:	9a04      	ldr	r2, [sp, #16]
 800d204:	b9d8      	cbnz	r0, 800d23e <_svfiprintf_r+0xe6>
 800d206:	06d0      	lsls	r0, r2, #27
 800d208:	bf44      	itt	mi
 800d20a:	2320      	movmi	r3, #32
 800d20c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d210:	0711      	lsls	r1, r2, #28
 800d212:	bf44      	itt	mi
 800d214:	232b      	movmi	r3, #43	; 0x2b
 800d216:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d21a:	f89a 3000 	ldrb.w	r3, [sl]
 800d21e:	2b2a      	cmp	r3, #42	; 0x2a
 800d220:	d015      	beq.n	800d24e <_svfiprintf_r+0xf6>
 800d222:	9a07      	ldr	r2, [sp, #28]
 800d224:	4654      	mov	r4, sl
 800d226:	2000      	movs	r0, #0
 800d228:	f04f 0c0a 	mov.w	ip, #10
 800d22c:	4621      	mov	r1, r4
 800d22e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d232:	3b30      	subs	r3, #48	; 0x30
 800d234:	2b09      	cmp	r3, #9
 800d236:	d94e      	bls.n	800d2d6 <_svfiprintf_r+0x17e>
 800d238:	b1b0      	cbz	r0, 800d268 <_svfiprintf_r+0x110>
 800d23a:	9207      	str	r2, [sp, #28]
 800d23c:	e014      	b.n	800d268 <_svfiprintf_r+0x110>
 800d23e:	eba0 0308 	sub.w	r3, r0, r8
 800d242:	fa09 f303 	lsl.w	r3, r9, r3
 800d246:	4313      	orrs	r3, r2
 800d248:	9304      	str	r3, [sp, #16]
 800d24a:	46a2      	mov	sl, r4
 800d24c:	e7d2      	b.n	800d1f4 <_svfiprintf_r+0x9c>
 800d24e:	9b03      	ldr	r3, [sp, #12]
 800d250:	1d19      	adds	r1, r3, #4
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	9103      	str	r1, [sp, #12]
 800d256:	2b00      	cmp	r3, #0
 800d258:	bfbb      	ittet	lt
 800d25a:	425b      	neglt	r3, r3
 800d25c:	f042 0202 	orrlt.w	r2, r2, #2
 800d260:	9307      	strge	r3, [sp, #28]
 800d262:	9307      	strlt	r3, [sp, #28]
 800d264:	bfb8      	it	lt
 800d266:	9204      	strlt	r2, [sp, #16]
 800d268:	7823      	ldrb	r3, [r4, #0]
 800d26a:	2b2e      	cmp	r3, #46	; 0x2e
 800d26c:	d10c      	bne.n	800d288 <_svfiprintf_r+0x130>
 800d26e:	7863      	ldrb	r3, [r4, #1]
 800d270:	2b2a      	cmp	r3, #42	; 0x2a
 800d272:	d135      	bne.n	800d2e0 <_svfiprintf_r+0x188>
 800d274:	9b03      	ldr	r3, [sp, #12]
 800d276:	1d1a      	adds	r2, r3, #4
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	9203      	str	r2, [sp, #12]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	bfb8      	it	lt
 800d280:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800d284:	3402      	adds	r4, #2
 800d286:	9305      	str	r3, [sp, #20]
 800d288:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d354 <_svfiprintf_r+0x1fc>
 800d28c:	7821      	ldrb	r1, [r4, #0]
 800d28e:	2203      	movs	r2, #3
 800d290:	4650      	mov	r0, sl
 800d292:	f7f2 ffa5 	bl	80001e0 <memchr>
 800d296:	b140      	cbz	r0, 800d2aa <_svfiprintf_r+0x152>
 800d298:	2340      	movs	r3, #64	; 0x40
 800d29a:	eba0 000a 	sub.w	r0, r0, sl
 800d29e:	fa03 f000 	lsl.w	r0, r3, r0
 800d2a2:	9b04      	ldr	r3, [sp, #16]
 800d2a4:	4303      	orrs	r3, r0
 800d2a6:	3401      	adds	r4, #1
 800d2a8:	9304      	str	r3, [sp, #16]
 800d2aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2ae:	4826      	ldr	r0, [pc, #152]	; (800d348 <_svfiprintf_r+0x1f0>)
 800d2b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d2b4:	2206      	movs	r2, #6
 800d2b6:	f7f2 ff93 	bl	80001e0 <memchr>
 800d2ba:	2800      	cmp	r0, #0
 800d2bc:	d038      	beq.n	800d330 <_svfiprintf_r+0x1d8>
 800d2be:	4b23      	ldr	r3, [pc, #140]	; (800d34c <_svfiprintf_r+0x1f4>)
 800d2c0:	bb1b      	cbnz	r3, 800d30a <_svfiprintf_r+0x1b2>
 800d2c2:	9b03      	ldr	r3, [sp, #12]
 800d2c4:	3307      	adds	r3, #7
 800d2c6:	f023 0307 	bic.w	r3, r3, #7
 800d2ca:	3308      	adds	r3, #8
 800d2cc:	9303      	str	r3, [sp, #12]
 800d2ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2d0:	4433      	add	r3, r6
 800d2d2:	9309      	str	r3, [sp, #36]	; 0x24
 800d2d4:	e767      	b.n	800d1a6 <_svfiprintf_r+0x4e>
 800d2d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d2da:	460c      	mov	r4, r1
 800d2dc:	2001      	movs	r0, #1
 800d2de:	e7a5      	b.n	800d22c <_svfiprintf_r+0xd4>
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	3401      	adds	r4, #1
 800d2e4:	9305      	str	r3, [sp, #20]
 800d2e6:	4619      	mov	r1, r3
 800d2e8:	f04f 0c0a 	mov.w	ip, #10
 800d2ec:	4620      	mov	r0, r4
 800d2ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d2f2:	3a30      	subs	r2, #48	; 0x30
 800d2f4:	2a09      	cmp	r2, #9
 800d2f6:	d903      	bls.n	800d300 <_svfiprintf_r+0x1a8>
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d0c5      	beq.n	800d288 <_svfiprintf_r+0x130>
 800d2fc:	9105      	str	r1, [sp, #20]
 800d2fe:	e7c3      	b.n	800d288 <_svfiprintf_r+0x130>
 800d300:	fb0c 2101 	mla	r1, ip, r1, r2
 800d304:	4604      	mov	r4, r0
 800d306:	2301      	movs	r3, #1
 800d308:	e7f0      	b.n	800d2ec <_svfiprintf_r+0x194>
 800d30a:	ab03      	add	r3, sp, #12
 800d30c:	9300      	str	r3, [sp, #0]
 800d30e:	462a      	mov	r2, r5
 800d310:	4b0f      	ldr	r3, [pc, #60]	; (800d350 <_svfiprintf_r+0x1f8>)
 800d312:	a904      	add	r1, sp, #16
 800d314:	4638      	mov	r0, r7
 800d316:	f7fb ff29 	bl	800916c <_printf_float>
 800d31a:	1c42      	adds	r2, r0, #1
 800d31c:	4606      	mov	r6, r0
 800d31e:	d1d6      	bne.n	800d2ce <_svfiprintf_r+0x176>
 800d320:	89ab      	ldrh	r3, [r5, #12]
 800d322:	065b      	lsls	r3, r3, #25
 800d324:	f53f af2c 	bmi.w	800d180 <_svfiprintf_r+0x28>
 800d328:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d32a:	b01d      	add	sp, #116	; 0x74
 800d32c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d330:	ab03      	add	r3, sp, #12
 800d332:	9300      	str	r3, [sp, #0]
 800d334:	462a      	mov	r2, r5
 800d336:	4b06      	ldr	r3, [pc, #24]	; (800d350 <_svfiprintf_r+0x1f8>)
 800d338:	a904      	add	r1, sp, #16
 800d33a:	4638      	mov	r0, r7
 800d33c:	f7fc f9ba 	bl	80096b4 <_printf_i>
 800d340:	e7eb      	b.n	800d31a <_svfiprintf_r+0x1c2>
 800d342:	bf00      	nop
 800d344:	0800e0ec 	.word	0x0800e0ec
 800d348:	0800e0f6 	.word	0x0800e0f6
 800d34c:	0800916d 	.word	0x0800916d
 800d350:	0800d0a1 	.word	0x0800d0a1
 800d354:	0800e0f2 	.word	0x0800e0f2

0800d358 <__sfputc_r>:
 800d358:	6893      	ldr	r3, [r2, #8]
 800d35a:	3b01      	subs	r3, #1
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	b410      	push	{r4}
 800d360:	6093      	str	r3, [r2, #8]
 800d362:	da08      	bge.n	800d376 <__sfputc_r+0x1e>
 800d364:	6994      	ldr	r4, [r2, #24]
 800d366:	42a3      	cmp	r3, r4
 800d368:	db01      	blt.n	800d36e <__sfputc_r+0x16>
 800d36a:	290a      	cmp	r1, #10
 800d36c:	d103      	bne.n	800d376 <__sfputc_r+0x1e>
 800d36e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d372:	f7fd bc3b 	b.w	800abec <__swbuf_r>
 800d376:	6813      	ldr	r3, [r2, #0]
 800d378:	1c58      	adds	r0, r3, #1
 800d37a:	6010      	str	r0, [r2, #0]
 800d37c:	7019      	strb	r1, [r3, #0]
 800d37e:	4608      	mov	r0, r1
 800d380:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d384:	4770      	bx	lr

0800d386 <__sfputs_r>:
 800d386:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d388:	4606      	mov	r6, r0
 800d38a:	460f      	mov	r7, r1
 800d38c:	4614      	mov	r4, r2
 800d38e:	18d5      	adds	r5, r2, r3
 800d390:	42ac      	cmp	r4, r5
 800d392:	d101      	bne.n	800d398 <__sfputs_r+0x12>
 800d394:	2000      	movs	r0, #0
 800d396:	e007      	b.n	800d3a8 <__sfputs_r+0x22>
 800d398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d39c:	463a      	mov	r2, r7
 800d39e:	4630      	mov	r0, r6
 800d3a0:	f7ff ffda 	bl	800d358 <__sfputc_r>
 800d3a4:	1c43      	adds	r3, r0, #1
 800d3a6:	d1f3      	bne.n	800d390 <__sfputs_r+0xa>
 800d3a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d3ac <_vfiprintf_r>:
 800d3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3b0:	460d      	mov	r5, r1
 800d3b2:	b09d      	sub	sp, #116	; 0x74
 800d3b4:	4614      	mov	r4, r2
 800d3b6:	4698      	mov	r8, r3
 800d3b8:	4606      	mov	r6, r0
 800d3ba:	b118      	cbz	r0, 800d3c4 <_vfiprintf_r+0x18>
 800d3bc:	6983      	ldr	r3, [r0, #24]
 800d3be:	b90b      	cbnz	r3, 800d3c4 <_vfiprintf_r+0x18>
 800d3c0:	f7fe fc68 	bl	800bc94 <__sinit>
 800d3c4:	4b89      	ldr	r3, [pc, #548]	; (800d5ec <_vfiprintf_r+0x240>)
 800d3c6:	429d      	cmp	r5, r3
 800d3c8:	d11b      	bne.n	800d402 <_vfiprintf_r+0x56>
 800d3ca:	6875      	ldr	r5, [r6, #4]
 800d3cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d3ce:	07d9      	lsls	r1, r3, #31
 800d3d0:	d405      	bmi.n	800d3de <_vfiprintf_r+0x32>
 800d3d2:	89ab      	ldrh	r3, [r5, #12]
 800d3d4:	059a      	lsls	r2, r3, #22
 800d3d6:	d402      	bmi.n	800d3de <_vfiprintf_r+0x32>
 800d3d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d3da:	f7ff f86c 	bl	800c4b6 <__retarget_lock_acquire_recursive>
 800d3de:	89ab      	ldrh	r3, [r5, #12]
 800d3e0:	071b      	lsls	r3, r3, #28
 800d3e2:	d501      	bpl.n	800d3e8 <_vfiprintf_r+0x3c>
 800d3e4:	692b      	ldr	r3, [r5, #16]
 800d3e6:	b9eb      	cbnz	r3, 800d424 <_vfiprintf_r+0x78>
 800d3e8:	4629      	mov	r1, r5
 800d3ea:	4630      	mov	r0, r6
 800d3ec:	f7fd fc50 	bl	800ac90 <__swsetup_r>
 800d3f0:	b1c0      	cbz	r0, 800d424 <_vfiprintf_r+0x78>
 800d3f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d3f4:	07dc      	lsls	r4, r3, #31
 800d3f6:	d50e      	bpl.n	800d416 <_vfiprintf_r+0x6a>
 800d3f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d3fc:	b01d      	add	sp, #116	; 0x74
 800d3fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d402:	4b7b      	ldr	r3, [pc, #492]	; (800d5f0 <_vfiprintf_r+0x244>)
 800d404:	429d      	cmp	r5, r3
 800d406:	d101      	bne.n	800d40c <_vfiprintf_r+0x60>
 800d408:	68b5      	ldr	r5, [r6, #8]
 800d40a:	e7df      	b.n	800d3cc <_vfiprintf_r+0x20>
 800d40c:	4b79      	ldr	r3, [pc, #484]	; (800d5f4 <_vfiprintf_r+0x248>)
 800d40e:	429d      	cmp	r5, r3
 800d410:	bf08      	it	eq
 800d412:	68f5      	ldreq	r5, [r6, #12]
 800d414:	e7da      	b.n	800d3cc <_vfiprintf_r+0x20>
 800d416:	89ab      	ldrh	r3, [r5, #12]
 800d418:	0598      	lsls	r0, r3, #22
 800d41a:	d4ed      	bmi.n	800d3f8 <_vfiprintf_r+0x4c>
 800d41c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d41e:	f7ff f84b 	bl	800c4b8 <__retarget_lock_release_recursive>
 800d422:	e7e9      	b.n	800d3f8 <_vfiprintf_r+0x4c>
 800d424:	2300      	movs	r3, #0
 800d426:	9309      	str	r3, [sp, #36]	; 0x24
 800d428:	2320      	movs	r3, #32
 800d42a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d42e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d432:	2330      	movs	r3, #48	; 0x30
 800d434:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d5f8 <_vfiprintf_r+0x24c>
 800d438:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d43c:	f04f 0901 	mov.w	r9, #1
 800d440:	4623      	mov	r3, r4
 800d442:	469a      	mov	sl, r3
 800d444:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d448:	b10a      	cbz	r2, 800d44e <_vfiprintf_r+0xa2>
 800d44a:	2a25      	cmp	r2, #37	; 0x25
 800d44c:	d1f9      	bne.n	800d442 <_vfiprintf_r+0x96>
 800d44e:	ebba 0b04 	subs.w	fp, sl, r4
 800d452:	d00b      	beq.n	800d46c <_vfiprintf_r+0xc0>
 800d454:	465b      	mov	r3, fp
 800d456:	4622      	mov	r2, r4
 800d458:	4629      	mov	r1, r5
 800d45a:	4630      	mov	r0, r6
 800d45c:	f7ff ff93 	bl	800d386 <__sfputs_r>
 800d460:	3001      	adds	r0, #1
 800d462:	f000 80aa 	beq.w	800d5ba <_vfiprintf_r+0x20e>
 800d466:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d468:	445a      	add	r2, fp
 800d46a:	9209      	str	r2, [sp, #36]	; 0x24
 800d46c:	f89a 3000 	ldrb.w	r3, [sl]
 800d470:	2b00      	cmp	r3, #0
 800d472:	f000 80a2 	beq.w	800d5ba <_vfiprintf_r+0x20e>
 800d476:	2300      	movs	r3, #0
 800d478:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d47c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d480:	f10a 0a01 	add.w	sl, sl, #1
 800d484:	9304      	str	r3, [sp, #16]
 800d486:	9307      	str	r3, [sp, #28]
 800d488:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d48c:	931a      	str	r3, [sp, #104]	; 0x68
 800d48e:	4654      	mov	r4, sl
 800d490:	2205      	movs	r2, #5
 800d492:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d496:	4858      	ldr	r0, [pc, #352]	; (800d5f8 <_vfiprintf_r+0x24c>)
 800d498:	f7f2 fea2 	bl	80001e0 <memchr>
 800d49c:	9a04      	ldr	r2, [sp, #16]
 800d49e:	b9d8      	cbnz	r0, 800d4d8 <_vfiprintf_r+0x12c>
 800d4a0:	06d1      	lsls	r1, r2, #27
 800d4a2:	bf44      	itt	mi
 800d4a4:	2320      	movmi	r3, #32
 800d4a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d4aa:	0713      	lsls	r3, r2, #28
 800d4ac:	bf44      	itt	mi
 800d4ae:	232b      	movmi	r3, #43	; 0x2b
 800d4b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d4b4:	f89a 3000 	ldrb.w	r3, [sl]
 800d4b8:	2b2a      	cmp	r3, #42	; 0x2a
 800d4ba:	d015      	beq.n	800d4e8 <_vfiprintf_r+0x13c>
 800d4bc:	9a07      	ldr	r2, [sp, #28]
 800d4be:	4654      	mov	r4, sl
 800d4c0:	2000      	movs	r0, #0
 800d4c2:	f04f 0c0a 	mov.w	ip, #10
 800d4c6:	4621      	mov	r1, r4
 800d4c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d4cc:	3b30      	subs	r3, #48	; 0x30
 800d4ce:	2b09      	cmp	r3, #9
 800d4d0:	d94e      	bls.n	800d570 <_vfiprintf_r+0x1c4>
 800d4d2:	b1b0      	cbz	r0, 800d502 <_vfiprintf_r+0x156>
 800d4d4:	9207      	str	r2, [sp, #28]
 800d4d6:	e014      	b.n	800d502 <_vfiprintf_r+0x156>
 800d4d8:	eba0 0308 	sub.w	r3, r0, r8
 800d4dc:	fa09 f303 	lsl.w	r3, r9, r3
 800d4e0:	4313      	orrs	r3, r2
 800d4e2:	9304      	str	r3, [sp, #16]
 800d4e4:	46a2      	mov	sl, r4
 800d4e6:	e7d2      	b.n	800d48e <_vfiprintf_r+0xe2>
 800d4e8:	9b03      	ldr	r3, [sp, #12]
 800d4ea:	1d19      	adds	r1, r3, #4
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	9103      	str	r1, [sp, #12]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	bfbb      	ittet	lt
 800d4f4:	425b      	neglt	r3, r3
 800d4f6:	f042 0202 	orrlt.w	r2, r2, #2
 800d4fa:	9307      	strge	r3, [sp, #28]
 800d4fc:	9307      	strlt	r3, [sp, #28]
 800d4fe:	bfb8      	it	lt
 800d500:	9204      	strlt	r2, [sp, #16]
 800d502:	7823      	ldrb	r3, [r4, #0]
 800d504:	2b2e      	cmp	r3, #46	; 0x2e
 800d506:	d10c      	bne.n	800d522 <_vfiprintf_r+0x176>
 800d508:	7863      	ldrb	r3, [r4, #1]
 800d50a:	2b2a      	cmp	r3, #42	; 0x2a
 800d50c:	d135      	bne.n	800d57a <_vfiprintf_r+0x1ce>
 800d50e:	9b03      	ldr	r3, [sp, #12]
 800d510:	1d1a      	adds	r2, r3, #4
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	9203      	str	r2, [sp, #12]
 800d516:	2b00      	cmp	r3, #0
 800d518:	bfb8      	it	lt
 800d51a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800d51e:	3402      	adds	r4, #2
 800d520:	9305      	str	r3, [sp, #20]
 800d522:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d608 <_vfiprintf_r+0x25c>
 800d526:	7821      	ldrb	r1, [r4, #0]
 800d528:	2203      	movs	r2, #3
 800d52a:	4650      	mov	r0, sl
 800d52c:	f7f2 fe58 	bl	80001e0 <memchr>
 800d530:	b140      	cbz	r0, 800d544 <_vfiprintf_r+0x198>
 800d532:	2340      	movs	r3, #64	; 0x40
 800d534:	eba0 000a 	sub.w	r0, r0, sl
 800d538:	fa03 f000 	lsl.w	r0, r3, r0
 800d53c:	9b04      	ldr	r3, [sp, #16]
 800d53e:	4303      	orrs	r3, r0
 800d540:	3401      	adds	r4, #1
 800d542:	9304      	str	r3, [sp, #16]
 800d544:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d548:	482c      	ldr	r0, [pc, #176]	; (800d5fc <_vfiprintf_r+0x250>)
 800d54a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d54e:	2206      	movs	r2, #6
 800d550:	f7f2 fe46 	bl	80001e0 <memchr>
 800d554:	2800      	cmp	r0, #0
 800d556:	d03f      	beq.n	800d5d8 <_vfiprintf_r+0x22c>
 800d558:	4b29      	ldr	r3, [pc, #164]	; (800d600 <_vfiprintf_r+0x254>)
 800d55a:	bb1b      	cbnz	r3, 800d5a4 <_vfiprintf_r+0x1f8>
 800d55c:	9b03      	ldr	r3, [sp, #12]
 800d55e:	3307      	adds	r3, #7
 800d560:	f023 0307 	bic.w	r3, r3, #7
 800d564:	3308      	adds	r3, #8
 800d566:	9303      	str	r3, [sp, #12]
 800d568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d56a:	443b      	add	r3, r7
 800d56c:	9309      	str	r3, [sp, #36]	; 0x24
 800d56e:	e767      	b.n	800d440 <_vfiprintf_r+0x94>
 800d570:	fb0c 3202 	mla	r2, ip, r2, r3
 800d574:	460c      	mov	r4, r1
 800d576:	2001      	movs	r0, #1
 800d578:	e7a5      	b.n	800d4c6 <_vfiprintf_r+0x11a>
 800d57a:	2300      	movs	r3, #0
 800d57c:	3401      	adds	r4, #1
 800d57e:	9305      	str	r3, [sp, #20]
 800d580:	4619      	mov	r1, r3
 800d582:	f04f 0c0a 	mov.w	ip, #10
 800d586:	4620      	mov	r0, r4
 800d588:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d58c:	3a30      	subs	r2, #48	; 0x30
 800d58e:	2a09      	cmp	r2, #9
 800d590:	d903      	bls.n	800d59a <_vfiprintf_r+0x1ee>
 800d592:	2b00      	cmp	r3, #0
 800d594:	d0c5      	beq.n	800d522 <_vfiprintf_r+0x176>
 800d596:	9105      	str	r1, [sp, #20]
 800d598:	e7c3      	b.n	800d522 <_vfiprintf_r+0x176>
 800d59a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d59e:	4604      	mov	r4, r0
 800d5a0:	2301      	movs	r3, #1
 800d5a2:	e7f0      	b.n	800d586 <_vfiprintf_r+0x1da>
 800d5a4:	ab03      	add	r3, sp, #12
 800d5a6:	9300      	str	r3, [sp, #0]
 800d5a8:	462a      	mov	r2, r5
 800d5aa:	4b16      	ldr	r3, [pc, #88]	; (800d604 <_vfiprintf_r+0x258>)
 800d5ac:	a904      	add	r1, sp, #16
 800d5ae:	4630      	mov	r0, r6
 800d5b0:	f7fb fddc 	bl	800916c <_printf_float>
 800d5b4:	4607      	mov	r7, r0
 800d5b6:	1c78      	adds	r0, r7, #1
 800d5b8:	d1d6      	bne.n	800d568 <_vfiprintf_r+0x1bc>
 800d5ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d5bc:	07d9      	lsls	r1, r3, #31
 800d5be:	d405      	bmi.n	800d5cc <_vfiprintf_r+0x220>
 800d5c0:	89ab      	ldrh	r3, [r5, #12]
 800d5c2:	059a      	lsls	r2, r3, #22
 800d5c4:	d402      	bmi.n	800d5cc <_vfiprintf_r+0x220>
 800d5c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d5c8:	f7fe ff76 	bl	800c4b8 <__retarget_lock_release_recursive>
 800d5cc:	89ab      	ldrh	r3, [r5, #12]
 800d5ce:	065b      	lsls	r3, r3, #25
 800d5d0:	f53f af12 	bmi.w	800d3f8 <_vfiprintf_r+0x4c>
 800d5d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d5d6:	e711      	b.n	800d3fc <_vfiprintf_r+0x50>
 800d5d8:	ab03      	add	r3, sp, #12
 800d5da:	9300      	str	r3, [sp, #0]
 800d5dc:	462a      	mov	r2, r5
 800d5de:	4b09      	ldr	r3, [pc, #36]	; (800d604 <_vfiprintf_r+0x258>)
 800d5e0:	a904      	add	r1, sp, #16
 800d5e2:	4630      	mov	r0, r6
 800d5e4:	f7fc f866 	bl	80096b4 <_printf_i>
 800d5e8:	e7e4      	b.n	800d5b4 <_vfiprintf_r+0x208>
 800d5ea:	bf00      	nop
 800d5ec:	0800ded0 	.word	0x0800ded0
 800d5f0:	0800def0 	.word	0x0800def0
 800d5f4:	0800deb0 	.word	0x0800deb0
 800d5f8:	0800e0ec 	.word	0x0800e0ec
 800d5fc:	0800e0f6 	.word	0x0800e0f6
 800d600:	0800916d 	.word	0x0800916d
 800d604:	0800d387 	.word	0x0800d387
 800d608:	0800e0f2 	.word	0x0800e0f2
 800d60c:	00000000 	.word	0x00000000

0800d610 <nan>:
 800d610:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d618 <nan+0x8>
 800d614:	4770      	bx	lr
 800d616:	bf00      	nop
 800d618:	00000000 	.word	0x00000000
 800d61c:	7ff80000 	.word	0x7ff80000

0800d620 <_sbrk_r>:
 800d620:	b538      	push	{r3, r4, r5, lr}
 800d622:	4d06      	ldr	r5, [pc, #24]	; (800d63c <_sbrk_r+0x1c>)
 800d624:	2300      	movs	r3, #0
 800d626:	4604      	mov	r4, r0
 800d628:	4608      	mov	r0, r1
 800d62a:	602b      	str	r3, [r5, #0]
 800d62c:	f7f4 f99a 	bl	8001964 <_sbrk>
 800d630:	1c43      	adds	r3, r0, #1
 800d632:	d102      	bne.n	800d63a <_sbrk_r+0x1a>
 800d634:	682b      	ldr	r3, [r5, #0]
 800d636:	b103      	cbz	r3, 800d63a <_sbrk_r+0x1a>
 800d638:	6023      	str	r3, [r4, #0]
 800d63a:	bd38      	pop	{r3, r4, r5, pc}
 800d63c:	20001cf8 	.word	0x20001cf8

0800d640 <__sread>:
 800d640:	b510      	push	{r4, lr}
 800d642:	460c      	mov	r4, r1
 800d644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d648:	f000 f92e 	bl	800d8a8 <_read_r>
 800d64c:	2800      	cmp	r0, #0
 800d64e:	bfab      	itete	ge
 800d650:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d652:	89a3      	ldrhlt	r3, [r4, #12]
 800d654:	181b      	addge	r3, r3, r0
 800d656:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d65a:	bfac      	ite	ge
 800d65c:	6563      	strge	r3, [r4, #84]	; 0x54
 800d65e:	81a3      	strhlt	r3, [r4, #12]
 800d660:	bd10      	pop	{r4, pc}

0800d662 <__swrite>:
 800d662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d666:	461f      	mov	r7, r3
 800d668:	898b      	ldrh	r3, [r1, #12]
 800d66a:	05db      	lsls	r3, r3, #23
 800d66c:	4605      	mov	r5, r0
 800d66e:	460c      	mov	r4, r1
 800d670:	4616      	mov	r6, r2
 800d672:	d505      	bpl.n	800d680 <__swrite+0x1e>
 800d674:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d678:	2302      	movs	r3, #2
 800d67a:	2200      	movs	r2, #0
 800d67c:	f000 f8b6 	bl	800d7ec <_lseek_r>
 800d680:	89a3      	ldrh	r3, [r4, #12]
 800d682:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d686:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d68a:	81a3      	strh	r3, [r4, #12]
 800d68c:	4632      	mov	r2, r6
 800d68e:	463b      	mov	r3, r7
 800d690:	4628      	mov	r0, r5
 800d692:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d696:	f000 b835 	b.w	800d704 <_write_r>

0800d69a <__sseek>:
 800d69a:	b510      	push	{r4, lr}
 800d69c:	460c      	mov	r4, r1
 800d69e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6a2:	f000 f8a3 	bl	800d7ec <_lseek_r>
 800d6a6:	1c43      	adds	r3, r0, #1
 800d6a8:	89a3      	ldrh	r3, [r4, #12]
 800d6aa:	bf15      	itete	ne
 800d6ac:	6560      	strne	r0, [r4, #84]	; 0x54
 800d6ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d6b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d6b6:	81a3      	strheq	r3, [r4, #12]
 800d6b8:	bf18      	it	ne
 800d6ba:	81a3      	strhne	r3, [r4, #12]
 800d6bc:	bd10      	pop	{r4, pc}

0800d6be <__sclose>:
 800d6be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6c2:	f000 b84f 	b.w	800d764 <_close_r>

0800d6c6 <strncmp>:
 800d6c6:	b510      	push	{r4, lr}
 800d6c8:	b16a      	cbz	r2, 800d6e6 <strncmp+0x20>
 800d6ca:	3901      	subs	r1, #1
 800d6cc:	1884      	adds	r4, r0, r2
 800d6ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d6d2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	d103      	bne.n	800d6e2 <strncmp+0x1c>
 800d6da:	42a0      	cmp	r0, r4
 800d6dc:	d001      	beq.n	800d6e2 <strncmp+0x1c>
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d1f5      	bne.n	800d6ce <strncmp+0x8>
 800d6e2:	1a98      	subs	r0, r3, r2
 800d6e4:	bd10      	pop	{r4, pc}
 800d6e6:	4610      	mov	r0, r2
 800d6e8:	e7fc      	b.n	800d6e4 <strncmp+0x1e>

0800d6ea <__ascii_wctomb>:
 800d6ea:	b149      	cbz	r1, 800d700 <__ascii_wctomb+0x16>
 800d6ec:	2aff      	cmp	r2, #255	; 0xff
 800d6ee:	bf85      	ittet	hi
 800d6f0:	238a      	movhi	r3, #138	; 0x8a
 800d6f2:	6003      	strhi	r3, [r0, #0]
 800d6f4:	700a      	strbls	r2, [r1, #0]
 800d6f6:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800d6fa:	bf98      	it	ls
 800d6fc:	2001      	movls	r0, #1
 800d6fe:	4770      	bx	lr
 800d700:	4608      	mov	r0, r1
 800d702:	4770      	bx	lr

0800d704 <_write_r>:
 800d704:	b538      	push	{r3, r4, r5, lr}
 800d706:	4d07      	ldr	r5, [pc, #28]	; (800d724 <_write_r+0x20>)
 800d708:	4604      	mov	r4, r0
 800d70a:	4608      	mov	r0, r1
 800d70c:	4611      	mov	r1, r2
 800d70e:	2200      	movs	r2, #0
 800d710:	602a      	str	r2, [r5, #0]
 800d712:	461a      	mov	r2, r3
 800d714:	f7f4 f8d5 	bl	80018c2 <_write>
 800d718:	1c43      	adds	r3, r0, #1
 800d71a:	d102      	bne.n	800d722 <_write_r+0x1e>
 800d71c:	682b      	ldr	r3, [r5, #0]
 800d71e:	b103      	cbz	r3, 800d722 <_write_r+0x1e>
 800d720:	6023      	str	r3, [r4, #0]
 800d722:	bd38      	pop	{r3, r4, r5, pc}
 800d724:	20001cf8 	.word	0x20001cf8

0800d728 <__assert_func>:
 800d728:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d72a:	4614      	mov	r4, r2
 800d72c:	461a      	mov	r2, r3
 800d72e:	4b09      	ldr	r3, [pc, #36]	; (800d754 <__assert_func+0x2c>)
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	4605      	mov	r5, r0
 800d734:	68d8      	ldr	r0, [r3, #12]
 800d736:	b14c      	cbz	r4, 800d74c <__assert_func+0x24>
 800d738:	4b07      	ldr	r3, [pc, #28]	; (800d758 <__assert_func+0x30>)
 800d73a:	9100      	str	r1, [sp, #0]
 800d73c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d740:	4906      	ldr	r1, [pc, #24]	; (800d75c <__assert_func+0x34>)
 800d742:	462b      	mov	r3, r5
 800d744:	f000 f81e 	bl	800d784 <fiprintf>
 800d748:	f000 f8c0 	bl	800d8cc <abort>
 800d74c:	4b04      	ldr	r3, [pc, #16]	; (800d760 <__assert_func+0x38>)
 800d74e:	461c      	mov	r4, r3
 800d750:	e7f3      	b.n	800d73a <__assert_func+0x12>
 800d752:	bf00      	nop
 800d754:	20000010 	.word	0x20000010
 800d758:	0800e0fd 	.word	0x0800e0fd
 800d75c:	0800e10a 	.word	0x0800e10a
 800d760:	0800e138 	.word	0x0800e138

0800d764 <_close_r>:
 800d764:	b538      	push	{r3, r4, r5, lr}
 800d766:	4d06      	ldr	r5, [pc, #24]	; (800d780 <_close_r+0x1c>)
 800d768:	2300      	movs	r3, #0
 800d76a:	4604      	mov	r4, r0
 800d76c:	4608      	mov	r0, r1
 800d76e:	602b      	str	r3, [r5, #0]
 800d770:	f7f4 f8c3 	bl	80018fa <_close>
 800d774:	1c43      	adds	r3, r0, #1
 800d776:	d102      	bne.n	800d77e <_close_r+0x1a>
 800d778:	682b      	ldr	r3, [r5, #0]
 800d77a:	b103      	cbz	r3, 800d77e <_close_r+0x1a>
 800d77c:	6023      	str	r3, [r4, #0]
 800d77e:	bd38      	pop	{r3, r4, r5, pc}
 800d780:	20001cf8 	.word	0x20001cf8

0800d784 <fiprintf>:
 800d784:	b40e      	push	{r1, r2, r3}
 800d786:	b503      	push	{r0, r1, lr}
 800d788:	4601      	mov	r1, r0
 800d78a:	ab03      	add	r3, sp, #12
 800d78c:	4805      	ldr	r0, [pc, #20]	; (800d7a4 <fiprintf+0x20>)
 800d78e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d792:	6800      	ldr	r0, [r0, #0]
 800d794:	9301      	str	r3, [sp, #4]
 800d796:	f7ff fe09 	bl	800d3ac <_vfiprintf_r>
 800d79a:	b002      	add	sp, #8
 800d79c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d7a0:	b003      	add	sp, #12
 800d7a2:	4770      	bx	lr
 800d7a4:	20000010 	.word	0x20000010

0800d7a8 <_fstat_r>:
 800d7a8:	b538      	push	{r3, r4, r5, lr}
 800d7aa:	4d07      	ldr	r5, [pc, #28]	; (800d7c8 <_fstat_r+0x20>)
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	4604      	mov	r4, r0
 800d7b0:	4608      	mov	r0, r1
 800d7b2:	4611      	mov	r1, r2
 800d7b4:	602b      	str	r3, [r5, #0]
 800d7b6:	f7f4 f8ac 	bl	8001912 <_fstat>
 800d7ba:	1c43      	adds	r3, r0, #1
 800d7bc:	d102      	bne.n	800d7c4 <_fstat_r+0x1c>
 800d7be:	682b      	ldr	r3, [r5, #0]
 800d7c0:	b103      	cbz	r3, 800d7c4 <_fstat_r+0x1c>
 800d7c2:	6023      	str	r3, [r4, #0]
 800d7c4:	bd38      	pop	{r3, r4, r5, pc}
 800d7c6:	bf00      	nop
 800d7c8:	20001cf8 	.word	0x20001cf8

0800d7cc <_isatty_r>:
 800d7cc:	b538      	push	{r3, r4, r5, lr}
 800d7ce:	4d06      	ldr	r5, [pc, #24]	; (800d7e8 <_isatty_r+0x1c>)
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	4604      	mov	r4, r0
 800d7d4:	4608      	mov	r0, r1
 800d7d6:	602b      	str	r3, [r5, #0]
 800d7d8:	f7f4 f8ab 	bl	8001932 <_isatty>
 800d7dc:	1c43      	adds	r3, r0, #1
 800d7de:	d102      	bne.n	800d7e6 <_isatty_r+0x1a>
 800d7e0:	682b      	ldr	r3, [r5, #0]
 800d7e2:	b103      	cbz	r3, 800d7e6 <_isatty_r+0x1a>
 800d7e4:	6023      	str	r3, [r4, #0]
 800d7e6:	bd38      	pop	{r3, r4, r5, pc}
 800d7e8:	20001cf8 	.word	0x20001cf8

0800d7ec <_lseek_r>:
 800d7ec:	b538      	push	{r3, r4, r5, lr}
 800d7ee:	4d07      	ldr	r5, [pc, #28]	; (800d80c <_lseek_r+0x20>)
 800d7f0:	4604      	mov	r4, r0
 800d7f2:	4608      	mov	r0, r1
 800d7f4:	4611      	mov	r1, r2
 800d7f6:	2200      	movs	r2, #0
 800d7f8:	602a      	str	r2, [r5, #0]
 800d7fa:	461a      	mov	r2, r3
 800d7fc:	f7f4 f8a4 	bl	8001948 <_lseek>
 800d800:	1c43      	adds	r3, r0, #1
 800d802:	d102      	bne.n	800d80a <_lseek_r+0x1e>
 800d804:	682b      	ldr	r3, [r5, #0]
 800d806:	b103      	cbz	r3, 800d80a <_lseek_r+0x1e>
 800d808:	6023      	str	r3, [r4, #0]
 800d80a:	bd38      	pop	{r3, r4, r5, pc}
 800d80c:	20001cf8 	.word	0x20001cf8

0800d810 <memmove>:
 800d810:	4288      	cmp	r0, r1
 800d812:	b510      	push	{r4, lr}
 800d814:	eb01 0402 	add.w	r4, r1, r2
 800d818:	d902      	bls.n	800d820 <memmove+0x10>
 800d81a:	4284      	cmp	r4, r0
 800d81c:	4623      	mov	r3, r4
 800d81e:	d807      	bhi.n	800d830 <memmove+0x20>
 800d820:	1e43      	subs	r3, r0, #1
 800d822:	42a1      	cmp	r1, r4
 800d824:	d008      	beq.n	800d838 <memmove+0x28>
 800d826:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d82a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d82e:	e7f8      	b.n	800d822 <memmove+0x12>
 800d830:	4402      	add	r2, r0
 800d832:	4601      	mov	r1, r0
 800d834:	428a      	cmp	r2, r1
 800d836:	d100      	bne.n	800d83a <memmove+0x2a>
 800d838:	bd10      	pop	{r4, pc}
 800d83a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d83e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d842:	e7f7      	b.n	800d834 <memmove+0x24>

0800d844 <__malloc_lock>:
 800d844:	4801      	ldr	r0, [pc, #4]	; (800d84c <__malloc_lock+0x8>)
 800d846:	f7fe be36 	b.w	800c4b6 <__retarget_lock_acquire_recursive>
 800d84a:	bf00      	nop
 800d84c:	20001cf0 	.word	0x20001cf0

0800d850 <__malloc_unlock>:
 800d850:	4801      	ldr	r0, [pc, #4]	; (800d858 <__malloc_unlock+0x8>)
 800d852:	f7fe be31 	b.w	800c4b8 <__retarget_lock_release_recursive>
 800d856:	bf00      	nop
 800d858:	20001cf0 	.word	0x20001cf0

0800d85c <_realloc_r>:
 800d85c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d85e:	4607      	mov	r7, r0
 800d860:	4614      	mov	r4, r2
 800d862:	460e      	mov	r6, r1
 800d864:	b921      	cbnz	r1, 800d870 <_realloc_r+0x14>
 800d866:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d86a:	4611      	mov	r1, r2
 800d86c:	f7ff bbbe 	b.w	800cfec <_malloc_r>
 800d870:	b922      	cbnz	r2, 800d87c <_realloc_r+0x20>
 800d872:	f7ff fb6b 	bl	800cf4c <_free_r>
 800d876:	4625      	mov	r5, r4
 800d878:	4628      	mov	r0, r5
 800d87a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d87c:	f000 f82d 	bl	800d8da <_malloc_usable_size_r>
 800d880:	42a0      	cmp	r0, r4
 800d882:	d20f      	bcs.n	800d8a4 <_realloc_r+0x48>
 800d884:	4621      	mov	r1, r4
 800d886:	4638      	mov	r0, r7
 800d888:	f7ff fbb0 	bl	800cfec <_malloc_r>
 800d88c:	4605      	mov	r5, r0
 800d88e:	2800      	cmp	r0, #0
 800d890:	d0f2      	beq.n	800d878 <_realloc_r+0x1c>
 800d892:	4631      	mov	r1, r6
 800d894:	4622      	mov	r2, r4
 800d896:	f7fb fbb3 	bl	8009000 <memcpy>
 800d89a:	4631      	mov	r1, r6
 800d89c:	4638      	mov	r0, r7
 800d89e:	f7ff fb55 	bl	800cf4c <_free_r>
 800d8a2:	e7e9      	b.n	800d878 <_realloc_r+0x1c>
 800d8a4:	4635      	mov	r5, r6
 800d8a6:	e7e7      	b.n	800d878 <_realloc_r+0x1c>

0800d8a8 <_read_r>:
 800d8a8:	b538      	push	{r3, r4, r5, lr}
 800d8aa:	4d07      	ldr	r5, [pc, #28]	; (800d8c8 <_read_r+0x20>)
 800d8ac:	4604      	mov	r4, r0
 800d8ae:	4608      	mov	r0, r1
 800d8b0:	4611      	mov	r1, r2
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	602a      	str	r2, [r5, #0]
 800d8b6:	461a      	mov	r2, r3
 800d8b8:	f7f3 ffe6 	bl	8001888 <_read>
 800d8bc:	1c43      	adds	r3, r0, #1
 800d8be:	d102      	bne.n	800d8c6 <_read_r+0x1e>
 800d8c0:	682b      	ldr	r3, [r5, #0]
 800d8c2:	b103      	cbz	r3, 800d8c6 <_read_r+0x1e>
 800d8c4:	6023      	str	r3, [r4, #0]
 800d8c6:	bd38      	pop	{r3, r4, r5, pc}
 800d8c8:	20001cf8 	.word	0x20001cf8

0800d8cc <abort>:
 800d8cc:	b508      	push	{r3, lr}
 800d8ce:	2006      	movs	r0, #6
 800d8d0:	f000 f834 	bl	800d93c <raise>
 800d8d4:	2001      	movs	r0, #1
 800d8d6:	f7f3 ffcd 	bl	8001874 <_exit>

0800d8da <_malloc_usable_size_r>:
 800d8da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d8de:	1f18      	subs	r0, r3, #4
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	bfbc      	itt	lt
 800d8e4:	580b      	ldrlt	r3, [r1, r0]
 800d8e6:	18c0      	addlt	r0, r0, r3
 800d8e8:	4770      	bx	lr

0800d8ea <_raise_r>:
 800d8ea:	291f      	cmp	r1, #31
 800d8ec:	b538      	push	{r3, r4, r5, lr}
 800d8ee:	4604      	mov	r4, r0
 800d8f0:	460d      	mov	r5, r1
 800d8f2:	d904      	bls.n	800d8fe <_raise_r+0x14>
 800d8f4:	2316      	movs	r3, #22
 800d8f6:	6003      	str	r3, [r0, #0]
 800d8f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d8fc:	bd38      	pop	{r3, r4, r5, pc}
 800d8fe:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d900:	b112      	cbz	r2, 800d908 <_raise_r+0x1e>
 800d902:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d906:	b94b      	cbnz	r3, 800d91c <_raise_r+0x32>
 800d908:	4620      	mov	r0, r4
 800d90a:	f000 f831 	bl	800d970 <_getpid_r>
 800d90e:	462a      	mov	r2, r5
 800d910:	4601      	mov	r1, r0
 800d912:	4620      	mov	r0, r4
 800d914:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d918:	f000 b818 	b.w	800d94c <_kill_r>
 800d91c:	2b01      	cmp	r3, #1
 800d91e:	d00a      	beq.n	800d936 <_raise_r+0x4c>
 800d920:	1c59      	adds	r1, r3, #1
 800d922:	d103      	bne.n	800d92c <_raise_r+0x42>
 800d924:	2316      	movs	r3, #22
 800d926:	6003      	str	r3, [r0, #0]
 800d928:	2001      	movs	r0, #1
 800d92a:	e7e7      	b.n	800d8fc <_raise_r+0x12>
 800d92c:	2400      	movs	r4, #0
 800d92e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d932:	4628      	mov	r0, r5
 800d934:	4798      	blx	r3
 800d936:	2000      	movs	r0, #0
 800d938:	e7e0      	b.n	800d8fc <_raise_r+0x12>
	...

0800d93c <raise>:
 800d93c:	4b02      	ldr	r3, [pc, #8]	; (800d948 <raise+0xc>)
 800d93e:	4601      	mov	r1, r0
 800d940:	6818      	ldr	r0, [r3, #0]
 800d942:	f7ff bfd2 	b.w	800d8ea <_raise_r>
 800d946:	bf00      	nop
 800d948:	20000010 	.word	0x20000010

0800d94c <_kill_r>:
 800d94c:	b538      	push	{r3, r4, r5, lr}
 800d94e:	4d07      	ldr	r5, [pc, #28]	; (800d96c <_kill_r+0x20>)
 800d950:	2300      	movs	r3, #0
 800d952:	4604      	mov	r4, r0
 800d954:	4608      	mov	r0, r1
 800d956:	4611      	mov	r1, r2
 800d958:	602b      	str	r3, [r5, #0]
 800d95a:	f7f3 ff7b 	bl	8001854 <_kill>
 800d95e:	1c43      	adds	r3, r0, #1
 800d960:	d102      	bne.n	800d968 <_kill_r+0x1c>
 800d962:	682b      	ldr	r3, [r5, #0]
 800d964:	b103      	cbz	r3, 800d968 <_kill_r+0x1c>
 800d966:	6023      	str	r3, [r4, #0]
 800d968:	bd38      	pop	{r3, r4, r5, pc}
 800d96a:	bf00      	nop
 800d96c:	20001cf8 	.word	0x20001cf8

0800d970 <_getpid_r>:
 800d970:	f7f3 bf68 	b.w	8001844 <_getpid>

0800d974 <_init>:
 800d974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d976:	bf00      	nop
 800d978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d97a:	bc08      	pop	{r3}
 800d97c:	469e      	mov	lr, r3
 800d97e:	4770      	bx	lr

0800d980 <_fini>:
 800d980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d982:	bf00      	nop
 800d984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d986:	bc08      	pop	{r3}
 800d988:	469e      	mov	lr, r3
 800d98a:	4770      	bx	lr
