#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c269f99f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001c26a1fc520_0 .net "PC", 31 0, L_000001c26a27f2e0;  1 drivers
v000001c26a1fda60_0 .net "cycles_consumed", 31 0, v000001c26a1fcac0_0;  1 drivers
v000001c26a1fd2e0_0 .var "input_clk", 0 0;
v000001c26a1fd380_0 .var "rst", 0 0;
S_000001c269fa96a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001c269f99f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001c26a140720 .functor NOR 1, v000001c26a1fd2e0_0, v000001c26a1ec270_0, C4<0>, C4<0>;
L_000001c26a140480 .functor AND 1, v000001c26a1d3150_0, v000001c26a1d3e70_0, C4<1>, C4<1>;
L_000001c26a1404f0 .functor AND 1, L_000001c26a140480, L_000001c26a1fd920, C4<1>, C4<1>;
L_000001c26a141050 .functor AND 1, v000001c26a1c1d70_0, v000001c26a1c1410_0, C4<1>, C4<1>;
L_000001c26a141130 .functor AND 1, L_000001c26a141050, L_000001c26a1fdc40, C4<1>, C4<1>;
L_000001c26a13fd80 .functor AND 1, v000001c26a1ed5d0_0, v000001c26a1ed030_0, C4<1>, C4<1>;
L_000001c26a13fe60 .functor AND 1, L_000001c26a13fd80, L_000001c26a1fc7a0, C4<1>, C4<1>;
L_000001c26a140640 .functor AND 1, v000001c26a1d3150_0, v000001c26a1d3e70_0, C4<1>, C4<1>;
L_000001c26a141440 .functor AND 1, L_000001c26a140640, L_000001c26a1fc020, C4<1>, C4<1>;
L_000001c26a140090 .functor AND 1, v000001c26a1c1d70_0, v000001c26a1c1410_0, C4<1>, C4<1>;
L_000001c26a140bf0 .functor AND 1, L_000001c26a140090, L_000001c26a1fc0c0, C4<1>, C4<1>;
L_000001c26a140100 .functor AND 1, v000001c26a1ed5d0_0, v000001c26a1ed030_0, C4<1>, C4<1>;
L_000001c26a1411a0 .functor AND 1, L_000001c26a140100, L_000001c26a1fdba0, C4<1>, C4<1>;
L_000001c26a204d70 .functor NOT 1, L_000001c26a140720, C4<0>, C4<0>, C4<0>;
L_000001c26a2056a0 .functor NOT 1, L_000001c26a140720, C4<0>, C4<0>, C4<0>;
L_000001c26a26a510 .functor NOT 1, L_000001c26a140720, C4<0>, C4<0>, C4<0>;
L_000001c26a26be70 .functor NOT 1, L_000001c26a140720, C4<0>, C4<0>, C4<0>;
L_000001c26a26bb60 .functor NOT 1, L_000001c26a140720, C4<0>, C4<0>, C4<0>;
L_000001c26a27f2e0 .functor BUFZ 32, v000001c26a1ea0b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c26a1eee30_0 .net "EX1_ALU_OPER1", 31 0, L_000001c26a205fd0;  1 drivers
v000001c26a1eeed0_0 .net "EX1_ALU_OPER2", 31 0, L_000001c26a26b930;  1 drivers
v000001c26a1f1090_0 .net "EX1_PC", 31 0, v000001c26a1d1490_0;  1 drivers
v000001c26a1f07d0_0 .net "EX1_PFC", 31 0, v000001c26a1d2cf0_0;  1 drivers
v000001c26a1ef830_0 .net "EX1_PFC_to_IF", 31 0, L_000001c26a2030a0;  1 drivers
v000001c26a1ef470_0 .net "EX1_forward_to_B", 31 0, v000001c26a1d1f30_0;  1 drivers
v000001c26a1ef510_0 .net "EX1_is_beq", 0 0, v000001c26a1d09f0_0;  1 drivers
v000001c26a1f0d70_0 .net "EX1_is_bne", 0 0, v000001c26a1d1850_0;  1 drivers
v000001c26a1f0690_0 .net "EX1_is_jal", 0 0, v000001c26a1d15d0_0;  1 drivers
v000001c26a1f0b90_0 .net "EX1_is_jr", 0 0, v000001c26a1d2570_0;  1 drivers
v000001c26a1f0190_0 .net "EX1_is_oper2_immed", 0 0, v000001c26a1d18f0_0;  1 drivers
v000001c26a1f02d0_0 .net "EX1_memread", 0 0, v000001c26a1d1d50_0;  1 drivers
v000001c26a1effb0_0 .net "EX1_memwrite", 0 0, v000001c26a1d1fd0_0;  1 drivers
v000001c26a1efe70_0 .net "EX1_opcode", 11 0, v000001c26a1d1170_0;  1 drivers
v000001c26a1f0f50_0 .net "EX1_predicted", 0 0, v000001c26a1d1990_0;  1 drivers
v000001c26a1eed90_0 .net "EX1_rd_ind", 4 0, v000001c26a1d1210_0;  1 drivers
v000001c26a1ef3d0_0 .net "EX1_rd_indzero", 0 0, v000001c26a1d2070_0;  1 drivers
v000001c26a1f0370_0 .net "EX1_regwrite", 0 0, v000001c26a1d2ed0_0;  1 drivers
v000001c26a1ef5b0_0 .net "EX1_rs1", 31 0, v000001c26a1d1a30_0;  1 drivers
v000001c26a1ef6f0_0 .net "EX1_rs1_ind", 4 0, v000001c26a1d2750_0;  1 drivers
v000001c26a1efc90_0 .net "EX1_rs2", 31 0, v000001c26a1d0d10_0;  1 drivers
v000001c26a1f0410_0 .net "EX1_rs2_ind", 4 0, v000001c26a1d0db0_0;  1 drivers
v000001c26a1f0af0_0 .net "EX1_rs2_out", 31 0, L_000001c26a26b380;  1 drivers
v000001c26a1ee9d0_0 .net "EX2_ALU_OPER1", 31 0, v000001c26a1d4410_0;  1 drivers
v000001c26a1f00f0_0 .net "EX2_ALU_OPER2", 31 0, v000001c26a1d3b50_0;  1 drivers
v000001c26a1ee930_0 .net "EX2_ALU_OUT", 31 0, L_000001c26a2010c0;  1 drivers
v000001c26a1eebb0_0 .net "EX2_PC", 31 0, v000001c26a1d4230_0;  1 drivers
v000001c26a1f04b0_0 .net "EX2_PFC_to_IF", 31 0, v000001c26a1d40f0_0;  1 drivers
v000001c26a1ef650_0 .net "EX2_forward_to_B", 31 0, v000001c26a1d4370_0;  1 drivers
v000001c26a1efd30_0 .net "EX2_is_beq", 0 0, v000001c26a1d2f70_0;  1 drivers
v000001c26a1ef790_0 .net "EX2_is_bne", 0 0, v000001c26a1d3bf0_0;  1 drivers
v000001c26a1eec50_0 .net "EX2_is_jal", 0 0, v000001c26a1d3650_0;  1 drivers
v000001c26a1efdd0_0 .net "EX2_is_jr", 0 0, v000001c26a1d3010_0;  1 drivers
v000001c26a1f0550_0 .net "EX2_is_oper2_immed", 0 0, v000001c26a1d33d0_0;  1 drivers
v000001c26a1ef8d0_0 .net "EX2_memread", 0 0, v000001c26a1d3470_0;  1 drivers
v000001c26a1f0ff0_0 .net "EX2_memwrite", 0 0, v000001c26a1d4190_0;  1 drivers
v000001c26a1ef0b0_0 .net "EX2_opcode", 11 0, v000001c26a1d42d0_0;  1 drivers
v000001c26a1eff10_0 .net "EX2_predicted", 0 0, v000001c26a1d3c90_0;  1 drivers
v000001c26a1f05f0_0 .net "EX2_rd_ind", 4 0, v000001c26a1d3dd0_0;  1 drivers
v000001c26a1f0910_0 .net "EX2_rd_indzero", 0 0, v000001c26a1d3e70_0;  1 drivers
v000001c26a1efb50_0 .net "EX2_regwrite", 0 0, v000001c26a1d3150_0;  1 drivers
v000001c26a1eea70_0 .net "EX2_rs1", 31 0, v000001c26a1d3f10_0;  1 drivers
v000001c26a1f0730_0 .net "EX2_rs1_ind", 4 0, v000001c26a1d44b0_0;  1 drivers
v000001c26a1f0c30_0 .net "EX2_rs2_ind", 4 0, v000001c26a1d36f0_0;  1 drivers
v000001c26a1f0e10_0 .net "EX2_rs2_out", 31 0, v000001c26a1d4550_0;  1 drivers
v000001c26a1eef70_0 .net "ID_INST", 31 0, v000001c26a1dcc60_0;  1 drivers
v000001c26a1f09b0_0 .net "ID_PC", 31 0, v000001c26a1dcee0_0;  1 drivers
v000001c26a1f0a50_0 .net "ID_PFC_to_EX", 31 0, L_000001c26a1fffe0;  1 drivers
v000001c26a1f0cd0_0 .net "ID_PFC_to_IF", 31 0, L_000001c26a200c60;  1 drivers
v000001c26a1ef970_0 .net "ID_forward_to_B", 31 0, L_000001c26a1ffa40;  1 drivers
v000001c26a1efa10_0 .net "ID_is_beq", 0 0, L_000001c26a200260;  1 drivers
v000001c26a1eeb10_0 .net "ID_is_bne", 0 0, L_000001c26a2003a0;  1 drivers
v000001c26a1eecf0_0 .net "ID_is_j", 0 0, L_000001c26a203460;  1 drivers
v000001c26a1ef010_0 .net "ID_is_jal", 0 0, L_000001c26a201700;  1 drivers
v000001c26a1ef150_0 .net "ID_is_jr", 0 0, L_000001c26a200440;  1 drivers
v000001c26a1efab0_0 .net "ID_is_oper2_immed", 0 0, L_000001c26a2047c0;  1 drivers
v000001c26a1ef1f0_0 .net "ID_memread", 0 0, L_000001c26a2017a0;  1 drivers
v000001c26a1ef290_0 .net "ID_memwrite", 0 0, L_000001c26a202d80;  1 drivers
v000001c26a1efbf0_0 .net "ID_opcode", 11 0, v000001c26a1ebd70_0;  1 drivers
v000001c26a1f0050_0 .net "ID_predicted", 0 0, v000001c26a1d5be0_0;  1 drivers
v000001c26a1f1270_0 .net "ID_rd_ind", 4 0, v000001c26a1e9e30_0;  1 drivers
v000001c26a1f1310_0 .net "ID_regwrite", 0 0, L_000001c26a202880;  1 drivers
v000001c26a1f11d0_0 .net "ID_rs1", 31 0, v000001c26a1db040_0;  1 drivers
v000001c26a1f1130_0 .net "ID_rs1_ind", 4 0, v000001c26a1ebf50_0;  1 drivers
v000001c26a1f13b0_0 .net "ID_rs2", 31 0, v000001c26a1dc8a0_0;  1 drivers
v000001c26a1f1450_0 .net "ID_rs2_ind", 4 0, v000001c26a1ebcd0_0;  1 drivers
v000001c26a1f16d0_0 .net "IF_INST", 31 0, L_000001c26a205e80;  1 drivers
v000001c26a1f1770_0 .net "IF_pc", 31 0, v000001c26a1ea0b0_0;  1 drivers
v000001c26a1f14f0_0 .net "MEM_ALU_OUT", 31 0, v000001c26a1c1910_0;  1 drivers
v000001c26a1f1810_0 .net "MEM_Data_mem_out", 31 0, v000001c26a1ee110_0;  1 drivers
v000001c26a1f1630_0 .net "MEM_memread", 0 0, v000001c26a1c2630_0;  1 drivers
v000001c26a1f1590_0 .net "MEM_memwrite", 0 0, v000001c26a1c24f0_0;  1 drivers
v000001c26a1fca20_0 .net "MEM_opcode", 11 0, v000001c26a1c1cd0_0;  1 drivers
v000001c26a1fd9c0_0 .net "MEM_rd_ind", 4 0, v000001c26a1c2270_0;  1 drivers
v000001c26a1fe000_0 .net "MEM_rd_indzero", 0 0, v000001c26a1c1410_0;  1 drivers
v000001c26a1fd6a0_0 .net "MEM_regwrite", 0 0, v000001c26a1c1d70_0;  1 drivers
v000001c26a1fde20_0 .net "MEM_rs2", 31 0, v000001c26a1c2a90_0;  1 drivers
v000001c26a1fdce0_0 .net "PC", 31 0, L_000001c26a27f2e0;  alias, 1 drivers
v000001c26a1fc340_0 .net "STALL_ID1_FLUSH", 0 0, v000001c26a1d6ae0_0;  1 drivers
v000001c26a1fc3e0_0 .net "STALL_ID2_FLUSH", 0 0, v000001c26a1d6b80_0;  1 drivers
v000001c26a1fce80_0 .net "STALL_IF_FLUSH", 0 0, v000001c26a1d9ce0_0;  1 drivers
v000001c26a1fc8e0_0 .net "WB_ALU_OUT", 31 0, v000001c26a1ee570_0;  1 drivers
v000001c26a1fc160_0 .net "WB_Data_mem_out", 31 0, v000001c26a1ece50_0;  1 drivers
v000001c26a1fd100_0 .net "WB_memread", 0 0, v000001c26a1ed530_0;  1 drivers
v000001c26a1fd880_0 .net "WB_rd_ind", 4 0, v000001c26a1ecef0_0;  1 drivers
v000001c26a1fe460_0 .net "WB_rd_indzero", 0 0, v000001c26a1ed030_0;  1 drivers
v000001c26a1fd740_0 .net "WB_regwrite", 0 0, v000001c26a1ed5d0_0;  1 drivers
v000001c26a1fd7e0_0 .net "Wrong_prediction", 0 0, L_000001c26a26be00;  1 drivers
v000001c26a1fd560_0 .net *"_ivl_1", 0 0, L_000001c26a140480;  1 drivers
v000001c26a1fc660_0 .net *"_ivl_13", 0 0, L_000001c26a13fd80;  1 drivers
v000001c26a1fcfc0_0 .net *"_ivl_14", 0 0, L_000001c26a1fc7a0;  1 drivers
v000001c26a1fdec0_0 .net *"_ivl_19", 0 0, L_000001c26a140640;  1 drivers
v000001c26a1fc200_0 .net *"_ivl_2", 0 0, L_000001c26a1fd920;  1 drivers
v000001c26a1fcc00_0 .net *"_ivl_20", 0 0, L_000001c26a1fc020;  1 drivers
v000001c26a1fc700_0 .net *"_ivl_25", 0 0, L_000001c26a140090;  1 drivers
v000001c26a1fd1a0_0 .net *"_ivl_26", 0 0, L_000001c26a1fc0c0;  1 drivers
v000001c26a1fe320_0 .net *"_ivl_31", 0 0, L_000001c26a140100;  1 drivers
v000001c26a1fc2a0_0 .net *"_ivl_32", 0 0, L_000001c26a1fdba0;  1 drivers
v000001c26a1fe0a0_0 .net *"_ivl_40", 31 0, L_000001c26a201ac0;  1 drivers
L_000001c26a220c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1fdd80_0 .net *"_ivl_43", 26 0, L_000001c26a220c58;  1 drivers
L_000001c26a220ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1fe1e0_0 .net/2u *"_ivl_44", 31 0, L_000001c26a220ca0;  1 drivers
v000001c26a1fe500_0 .net *"_ivl_52", 31 0, L_000001c26a271d70;  1 drivers
L_000001c26a220d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1fdf60_0 .net *"_ivl_55", 26 0, L_000001c26a220d30;  1 drivers
L_000001c26a220d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1fd060_0 .net/2u *"_ivl_56", 31 0, L_000001c26a220d78;  1 drivers
v000001c26a1fc980_0 .net *"_ivl_7", 0 0, L_000001c26a141050;  1 drivers
v000001c26a1fd240_0 .net *"_ivl_8", 0 0, L_000001c26a1fdc40;  1 drivers
v000001c26a1fd420_0 .net "alu_selA", 1 0, L_000001c26a1fd600;  1 drivers
v000001c26a1fc840_0 .net "alu_selB", 1 0, L_000001c26a200da0;  1 drivers
v000001c26a1fe140_0 .net "clk", 0 0, L_000001c26a140720;  1 drivers
v000001c26a1fcac0_0 .var "cycles_consumed", 31 0;
v000001c26a1fe280_0 .net "exhaz", 0 0, L_000001c26a141130;  1 drivers
v000001c26a1fcde0_0 .net "exhaz2", 0 0, L_000001c26a140bf0;  1 drivers
v000001c26a1fd4c0_0 .net "hlt", 0 0, v000001c26a1ec270_0;  1 drivers
v000001c26a1fcca0_0 .net "idhaz", 0 0, L_000001c26a1404f0;  1 drivers
v000001c26a1fe5a0_0 .net "idhaz2", 0 0, L_000001c26a141440;  1 drivers
v000001c26a1fe640_0 .net "if_id_write", 0 0, v000001c26a1d8b60_0;  1 drivers
v000001c26a1fe3c0_0 .net "input_clk", 0 0, v000001c26a1fd2e0_0;  1 drivers
v000001c26a1fcb60_0 .net "is_branch_and_taken", 0 0, L_000001c26a205b00;  1 drivers
v000001c26a1fbf80_0 .net "memhaz", 0 0, L_000001c26a13fe60;  1 drivers
v000001c26a1fdb00_0 .net "memhaz2", 0 0, L_000001c26a1411a0;  1 drivers
v000001c26a1fc480_0 .net "pc_src", 2 0, L_000001c26a1ff9a0;  1 drivers
v000001c26a1fbee0_0 .net "pc_write", 0 0, v000001c26a1da000_0;  1 drivers
v000001c26a1fc5c0_0 .net "rst", 0 0, v000001c26a1fd380_0;  1 drivers
v000001c26a1fcd40_0 .net "store_rs2_forward", 1 0, L_000001c26a1ff220;  1 drivers
v000001c26a1fcf20_0 .net "wdata_to_reg_file", 31 0, L_000001c26a26bd90;  1 drivers
E_000001c26a158ff0/0 .event negedge, v000001c26a1d6fe0_0;
E_000001c26a158ff0/1 .event posedge, v000001c26a1c30d0_0;
E_000001c26a158ff0 .event/or E_000001c26a158ff0/0, E_000001c26a158ff0/1;
L_000001c26a1fd920 .cmp/eq 5, v000001c26a1d3dd0_0, v000001c26a1d2750_0;
L_000001c26a1fdc40 .cmp/eq 5, v000001c26a1c2270_0, v000001c26a1d2750_0;
L_000001c26a1fc7a0 .cmp/eq 5, v000001c26a1ecef0_0, v000001c26a1d2750_0;
L_000001c26a1fc020 .cmp/eq 5, v000001c26a1d3dd0_0, v000001c26a1d0db0_0;
L_000001c26a1fc0c0 .cmp/eq 5, v000001c26a1c2270_0, v000001c26a1d0db0_0;
L_000001c26a1fdba0 .cmp/eq 5, v000001c26a1ecef0_0, v000001c26a1d0db0_0;
L_000001c26a201ac0 .concat [ 5 27 0 0], v000001c26a1e9e30_0, L_000001c26a220c58;
L_000001c26a202420 .cmp/ne 32, L_000001c26a201ac0, L_000001c26a220ca0;
L_000001c26a271d70 .concat [ 5 27 0 0], v000001c26a1d3dd0_0, L_000001c26a220d30;
L_000001c26a272770 .cmp/ne 32, L_000001c26a271d70, L_000001c26a220d78;
S_000001c269f1d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001c26a140aa0 .functor NOT 1, L_000001c26a141130, C4<0>, C4<0>, C4<0>;
L_000001c26a13ffb0 .functor AND 1, L_000001c26a13fe60, L_000001c26a140aa0, C4<1>, C4<1>;
L_000001c26a140170 .functor OR 1, L_000001c26a1404f0, L_000001c26a13ffb0, C4<0>, C4<0>;
L_000001c26a140020 .functor OR 1, L_000001c26a1404f0, L_000001c26a141130, C4<0>, C4<0>;
v000001c26a166760_0 .net *"_ivl_12", 0 0, L_000001c26a140020;  1 drivers
v000001c26a165900_0 .net *"_ivl_2", 0 0, L_000001c26a140aa0;  1 drivers
v000001c26a166940_0 .net *"_ivl_5", 0 0, L_000001c26a13ffb0;  1 drivers
v000001c26a166a80_0 .net *"_ivl_7", 0 0, L_000001c26a140170;  1 drivers
v000001c26a167700_0 .net "alu_selA", 1 0, L_000001c26a1fd600;  alias, 1 drivers
v000001c26a167200_0 .net "exhaz", 0 0, L_000001c26a141130;  alias, 1 drivers
v000001c26a166b20_0 .net "idhaz", 0 0, L_000001c26a1404f0;  alias, 1 drivers
v000001c26a166c60_0 .net "memhaz", 0 0, L_000001c26a13fe60;  alias, 1 drivers
L_000001c26a1fd600 .concat8 [ 1 1 0 0], L_000001c26a140170, L_000001c26a140020;
S_000001c269f1d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001c26a140b80 .functor NOT 1, L_000001c26a140bf0, C4<0>, C4<0>, C4<0>;
L_000001c26a1401e0 .functor AND 1, L_000001c26a1411a0, L_000001c26a140b80, C4<1>, C4<1>;
L_000001c26a1402c0 .functor OR 1, L_000001c26a141440, L_000001c26a1401e0, C4<0>, C4<0>;
L_000001c26a140330 .functor NOT 1, v000001c26a1d18f0_0, C4<0>, C4<0>, C4<0>;
L_000001c26a1406b0 .functor AND 1, L_000001c26a1402c0, L_000001c26a140330, C4<1>, C4<1>;
L_000001c26a140c60 .functor OR 1, L_000001c26a141440, L_000001c26a140bf0, C4<0>, C4<0>;
L_000001c26a1413d0 .functor NOT 1, v000001c26a1d18f0_0, C4<0>, C4<0>, C4<0>;
L_000001c26a140560 .functor AND 1, L_000001c26a140c60, L_000001c26a1413d0, C4<1>, C4<1>;
v000001c26a165cc0_0 .net "EX1_is_oper2_immed", 0 0, v000001c26a1d18f0_0;  alias, 1 drivers
v000001c26a1677a0_0 .net *"_ivl_11", 0 0, L_000001c26a1406b0;  1 drivers
v000001c26a1659a0_0 .net *"_ivl_16", 0 0, L_000001c26a140c60;  1 drivers
v000001c26a166d00_0 .net *"_ivl_17", 0 0, L_000001c26a1413d0;  1 drivers
v000001c26a165a40_0 .net *"_ivl_2", 0 0, L_000001c26a140b80;  1 drivers
v000001c26a166da0_0 .net *"_ivl_20", 0 0, L_000001c26a140560;  1 drivers
v000001c26a165b80_0 .net *"_ivl_5", 0 0, L_000001c26a1401e0;  1 drivers
v000001c26a166e40_0 .net *"_ivl_7", 0 0, L_000001c26a1402c0;  1 drivers
v000001c26a166ee0_0 .net *"_ivl_8", 0 0, L_000001c26a140330;  1 drivers
v000001c26a166f80_0 .net "alu_selB", 1 0, L_000001c26a200da0;  alias, 1 drivers
v000001c26a167020_0 .net "exhaz", 0 0, L_000001c26a140bf0;  alias, 1 drivers
v000001c26a1670c0_0 .net "idhaz", 0 0, L_000001c26a141440;  alias, 1 drivers
v000001c26a165c20_0 .net "memhaz", 0 0, L_000001c26a1411a0;  alias, 1 drivers
L_000001c26a200da0 .concat8 [ 1 1 0 0], L_000001c26a1406b0, L_000001c26a140560;
S_000001c269f169c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001c26a141520 .functor NOT 1, L_000001c26a140bf0, C4<0>, C4<0>, C4<0>;
L_000001c26a141670 .functor AND 1, L_000001c26a1411a0, L_000001c26a141520, C4<1>, C4<1>;
L_000001c26a1417c0 .functor OR 1, L_000001c26a141440, L_000001c26a141670, C4<0>, C4<0>;
L_000001c26a141600 .functor OR 1, L_000001c26a141440, L_000001c26a140bf0, C4<0>, C4<0>;
v000001c26a165d60_0 .net *"_ivl_12", 0 0, L_000001c26a141600;  1 drivers
v000001c26a165e00_0 .net *"_ivl_2", 0 0, L_000001c26a141520;  1 drivers
v000001c26a165ea0_0 .net *"_ivl_5", 0 0, L_000001c26a141670;  1 drivers
v000001c26a165f40_0 .net *"_ivl_7", 0 0, L_000001c26a1417c0;  1 drivers
v000001c26a165fe0_0 .net "exhaz", 0 0, L_000001c26a140bf0;  alias, 1 drivers
v000001c26a166080_0 .net "idhaz", 0 0, L_000001c26a141440;  alias, 1 drivers
v000001c26a0e6260_0 .net "memhaz", 0 0, L_000001c26a1411a0;  alias, 1 drivers
v000001c26a0e5d60_0 .net "store_rs2_forward", 1 0, L_000001c26a1ff220;  alias, 1 drivers
L_000001c26a1ff220 .concat8 [ 1 1 0 0], L_000001c26a1417c0, L_000001c26a141600;
S_000001c269f16b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001c26a0e5b80_0 .net "EX_ALU_OUT", 31 0, L_000001c26a2010c0;  alias, 1 drivers
v000001c26a0e6620_0 .net "EX_memread", 0 0, v000001c26a1d3470_0;  alias, 1 drivers
v000001c26a0cd870_0 .net "EX_memwrite", 0 0, v000001c26a1d4190_0;  alias, 1 drivers
v000001c26a0cdff0_0 .net "EX_opcode", 11 0, v000001c26a1d42d0_0;  alias, 1 drivers
v000001c26a1c0f10_0 .net "EX_rd_ind", 4 0, v000001c26a1d3dd0_0;  alias, 1 drivers
v000001c26a1c1ff0_0 .net "EX_rd_indzero", 0 0, L_000001c26a272770;  1 drivers
v000001c26a1c3530_0 .net "EX_regwrite", 0 0, v000001c26a1d3150_0;  alias, 1 drivers
v000001c26a1c1370_0 .net "EX_rs2_out", 31 0, v000001c26a1d4550_0;  alias, 1 drivers
v000001c26a1c1910_0 .var "MEM_ALU_OUT", 31 0;
v000001c26a1c2630_0 .var "MEM_memread", 0 0;
v000001c26a1c24f0_0 .var "MEM_memwrite", 0 0;
v000001c26a1c1cd0_0 .var "MEM_opcode", 11 0;
v000001c26a1c2270_0 .var "MEM_rd_ind", 4 0;
v000001c26a1c1410_0 .var "MEM_rd_indzero", 0 0;
v000001c26a1c1d70_0 .var "MEM_regwrite", 0 0;
v000001c26a1c2a90_0 .var "MEM_rs2", 31 0;
v000001c26a1c32b0_0 .net "clk", 0 0, L_000001c26a26be70;  1 drivers
v000001c26a1c30d0_0 .net "rst", 0 0, v000001c26a1fd380_0;  alias, 1 drivers
E_000001c26a1590f0 .event posedge, v000001c26a1c30d0_0, v000001c26a1c32b0_0;
S_000001c269f89ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001c269f71470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c269f714a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c269f714e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c269f71518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c269f71550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c269f71588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c269f715c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c269f715f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c269f71630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c269f71668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c269f716a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c269f716d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c269f71710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c269f71748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c269f71780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c269f717b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c269f717f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c269f71828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c269f71860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c269f71898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c269f718d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c269f71908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c269f71940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c269f71978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c269f719b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c26a26a350 .functor XOR 1, L_000001c26a26a2e0, v000001c26a1d3c90_0, C4<0>, C4<0>;
L_000001c26a26a3c0 .functor NOT 1, L_000001c26a26a350, C4<0>, C4<0>, C4<0>;
L_000001c26a26bd20 .functor OR 1, v000001c26a1fd380_0, L_000001c26a26a3c0, C4<0>, C4<0>;
L_000001c26a26be00 .functor NOT 1, L_000001c26a26bd20, C4<0>, C4<0>, C4<0>;
v000001c26a1c6960_0 .net "ALU_OP", 3 0, v000001c26a1c6e60_0;  1 drivers
v000001c26a1c6fa0_0 .net "BranchDecision", 0 0, L_000001c26a26a2e0;  1 drivers
v000001c26a1c75e0_0 .net "CF", 0 0, v000001c26a1c63c0_0;  1 drivers
v000001c26a1c6b40_0 .net "EX_opcode", 11 0, v000001c26a1d42d0_0;  alias, 1 drivers
v000001c26a1c6320_0 .net "Wrong_prediction", 0 0, L_000001c26a26be00;  alias, 1 drivers
v000001c26a1c57e0_0 .net "ZF", 0 0, L_000001c26a26aa50;  1 drivers
L_000001c26a220ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c26a1c5c40_0 .net/2u *"_ivl_0", 31 0, L_000001c26a220ce8;  1 drivers
v000001c26a1c4fc0_0 .net *"_ivl_11", 0 0, L_000001c26a26bd20;  1 drivers
v000001c26a1c5920_0 .net *"_ivl_2", 31 0, L_000001c26a203140;  1 drivers
v000001c26a1c5420_0 .net *"_ivl_6", 0 0, L_000001c26a26a350;  1 drivers
v000001c26a1c5240_0 .net *"_ivl_8", 0 0, L_000001c26a26a3c0;  1 drivers
v000001c26a1c6d20_0 .net "alu_out", 31 0, L_000001c26a2010c0;  alias, 1 drivers
v000001c26a1c56a0_0 .net "alu_outw", 31 0, v000001c26a1c72c0_0;  1 drivers
v000001c26a1c6460_0 .net "is_beq", 0 0, v000001c26a1d2f70_0;  alias, 1 drivers
v000001c26a1c6dc0_0 .net "is_bne", 0 0, v000001c26a1d3bf0_0;  alias, 1 drivers
v000001c26a1c5d80_0 .net "is_jal", 0 0, v000001c26a1d3650_0;  alias, 1 drivers
v000001c26a1c59c0_0 .net "oper1", 31 0, v000001c26a1d4410_0;  alias, 1 drivers
v000001c26a1c54c0_0 .net "oper2", 31 0, v000001c26a1d3b50_0;  alias, 1 drivers
v000001c26a1c7220_0 .net "pc", 31 0, v000001c26a1d4230_0;  alias, 1 drivers
v000001c26a1c5e20_0 .net "predicted", 0 0, v000001c26a1d3c90_0;  alias, 1 drivers
v000001c26a1c5560_0 .net "rst", 0 0, v000001c26a1fd380_0;  alias, 1 drivers
L_000001c26a203140 .arith/sum 32, v000001c26a1d4230_0, L_000001c26a220ce8;
L_000001c26a2010c0 .functor MUXZ 32, v000001c26a1c72c0_0, L_000001c26a203140, v000001c26a1d3650_0, C4<>;
S_000001c269f89c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001c269f89ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001c26a26b310 .functor AND 1, v000001c26a1d2f70_0, L_000001c26a269f60, C4<1>, C4<1>;
L_000001c26a26b7e0 .functor NOT 1, L_000001c26a269f60, C4<0>, C4<0>, C4<0>;
L_000001c26a26b850 .functor AND 1, v000001c26a1d3bf0_0, L_000001c26a26b7e0, C4<1>, C4<1>;
L_000001c26a26a2e0 .functor OR 1, L_000001c26a26b310, L_000001c26a26b850, C4<0>, C4<0>;
v000001c26a1c4f20_0 .net "BranchDecision", 0 0, L_000001c26a26a2e0;  alias, 1 drivers
v000001c26a1c5600_0 .net *"_ivl_2", 0 0, L_000001c26a26b7e0;  1 drivers
v000001c26a1c6c80_0 .net "is_beq", 0 0, v000001c26a1d2f70_0;  alias, 1 drivers
v000001c26a1c5880_0 .net "is_beq_taken", 0 0, L_000001c26a26b310;  1 drivers
v000001c26a1c51a0_0 .net "is_bne", 0 0, v000001c26a1d3bf0_0;  alias, 1 drivers
v000001c26a1c6140_0 .net "is_bne_taken", 0 0, L_000001c26a26b850;  1 drivers
v000001c26a1c68c0_0 .net "is_eq", 0 0, L_000001c26a269f60;  1 drivers
v000001c26a1c5ec0_0 .net "oper1", 31 0, v000001c26a1d4410_0;  alias, 1 drivers
v000001c26a1c7180_0 .net "oper2", 31 0, v000001c26a1d3b50_0;  alias, 1 drivers
S_000001c269fd3170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001c269f89c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001c26a26aba0 .functor XOR 1, L_000001c26a203be0, L_000001c26a203aa0, C4<0>, C4<0>;
L_000001c26a26b0e0 .functor XOR 1, L_000001c26a203960, L_000001c26a2038c0, C4<0>, C4<0>;
L_000001c26a26ad60 .functor XOR 1, L_000001c26a203b40, L_000001c26a203dc0, C4<0>, C4<0>;
L_000001c26a26add0 .functor XOR 1, L_000001c26a203a00, L_000001c26a203c80, C4<0>, C4<0>;
L_000001c26a26a430 .functor XOR 1, L_000001c26a203d20, L_000001c26a2036e0, C4<0>, C4<0>;
L_000001c26a26b2a0 .functor XOR 1, L_000001c26a203780, L_000001c26a203820, C4<0>, C4<0>;
L_000001c26a26b3f0 .functor XOR 1, L_000001c26a26e350, L_000001c26a26fed0, C4<0>, C4<0>;
L_000001c26a26a740 .functor XOR 1, L_000001c26a2705b0, L_000001c26a26eb70, C4<0>, C4<0>;
L_000001c26a26a900 .functor XOR 1, L_000001c26a26fd90, L_000001c26a26ead0, C4<0>, C4<0>;
L_000001c26a26b230 .functor XOR 1, L_000001c26a26fcf0, L_000001c26a26fe30, C4<0>, C4<0>;
L_000001c26a26a270 .functor XOR 1, L_000001c26a26edf0, L_000001c26a2706f0, C4<0>, C4<0>;
L_000001c26a26a890 .functor XOR 1, L_000001c26a26f610, L_000001c26a26e710, C4<0>, C4<0>;
L_000001c26a26b460 .functor XOR 1, L_000001c26a26ec10, L_000001c26a26e7b0, C4<0>, C4<0>;
L_000001c26a26ac80 .functor XOR 1, L_000001c26a2700b0, L_000001c26a26e490, C4<0>, C4<0>;
L_000001c26a26b690 .functor XOR 1, L_000001c26a2703d0, L_000001c26a26df90, C4<0>, C4<0>;
L_000001c26a26b8c0 .functor XOR 1, L_000001c26a26f390, L_000001c26a26f110, C4<0>, C4<0>;
L_000001c26a26b4d0 .functor XOR 1, L_000001c26a26f9d0, L_000001c26a26ecb0, C4<0>, C4<0>;
L_000001c26a26b620 .functor XOR 1, L_000001c26a26e850, L_000001c26a26e3f0, C4<0>, C4<0>;
L_000001c26a26a0b0 .functor XOR 1, L_000001c26a26f250, L_000001c26a26ee90, C4<0>, C4<0>;
L_000001c26a26b700 .functor XOR 1, L_000001c26a26ff70, L_000001c26a26e5d0, C4<0>, C4<0>;
L_000001c26a26a040 .functor XOR 1, L_000001c26a2701f0, L_000001c26a270650, C4<0>, C4<0>;
L_000001c26a26a9e0 .functor XOR 1, L_000001c26a26f070, L_000001c26a26ed50, C4<0>, C4<0>;
L_000001c26a26b9a0 .functor XOR 1, L_000001c26a270290, L_000001c26a26e8f0, C4<0>, C4<0>;
L_000001c26a26a200 .functor XOR 1, L_000001c26a270330, L_000001c26a26e530, C4<0>, C4<0>;
L_000001c26a26a190 .functor XOR 1, L_000001c26a26f6b0, L_000001c26a26f570, C4<0>, C4<0>;
L_000001c26a26aac0 .functor XOR 1, L_000001c26a26ea30, L_000001c26a270470, C4<0>, C4<0>;
L_000001c26a26a7b0 .functor XOR 1, L_000001c26a26fb10, L_000001c26a26f750, C4<0>, C4<0>;
L_000001c26a26ab30 .functor XOR 1, L_000001c26a26e210, L_000001c26a26e2b0, C4<0>, C4<0>;
L_000001c26a26ac10 .functor XOR 1, L_000001c26a26ef30, L_000001c26a270510, C4<0>, C4<0>;
L_000001c26a26b150 .functor XOR 1, L_000001c26a26e030, L_000001c26a26efd0, C4<0>, C4<0>;
L_000001c26a26baf0 .functor XOR 1, L_000001c26a26e990, L_000001c26a26f2f0, C4<0>, C4<0>;
L_000001c26a26aeb0 .functor XOR 1, L_000001c26a26f1b0, L_000001c26a26e170, C4<0>, C4<0>;
L_000001c26a269f60/0/0 .functor OR 1, L_000001c26a26f430, L_000001c26a270010, L_000001c26a26f4d0, L_000001c26a26f7f0;
L_000001c26a269f60/0/4 .functor OR 1, L_000001c26a26e670, L_000001c26a26f890, L_000001c26a26f930, L_000001c26a26fa70;
L_000001c26a269f60/0/8 .functor OR 1, L_000001c26a26fbb0, L_000001c26a26fc50, L_000001c26a270150, L_000001c26a272e50;
L_000001c26a269f60/0/12 .functor OR 1, L_000001c26a271730, L_000001c26a272270, L_000001c26a272310, L_000001c26a2717d0;
L_000001c26a269f60/0/16 .functor OR 1, L_000001c26a2724f0, L_000001c26a271870, L_000001c26a271410, L_000001c26a271cd0;
L_000001c26a269f60/0/20 .functor OR 1, L_000001c26a270a10, L_000001c26a270ab0, L_000001c26a2715f0, L_000001c26a271910;
L_000001c26a269f60/0/24 .functor OR 1, L_000001c26a270b50, L_000001c26a271050, L_000001c26a270830, L_000001c26a271f50;
L_000001c26a269f60/0/28 .functor OR 1, L_000001c26a2712d0, L_000001c26a2729f0, L_000001c26a271370, L_000001c26a2719b0;
L_000001c26a269f60/1/0 .functor OR 1, L_000001c26a269f60/0/0, L_000001c26a269f60/0/4, L_000001c26a269f60/0/8, L_000001c26a269f60/0/12;
L_000001c26a269f60/1/4 .functor OR 1, L_000001c26a269f60/0/16, L_000001c26a269f60/0/20, L_000001c26a269f60/0/24, L_000001c26a269f60/0/28;
L_000001c26a269f60 .functor NOR 1, L_000001c26a269f60/1/0, L_000001c26a269f60/1/4, C4<0>, C4<0>;
v000001c26a1c19b0_0 .net *"_ivl_0", 0 0, L_000001c26a26aba0;  1 drivers
v000001c26a1c1230_0 .net *"_ivl_101", 0 0, L_000001c26a26ecb0;  1 drivers
v000001c26a1c29f0_0 .net *"_ivl_102", 0 0, L_000001c26a26b620;  1 drivers
v000001c26a1c2090_0 .net *"_ivl_105", 0 0, L_000001c26a26e850;  1 drivers
v000001c26a1c2130_0 .net *"_ivl_107", 0 0, L_000001c26a26e3f0;  1 drivers
v000001c26a1c1050_0 .net *"_ivl_108", 0 0, L_000001c26a26a0b0;  1 drivers
v000001c26a1c3350_0 .net *"_ivl_11", 0 0, L_000001c26a2038c0;  1 drivers
v000001c26a1c35d0_0 .net *"_ivl_111", 0 0, L_000001c26a26f250;  1 drivers
v000001c26a1c2db0_0 .net *"_ivl_113", 0 0, L_000001c26a26ee90;  1 drivers
v000001c26a1c3670_0 .net *"_ivl_114", 0 0, L_000001c26a26b700;  1 drivers
v000001c26a1c1af0_0 .net *"_ivl_117", 0 0, L_000001c26a26ff70;  1 drivers
v000001c26a1c1e10_0 .net *"_ivl_119", 0 0, L_000001c26a26e5d0;  1 drivers
v000001c26a1c2310_0 .net *"_ivl_12", 0 0, L_000001c26a26ad60;  1 drivers
v000001c26a1c14b0_0 .net *"_ivl_120", 0 0, L_000001c26a26a040;  1 drivers
v000001c26a1c2590_0 .net *"_ivl_123", 0 0, L_000001c26a2701f0;  1 drivers
v000001c26a1c10f0_0 .net *"_ivl_125", 0 0, L_000001c26a270650;  1 drivers
v000001c26a1c1c30_0 .net *"_ivl_126", 0 0, L_000001c26a26a9e0;  1 drivers
v000001c26a1c1690_0 .net *"_ivl_129", 0 0, L_000001c26a26f070;  1 drivers
v000001c26a1c33f0_0 .net *"_ivl_131", 0 0, L_000001c26a26ed50;  1 drivers
v000001c26a1c2c70_0 .net *"_ivl_132", 0 0, L_000001c26a26b9a0;  1 drivers
v000001c26a1c1870_0 .net *"_ivl_135", 0 0, L_000001c26a270290;  1 drivers
v000001c26a1c2e50_0 .net *"_ivl_137", 0 0, L_000001c26a26e8f0;  1 drivers
v000001c26a1c2ef0_0 .net *"_ivl_138", 0 0, L_000001c26a26a200;  1 drivers
v000001c26a1c1eb0_0 .net *"_ivl_141", 0 0, L_000001c26a270330;  1 drivers
v000001c26a1c3170_0 .net *"_ivl_143", 0 0, L_000001c26a26e530;  1 drivers
v000001c26a1c2950_0 .net *"_ivl_144", 0 0, L_000001c26a26a190;  1 drivers
v000001c26a1c26d0_0 .net *"_ivl_147", 0 0, L_000001c26a26f6b0;  1 drivers
v000001c26a1c12d0_0 .net *"_ivl_149", 0 0, L_000001c26a26f570;  1 drivers
v000001c26a1c2770_0 .net *"_ivl_15", 0 0, L_000001c26a203b40;  1 drivers
v000001c26a1c21d0_0 .net *"_ivl_150", 0 0, L_000001c26a26aac0;  1 drivers
v000001c26a1c1550_0 .net *"_ivl_153", 0 0, L_000001c26a26ea30;  1 drivers
v000001c26a1c3030_0 .net *"_ivl_155", 0 0, L_000001c26a270470;  1 drivers
v000001c26a1c2d10_0 .net *"_ivl_156", 0 0, L_000001c26a26a7b0;  1 drivers
v000001c26a1c3210_0 .net *"_ivl_159", 0 0, L_000001c26a26fb10;  1 drivers
v000001c26a1c2bd0_0 .net *"_ivl_161", 0 0, L_000001c26a26f750;  1 drivers
v000001c26a1c23b0_0 .net *"_ivl_162", 0 0, L_000001c26a26ab30;  1 drivers
v000001c26a1c1f50_0 .net *"_ivl_165", 0 0, L_000001c26a26e210;  1 drivers
v000001c26a1c2f90_0 .net *"_ivl_167", 0 0, L_000001c26a26e2b0;  1 drivers
v000001c26a1c3490_0 .net *"_ivl_168", 0 0, L_000001c26a26ac10;  1 drivers
v000001c26a1c1a50_0 .net *"_ivl_17", 0 0, L_000001c26a203dc0;  1 drivers
v000001c26a1c1b90_0 .net *"_ivl_171", 0 0, L_000001c26a26ef30;  1 drivers
v000001c26a1c1190_0 .net *"_ivl_173", 0 0, L_000001c26a270510;  1 drivers
v000001c26a1c2810_0 .net *"_ivl_174", 0 0, L_000001c26a26b150;  1 drivers
v000001c26a1c2b30_0 .net *"_ivl_177", 0 0, L_000001c26a26e030;  1 drivers
v000001c26a1c2450_0 .net *"_ivl_179", 0 0, L_000001c26a26efd0;  1 drivers
v000001c26a1c15f0_0 .net *"_ivl_18", 0 0, L_000001c26a26add0;  1 drivers
v000001c26a1c1730_0 .net *"_ivl_180", 0 0, L_000001c26a26baf0;  1 drivers
v000001c26a1c17d0_0 .net *"_ivl_183", 0 0, L_000001c26a26e990;  1 drivers
v000001c26a1c28b0_0 .net *"_ivl_185", 0 0, L_000001c26a26f2f0;  1 drivers
v000001c26a1c3ad0_0 .net *"_ivl_186", 0 0, L_000001c26a26aeb0;  1 drivers
v000001c26a1c3fd0_0 .net *"_ivl_190", 0 0, L_000001c26a26f1b0;  1 drivers
v000001c26a1c3c10_0 .net *"_ivl_192", 0 0, L_000001c26a26e170;  1 drivers
v000001c26a1c47f0_0 .net *"_ivl_194", 0 0, L_000001c26a26f430;  1 drivers
v000001c26a1c3850_0 .net *"_ivl_196", 0 0, L_000001c26a270010;  1 drivers
v000001c26a1c4890_0 .net *"_ivl_198", 0 0, L_000001c26a26f4d0;  1 drivers
v000001c26a1c4110_0 .net *"_ivl_200", 0 0, L_000001c26a26f7f0;  1 drivers
v000001c26a1c4c50_0 .net *"_ivl_202", 0 0, L_000001c26a26e670;  1 drivers
v000001c26a1c4390_0 .net *"_ivl_204", 0 0, L_000001c26a26f890;  1 drivers
v000001c26a1c4070_0 .net *"_ivl_206", 0 0, L_000001c26a26f930;  1 drivers
v000001c26a1c4250_0 .net *"_ivl_208", 0 0, L_000001c26a26fa70;  1 drivers
v000001c26a1c4930_0 .net *"_ivl_21", 0 0, L_000001c26a203a00;  1 drivers
v000001c26a1c3f30_0 .net *"_ivl_210", 0 0, L_000001c26a26fbb0;  1 drivers
v000001c26a1c37b0_0 .net *"_ivl_212", 0 0, L_000001c26a26fc50;  1 drivers
v000001c26a1c41b0_0 .net *"_ivl_214", 0 0, L_000001c26a270150;  1 drivers
v000001c26a1c49d0_0 .net *"_ivl_216", 0 0, L_000001c26a272e50;  1 drivers
v000001c26a1c3b70_0 .net *"_ivl_218", 0 0, L_000001c26a271730;  1 drivers
v000001c26a1c42f0_0 .net *"_ivl_220", 0 0, L_000001c26a272270;  1 drivers
v000001c26a1c44d0_0 .net *"_ivl_222", 0 0, L_000001c26a272310;  1 drivers
v000001c26a1c3e90_0 .net *"_ivl_224", 0 0, L_000001c26a2717d0;  1 drivers
v000001c26a1c4430_0 .net *"_ivl_226", 0 0, L_000001c26a2724f0;  1 drivers
v000001c26a1c3df0_0 .net *"_ivl_228", 0 0, L_000001c26a271870;  1 drivers
v000001c26a1c4570_0 .net *"_ivl_23", 0 0, L_000001c26a203c80;  1 drivers
v000001c26a1c4610_0 .net *"_ivl_230", 0 0, L_000001c26a271410;  1 drivers
v000001c26a1c46b0_0 .net *"_ivl_232", 0 0, L_000001c26a271cd0;  1 drivers
v000001c26a1c38f0_0 .net *"_ivl_234", 0 0, L_000001c26a270a10;  1 drivers
v000001c26a1c3cb0_0 .net *"_ivl_236", 0 0, L_000001c26a270ab0;  1 drivers
v000001c26a1c3710_0 .net *"_ivl_238", 0 0, L_000001c26a2715f0;  1 drivers
v000001c26a1c4750_0 .net *"_ivl_24", 0 0, L_000001c26a26a430;  1 drivers
v000001c26a1c4a70_0 .net *"_ivl_240", 0 0, L_000001c26a271910;  1 drivers
v000001c26a1c3d50_0 .net *"_ivl_242", 0 0, L_000001c26a270b50;  1 drivers
v000001c26a1c4b10_0 .net *"_ivl_244", 0 0, L_000001c26a271050;  1 drivers
v000001c26a1c4bb0_0 .net *"_ivl_246", 0 0, L_000001c26a270830;  1 drivers
v000001c26a1c4cf0_0 .net *"_ivl_248", 0 0, L_000001c26a271f50;  1 drivers
v000001c26a1c4d90_0 .net *"_ivl_250", 0 0, L_000001c26a2712d0;  1 drivers
v000001c26a1c3990_0 .net *"_ivl_252", 0 0, L_000001c26a2729f0;  1 drivers
v000001c26a1c3a30_0 .net *"_ivl_254", 0 0, L_000001c26a271370;  1 drivers
v000001c26a0e6760_0 .net *"_ivl_256", 0 0, L_000001c26a2719b0;  1 drivers
v000001c26a1c7d60_0 .net *"_ivl_27", 0 0, L_000001c26a203d20;  1 drivers
v000001c26a1c8800_0 .net *"_ivl_29", 0 0, L_000001c26a2036e0;  1 drivers
v000001c26a1c7fe0_0 .net *"_ivl_3", 0 0, L_000001c26a203be0;  1 drivers
v000001c26a1c8260_0 .net *"_ivl_30", 0 0, L_000001c26a26b2a0;  1 drivers
v000001c26a1c88a0_0 .net *"_ivl_33", 0 0, L_000001c26a203780;  1 drivers
v000001c26a1c7f40_0 .net *"_ivl_35", 0 0, L_000001c26a203820;  1 drivers
v000001c26a1c77c0_0 .net *"_ivl_36", 0 0, L_000001c26a26b3f0;  1 drivers
v000001c26a1c8120_0 .net *"_ivl_39", 0 0, L_000001c26a26e350;  1 drivers
v000001c26a1c8940_0 .net *"_ivl_41", 0 0, L_000001c26a26fed0;  1 drivers
v000001c26a1c7ae0_0 .net *"_ivl_42", 0 0, L_000001c26a26a740;  1 drivers
v000001c26a1c8300_0 .net *"_ivl_45", 0 0, L_000001c26a2705b0;  1 drivers
v000001c26a1c84e0_0 .net *"_ivl_47", 0 0, L_000001c26a26eb70;  1 drivers
v000001c26a1c7ea0_0 .net *"_ivl_48", 0 0, L_000001c26a26a900;  1 drivers
v000001c26a1c8080_0 .net *"_ivl_5", 0 0, L_000001c26a203aa0;  1 drivers
v000001c26a1c7e00_0 .net *"_ivl_51", 0 0, L_000001c26a26fd90;  1 drivers
v000001c26a1c83a0_0 .net *"_ivl_53", 0 0, L_000001c26a26ead0;  1 drivers
v000001c26a1c8440_0 .net *"_ivl_54", 0 0, L_000001c26a26b230;  1 drivers
v000001c26a1c8580_0 .net *"_ivl_57", 0 0, L_000001c26a26fcf0;  1 drivers
v000001c26a1c7860_0 .net *"_ivl_59", 0 0, L_000001c26a26fe30;  1 drivers
v000001c26a1c7b80_0 .net *"_ivl_6", 0 0, L_000001c26a26b0e0;  1 drivers
v000001c26a1c7720_0 .net *"_ivl_60", 0 0, L_000001c26a26a270;  1 drivers
v000001c26a1c81c0_0 .net *"_ivl_63", 0 0, L_000001c26a26edf0;  1 drivers
v000001c26a1c8620_0 .net *"_ivl_65", 0 0, L_000001c26a2706f0;  1 drivers
v000001c26a1c7cc0_0 .net *"_ivl_66", 0 0, L_000001c26a26a890;  1 drivers
v000001c26a1c7c20_0 .net *"_ivl_69", 0 0, L_000001c26a26f610;  1 drivers
v000001c26a1c86c0_0 .net *"_ivl_71", 0 0, L_000001c26a26e710;  1 drivers
v000001c26a1c8760_0 .net *"_ivl_72", 0 0, L_000001c26a26b460;  1 drivers
v000001c26a1c89e0_0 .net *"_ivl_75", 0 0, L_000001c26a26ec10;  1 drivers
v000001c26a1c8a80_0 .net *"_ivl_77", 0 0, L_000001c26a26e7b0;  1 drivers
v000001c26a1c8b20_0 .net *"_ivl_78", 0 0, L_000001c26a26ac80;  1 drivers
v000001c26a1c8bc0_0 .net *"_ivl_81", 0 0, L_000001c26a2700b0;  1 drivers
v000001c26a1c8da0_0 .net *"_ivl_83", 0 0, L_000001c26a26e490;  1 drivers
v000001c26a1c8c60_0 .net *"_ivl_84", 0 0, L_000001c26a26b690;  1 drivers
v000001c26a1c8d00_0 .net *"_ivl_87", 0 0, L_000001c26a2703d0;  1 drivers
v000001c26a1c7900_0 .net *"_ivl_89", 0 0, L_000001c26a26df90;  1 drivers
v000001c26a1c79a0_0 .net *"_ivl_9", 0 0, L_000001c26a203960;  1 drivers
v000001c26a1c7a40_0 .net *"_ivl_90", 0 0, L_000001c26a26b8c0;  1 drivers
v000001c26a1c5100_0 .net *"_ivl_93", 0 0, L_000001c26a26f390;  1 drivers
v000001c26a1c7540_0 .net *"_ivl_95", 0 0, L_000001c26a26f110;  1 drivers
v000001c26a1c5b00_0 .net *"_ivl_96", 0 0, L_000001c26a26b4d0;  1 drivers
v000001c26a1c5ce0_0 .net *"_ivl_99", 0 0, L_000001c26a26f9d0;  1 drivers
v000001c26a1c6280_0 .net "a", 31 0, v000001c26a1d4410_0;  alias, 1 drivers
v000001c26a1c5380_0 .net "b", 31 0, v000001c26a1d3b50_0;  alias, 1 drivers
v000001c26a1c65a0_0 .net "out", 0 0, L_000001c26a269f60;  alias, 1 drivers
v000001c26a1c6500_0 .net "temp", 31 0, L_000001c26a26e0d0;  1 drivers
L_000001c26a203be0 .part v000001c26a1d4410_0, 0, 1;
L_000001c26a203aa0 .part v000001c26a1d3b50_0, 0, 1;
L_000001c26a203960 .part v000001c26a1d4410_0, 1, 1;
L_000001c26a2038c0 .part v000001c26a1d3b50_0, 1, 1;
L_000001c26a203b40 .part v000001c26a1d4410_0, 2, 1;
L_000001c26a203dc0 .part v000001c26a1d3b50_0, 2, 1;
L_000001c26a203a00 .part v000001c26a1d4410_0, 3, 1;
L_000001c26a203c80 .part v000001c26a1d3b50_0, 3, 1;
L_000001c26a203d20 .part v000001c26a1d4410_0, 4, 1;
L_000001c26a2036e0 .part v000001c26a1d3b50_0, 4, 1;
L_000001c26a203780 .part v000001c26a1d4410_0, 5, 1;
L_000001c26a203820 .part v000001c26a1d3b50_0, 5, 1;
L_000001c26a26e350 .part v000001c26a1d4410_0, 6, 1;
L_000001c26a26fed0 .part v000001c26a1d3b50_0, 6, 1;
L_000001c26a2705b0 .part v000001c26a1d4410_0, 7, 1;
L_000001c26a26eb70 .part v000001c26a1d3b50_0, 7, 1;
L_000001c26a26fd90 .part v000001c26a1d4410_0, 8, 1;
L_000001c26a26ead0 .part v000001c26a1d3b50_0, 8, 1;
L_000001c26a26fcf0 .part v000001c26a1d4410_0, 9, 1;
L_000001c26a26fe30 .part v000001c26a1d3b50_0, 9, 1;
L_000001c26a26edf0 .part v000001c26a1d4410_0, 10, 1;
L_000001c26a2706f0 .part v000001c26a1d3b50_0, 10, 1;
L_000001c26a26f610 .part v000001c26a1d4410_0, 11, 1;
L_000001c26a26e710 .part v000001c26a1d3b50_0, 11, 1;
L_000001c26a26ec10 .part v000001c26a1d4410_0, 12, 1;
L_000001c26a26e7b0 .part v000001c26a1d3b50_0, 12, 1;
L_000001c26a2700b0 .part v000001c26a1d4410_0, 13, 1;
L_000001c26a26e490 .part v000001c26a1d3b50_0, 13, 1;
L_000001c26a2703d0 .part v000001c26a1d4410_0, 14, 1;
L_000001c26a26df90 .part v000001c26a1d3b50_0, 14, 1;
L_000001c26a26f390 .part v000001c26a1d4410_0, 15, 1;
L_000001c26a26f110 .part v000001c26a1d3b50_0, 15, 1;
L_000001c26a26f9d0 .part v000001c26a1d4410_0, 16, 1;
L_000001c26a26ecb0 .part v000001c26a1d3b50_0, 16, 1;
L_000001c26a26e850 .part v000001c26a1d4410_0, 17, 1;
L_000001c26a26e3f0 .part v000001c26a1d3b50_0, 17, 1;
L_000001c26a26f250 .part v000001c26a1d4410_0, 18, 1;
L_000001c26a26ee90 .part v000001c26a1d3b50_0, 18, 1;
L_000001c26a26ff70 .part v000001c26a1d4410_0, 19, 1;
L_000001c26a26e5d0 .part v000001c26a1d3b50_0, 19, 1;
L_000001c26a2701f0 .part v000001c26a1d4410_0, 20, 1;
L_000001c26a270650 .part v000001c26a1d3b50_0, 20, 1;
L_000001c26a26f070 .part v000001c26a1d4410_0, 21, 1;
L_000001c26a26ed50 .part v000001c26a1d3b50_0, 21, 1;
L_000001c26a270290 .part v000001c26a1d4410_0, 22, 1;
L_000001c26a26e8f0 .part v000001c26a1d3b50_0, 22, 1;
L_000001c26a270330 .part v000001c26a1d4410_0, 23, 1;
L_000001c26a26e530 .part v000001c26a1d3b50_0, 23, 1;
L_000001c26a26f6b0 .part v000001c26a1d4410_0, 24, 1;
L_000001c26a26f570 .part v000001c26a1d3b50_0, 24, 1;
L_000001c26a26ea30 .part v000001c26a1d4410_0, 25, 1;
L_000001c26a270470 .part v000001c26a1d3b50_0, 25, 1;
L_000001c26a26fb10 .part v000001c26a1d4410_0, 26, 1;
L_000001c26a26f750 .part v000001c26a1d3b50_0, 26, 1;
L_000001c26a26e210 .part v000001c26a1d4410_0, 27, 1;
L_000001c26a26e2b0 .part v000001c26a1d3b50_0, 27, 1;
L_000001c26a26ef30 .part v000001c26a1d4410_0, 28, 1;
L_000001c26a270510 .part v000001c26a1d3b50_0, 28, 1;
L_000001c26a26e030 .part v000001c26a1d4410_0, 29, 1;
L_000001c26a26efd0 .part v000001c26a1d3b50_0, 29, 1;
L_000001c26a26e990 .part v000001c26a1d4410_0, 30, 1;
L_000001c26a26f2f0 .part v000001c26a1d3b50_0, 30, 1;
LS_000001c26a26e0d0_0_0 .concat8 [ 1 1 1 1], L_000001c26a26aba0, L_000001c26a26b0e0, L_000001c26a26ad60, L_000001c26a26add0;
LS_000001c26a26e0d0_0_4 .concat8 [ 1 1 1 1], L_000001c26a26a430, L_000001c26a26b2a0, L_000001c26a26b3f0, L_000001c26a26a740;
LS_000001c26a26e0d0_0_8 .concat8 [ 1 1 1 1], L_000001c26a26a900, L_000001c26a26b230, L_000001c26a26a270, L_000001c26a26a890;
LS_000001c26a26e0d0_0_12 .concat8 [ 1 1 1 1], L_000001c26a26b460, L_000001c26a26ac80, L_000001c26a26b690, L_000001c26a26b8c0;
LS_000001c26a26e0d0_0_16 .concat8 [ 1 1 1 1], L_000001c26a26b4d0, L_000001c26a26b620, L_000001c26a26a0b0, L_000001c26a26b700;
LS_000001c26a26e0d0_0_20 .concat8 [ 1 1 1 1], L_000001c26a26a040, L_000001c26a26a9e0, L_000001c26a26b9a0, L_000001c26a26a200;
LS_000001c26a26e0d0_0_24 .concat8 [ 1 1 1 1], L_000001c26a26a190, L_000001c26a26aac0, L_000001c26a26a7b0, L_000001c26a26ab30;
LS_000001c26a26e0d0_0_28 .concat8 [ 1 1 1 1], L_000001c26a26ac10, L_000001c26a26b150, L_000001c26a26baf0, L_000001c26a26aeb0;
LS_000001c26a26e0d0_1_0 .concat8 [ 4 4 4 4], LS_000001c26a26e0d0_0_0, LS_000001c26a26e0d0_0_4, LS_000001c26a26e0d0_0_8, LS_000001c26a26e0d0_0_12;
LS_000001c26a26e0d0_1_4 .concat8 [ 4 4 4 4], LS_000001c26a26e0d0_0_16, LS_000001c26a26e0d0_0_20, LS_000001c26a26e0d0_0_24, LS_000001c26a26e0d0_0_28;
L_000001c26a26e0d0 .concat8 [ 16 16 0 0], LS_000001c26a26e0d0_1_0, LS_000001c26a26e0d0_1_4;
L_000001c26a26f1b0 .part v000001c26a1d4410_0, 31, 1;
L_000001c26a26e170 .part v000001c26a1d3b50_0, 31, 1;
L_000001c26a26f430 .part L_000001c26a26e0d0, 0, 1;
L_000001c26a270010 .part L_000001c26a26e0d0, 1, 1;
L_000001c26a26f4d0 .part L_000001c26a26e0d0, 2, 1;
L_000001c26a26f7f0 .part L_000001c26a26e0d0, 3, 1;
L_000001c26a26e670 .part L_000001c26a26e0d0, 4, 1;
L_000001c26a26f890 .part L_000001c26a26e0d0, 5, 1;
L_000001c26a26f930 .part L_000001c26a26e0d0, 6, 1;
L_000001c26a26fa70 .part L_000001c26a26e0d0, 7, 1;
L_000001c26a26fbb0 .part L_000001c26a26e0d0, 8, 1;
L_000001c26a26fc50 .part L_000001c26a26e0d0, 9, 1;
L_000001c26a270150 .part L_000001c26a26e0d0, 10, 1;
L_000001c26a272e50 .part L_000001c26a26e0d0, 11, 1;
L_000001c26a271730 .part L_000001c26a26e0d0, 12, 1;
L_000001c26a272270 .part L_000001c26a26e0d0, 13, 1;
L_000001c26a272310 .part L_000001c26a26e0d0, 14, 1;
L_000001c26a2717d0 .part L_000001c26a26e0d0, 15, 1;
L_000001c26a2724f0 .part L_000001c26a26e0d0, 16, 1;
L_000001c26a271870 .part L_000001c26a26e0d0, 17, 1;
L_000001c26a271410 .part L_000001c26a26e0d0, 18, 1;
L_000001c26a271cd0 .part L_000001c26a26e0d0, 19, 1;
L_000001c26a270a10 .part L_000001c26a26e0d0, 20, 1;
L_000001c26a270ab0 .part L_000001c26a26e0d0, 21, 1;
L_000001c26a2715f0 .part L_000001c26a26e0d0, 22, 1;
L_000001c26a271910 .part L_000001c26a26e0d0, 23, 1;
L_000001c26a270b50 .part L_000001c26a26e0d0, 24, 1;
L_000001c26a271050 .part L_000001c26a26e0d0, 25, 1;
L_000001c26a270830 .part L_000001c26a26e0d0, 26, 1;
L_000001c26a271f50 .part L_000001c26a26e0d0, 27, 1;
L_000001c26a2712d0 .part L_000001c26a26e0d0, 28, 1;
L_000001c26a2729f0 .part L_000001c26a26e0d0, 29, 1;
L_000001c26a271370 .part L_000001c26a26e0d0, 30, 1;
L_000001c26a2719b0 .part L_000001c26a26e0d0, 31, 1;
S_000001c269fd3300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001c269f89ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001c26a1595b0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001c26a26aa50 .functor NOT 1, L_000001c26a202b00, C4<0>, C4<0>, C4<0>;
v000001c26a1c7040_0 .net "A", 31 0, v000001c26a1d4410_0;  alias, 1 drivers
v000001c26a1c70e0_0 .net "ALUOP", 3 0, v000001c26a1c6e60_0;  alias, 1 drivers
v000001c26a1c5f60_0 .net "B", 31 0, v000001c26a1d3b50_0;  alias, 1 drivers
v000001c26a1c63c0_0 .var "CF", 0 0;
v000001c26a1c5740_0 .net "ZF", 0 0, L_000001c26a26aa50;  alias, 1 drivers
v000001c26a1c74a0_0 .net *"_ivl_1", 0 0, L_000001c26a202b00;  1 drivers
v000001c26a1c72c0_0 .var "res", 31 0;
E_000001c26a1597b0 .event anyedge, v000001c26a1c70e0_0, v000001c26a1c6280_0, v000001c26a1c5380_0, v000001c26a1c63c0_0;
L_000001c26a202b00 .reduce/or v000001c26a1c72c0_0;
S_000001c269fcc8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001c269f89ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001c26a17bed0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c26a17bf08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c26a17bf40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c26a17bf78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c26a17bfb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c26a17bfe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c26a17c020 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c26a17c058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c26a17c090 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c26a17c0c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c26a17c100 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c26a17c138 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c26a17c170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c26a17c1a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c26a17c1e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c26a17c218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c26a17c250 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c26a17c288 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c26a17c2c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c26a17c2f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c26a17c330 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c26a17c368 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c26a17c3a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c26a17c3d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c26a17c410 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c26a1c6e60_0 .var "ALU_OP", 3 0;
v000001c26a1c6f00_0 .net "opcode", 11 0, v000001c26a1d42d0_0;  alias, 1 drivers
E_000001c26a1596f0 .event anyedge, v000001c26a0cdff0_0;
S_000001c269fcca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001c26a1d17b0_0 .net "EX1_forward_to_B", 31 0, v000001c26a1d1f30_0;  alias, 1 drivers
v000001c26a1d0c70_0 .net "EX_PFC", 31 0, v000001c26a1d2cf0_0;  alias, 1 drivers
v000001c26a1d1670_0 .net "EX_PFC_to_IF", 31 0, L_000001c26a2030a0;  alias, 1 drivers
v000001c26a1d12b0_0 .net "alu_selA", 1 0, L_000001c26a1fd600;  alias, 1 drivers
v000001c26a1d1350_0 .net "alu_selB", 1 0, L_000001c26a200da0;  alias, 1 drivers
v000001c26a1d24d0_0 .net "ex_haz", 31 0, v000001c26a1c1910_0;  alias, 1 drivers
v000001c26a1d29d0_0 .net "id_haz", 31 0, L_000001c26a2010c0;  alias, 1 drivers
v000001c26a1d2110_0 .net "is_jr", 0 0, v000001c26a1d2570_0;  alias, 1 drivers
v000001c26a1d1df0_0 .net "mem_haz", 31 0, L_000001c26a26bd90;  alias, 1 drivers
v000001c26a1d1030_0 .net "oper1", 31 0, L_000001c26a205fd0;  alias, 1 drivers
v000001c26a1d0e50_0 .net "oper2", 31 0, L_000001c26a26b930;  alias, 1 drivers
v000001c26a1d0950_0 .net "pc", 31 0, v000001c26a1d1490_0;  alias, 1 drivers
v000001c26a1d2e30_0 .net "rs1", 31 0, v000001c26a1d1a30_0;  alias, 1 drivers
v000001c26a1d13f0_0 .net "rs2_in", 31 0, v000001c26a1d0d10_0;  alias, 1 drivers
v000001c26a1d1530_0 .net "rs2_out", 31 0, L_000001c26a26b380;  alias, 1 drivers
v000001c26a1d1ad0_0 .net "store_rs2_forward", 1 0, L_000001c26a1ff220;  alias, 1 drivers
L_000001c26a2030a0 .functor MUXZ 32, v000001c26a1d2cf0_0, L_000001c26a205fd0, v000001c26a1d2570_0, C4<>;
S_000001c269f88230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001c269fcca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001c26a1598f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001c26a205780 .functor NOT 1, L_000001c26a203000, C4<0>, C4<0>, C4<0>;
L_000001c26a205320 .functor NOT 1, L_000001c26a201160, C4<0>, C4<0>, C4<0>;
L_000001c26a204a60 .functor NOT 1, L_000001c26a201c00, C4<0>, C4<0>, C4<0>;
L_000001c26a2057f0 .functor NOT 1, L_000001c26a201de0, C4<0>, C4<0>, C4<0>;
L_000001c26a205940 .functor AND 32, L_000001c26a205010, v000001c26a1d1a30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a205b70 .functor AND 32, L_000001c26a205390, L_000001c26a26bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a205be0 .functor OR 32, L_000001c26a205940, L_000001c26a205b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c26a205cc0 .functor AND 32, L_000001c26a205710, v000001c26a1c1910_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a205d30 .functor OR 32, L_000001c26a205be0, L_000001c26a205cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c26a205f60 .functor AND 32, L_000001c26a2059b0, L_000001c26a2010c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a205fd0 .functor OR 32, L_000001c26a205d30, L_000001c26a205f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c26a1c66e0_0 .net *"_ivl_1", 0 0, L_000001c26a203000;  1 drivers
v000001c26a1c61e0_0 .net *"_ivl_13", 0 0, L_000001c26a201c00;  1 drivers
v000001c26a1c6780_0 .net *"_ivl_14", 0 0, L_000001c26a204a60;  1 drivers
v000001c26a1c6820_0 .net *"_ivl_19", 0 0, L_000001c26a201480;  1 drivers
v000001c26a1c7400_0 .net *"_ivl_2", 0 0, L_000001c26a205780;  1 drivers
v000001c26a1ccc30_0 .net *"_ivl_23", 0 0, L_000001c26a2024c0;  1 drivers
v000001c26a1cb6f0_0 .net *"_ivl_27", 0 0, L_000001c26a201de0;  1 drivers
v000001c26a1cbe70_0 .net *"_ivl_28", 0 0, L_000001c26a2057f0;  1 drivers
v000001c26a1cbf10_0 .net *"_ivl_33", 0 0, L_000001c26a2018e0;  1 drivers
v000001c26a1ca890_0 .net *"_ivl_37", 0 0, L_000001c26a202ba0;  1 drivers
v000001c26a1cb290_0 .net *"_ivl_40", 31 0, L_000001c26a205940;  1 drivers
v000001c26a1cccd0_0 .net *"_ivl_42", 31 0, L_000001c26a205b70;  1 drivers
v000001c26a1cb830_0 .net *"_ivl_44", 31 0, L_000001c26a205be0;  1 drivers
v000001c26a1cb330_0 .net *"_ivl_46", 31 0, L_000001c26a205cc0;  1 drivers
v000001c26a1cbbf0_0 .net *"_ivl_48", 31 0, L_000001c26a205d30;  1 drivers
v000001c26a1cad90_0 .net *"_ivl_50", 31 0, L_000001c26a205f60;  1 drivers
v000001c26a1cac50_0 .net *"_ivl_7", 0 0, L_000001c26a201160;  1 drivers
v000001c26a1cb790_0 .net *"_ivl_8", 0 0, L_000001c26a205320;  1 drivers
v000001c26a1cbc90_0 .net "ina", 31 0, v000001c26a1d1a30_0;  alias, 1 drivers
v000001c26a1cc690_0 .net "inb", 31 0, L_000001c26a26bd90;  alias, 1 drivers
v000001c26a1cacf0_0 .net "inc", 31 0, v000001c26a1c1910_0;  alias, 1 drivers
v000001c26a1cb3d0_0 .net "ind", 31 0, L_000001c26a2010c0;  alias, 1 drivers
v000001c26a1cb470_0 .net "out", 31 0, L_000001c26a205fd0;  alias, 1 drivers
v000001c26a1cb8d0_0 .net "s0", 31 0, L_000001c26a205010;  1 drivers
v000001c26a1cb970_0 .net "s1", 31 0, L_000001c26a205390;  1 drivers
v000001c26a1cc0f0_0 .net "s2", 31 0, L_000001c26a205710;  1 drivers
v000001c26a1cba10_0 .net "s3", 31 0, L_000001c26a2059b0;  1 drivers
v000001c26a1cb510_0 .net "sel", 1 0, L_000001c26a1fd600;  alias, 1 drivers
L_000001c26a203000 .part L_000001c26a1fd600, 1, 1;
LS_000001c26a2033c0_0_0 .concat [ 1 1 1 1], L_000001c26a205780, L_000001c26a205780, L_000001c26a205780, L_000001c26a205780;
LS_000001c26a2033c0_0_4 .concat [ 1 1 1 1], L_000001c26a205780, L_000001c26a205780, L_000001c26a205780, L_000001c26a205780;
LS_000001c26a2033c0_0_8 .concat [ 1 1 1 1], L_000001c26a205780, L_000001c26a205780, L_000001c26a205780, L_000001c26a205780;
LS_000001c26a2033c0_0_12 .concat [ 1 1 1 1], L_000001c26a205780, L_000001c26a205780, L_000001c26a205780, L_000001c26a205780;
LS_000001c26a2033c0_0_16 .concat [ 1 1 1 1], L_000001c26a205780, L_000001c26a205780, L_000001c26a205780, L_000001c26a205780;
LS_000001c26a2033c0_0_20 .concat [ 1 1 1 1], L_000001c26a205780, L_000001c26a205780, L_000001c26a205780, L_000001c26a205780;
LS_000001c26a2033c0_0_24 .concat [ 1 1 1 1], L_000001c26a205780, L_000001c26a205780, L_000001c26a205780, L_000001c26a205780;
LS_000001c26a2033c0_0_28 .concat [ 1 1 1 1], L_000001c26a205780, L_000001c26a205780, L_000001c26a205780, L_000001c26a205780;
LS_000001c26a2033c0_1_0 .concat [ 4 4 4 4], LS_000001c26a2033c0_0_0, LS_000001c26a2033c0_0_4, LS_000001c26a2033c0_0_8, LS_000001c26a2033c0_0_12;
LS_000001c26a2033c0_1_4 .concat [ 4 4 4 4], LS_000001c26a2033c0_0_16, LS_000001c26a2033c0_0_20, LS_000001c26a2033c0_0_24, LS_000001c26a2033c0_0_28;
L_000001c26a2033c0 .concat [ 16 16 0 0], LS_000001c26a2033c0_1_0, LS_000001c26a2033c0_1_4;
L_000001c26a201160 .part L_000001c26a1fd600, 0, 1;
LS_000001c26a200f80_0_0 .concat [ 1 1 1 1], L_000001c26a205320, L_000001c26a205320, L_000001c26a205320, L_000001c26a205320;
LS_000001c26a200f80_0_4 .concat [ 1 1 1 1], L_000001c26a205320, L_000001c26a205320, L_000001c26a205320, L_000001c26a205320;
LS_000001c26a200f80_0_8 .concat [ 1 1 1 1], L_000001c26a205320, L_000001c26a205320, L_000001c26a205320, L_000001c26a205320;
LS_000001c26a200f80_0_12 .concat [ 1 1 1 1], L_000001c26a205320, L_000001c26a205320, L_000001c26a205320, L_000001c26a205320;
LS_000001c26a200f80_0_16 .concat [ 1 1 1 1], L_000001c26a205320, L_000001c26a205320, L_000001c26a205320, L_000001c26a205320;
LS_000001c26a200f80_0_20 .concat [ 1 1 1 1], L_000001c26a205320, L_000001c26a205320, L_000001c26a205320, L_000001c26a205320;
LS_000001c26a200f80_0_24 .concat [ 1 1 1 1], L_000001c26a205320, L_000001c26a205320, L_000001c26a205320, L_000001c26a205320;
LS_000001c26a200f80_0_28 .concat [ 1 1 1 1], L_000001c26a205320, L_000001c26a205320, L_000001c26a205320, L_000001c26a205320;
LS_000001c26a200f80_1_0 .concat [ 4 4 4 4], LS_000001c26a200f80_0_0, LS_000001c26a200f80_0_4, LS_000001c26a200f80_0_8, LS_000001c26a200f80_0_12;
LS_000001c26a200f80_1_4 .concat [ 4 4 4 4], LS_000001c26a200f80_0_16, LS_000001c26a200f80_0_20, LS_000001c26a200f80_0_24, LS_000001c26a200f80_0_28;
L_000001c26a200f80 .concat [ 16 16 0 0], LS_000001c26a200f80_1_0, LS_000001c26a200f80_1_4;
L_000001c26a201c00 .part L_000001c26a1fd600, 1, 1;
LS_000001c26a201200_0_0 .concat [ 1 1 1 1], L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60;
LS_000001c26a201200_0_4 .concat [ 1 1 1 1], L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60;
LS_000001c26a201200_0_8 .concat [ 1 1 1 1], L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60;
LS_000001c26a201200_0_12 .concat [ 1 1 1 1], L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60;
LS_000001c26a201200_0_16 .concat [ 1 1 1 1], L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60;
LS_000001c26a201200_0_20 .concat [ 1 1 1 1], L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60;
LS_000001c26a201200_0_24 .concat [ 1 1 1 1], L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60;
LS_000001c26a201200_0_28 .concat [ 1 1 1 1], L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60, L_000001c26a204a60;
LS_000001c26a201200_1_0 .concat [ 4 4 4 4], LS_000001c26a201200_0_0, LS_000001c26a201200_0_4, LS_000001c26a201200_0_8, LS_000001c26a201200_0_12;
LS_000001c26a201200_1_4 .concat [ 4 4 4 4], LS_000001c26a201200_0_16, LS_000001c26a201200_0_20, LS_000001c26a201200_0_24, LS_000001c26a201200_0_28;
L_000001c26a201200 .concat [ 16 16 0 0], LS_000001c26a201200_1_0, LS_000001c26a201200_1_4;
L_000001c26a201480 .part L_000001c26a1fd600, 0, 1;
LS_000001c26a203500_0_0 .concat [ 1 1 1 1], L_000001c26a201480, L_000001c26a201480, L_000001c26a201480, L_000001c26a201480;
LS_000001c26a203500_0_4 .concat [ 1 1 1 1], L_000001c26a201480, L_000001c26a201480, L_000001c26a201480, L_000001c26a201480;
LS_000001c26a203500_0_8 .concat [ 1 1 1 1], L_000001c26a201480, L_000001c26a201480, L_000001c26a201480, L_000001c26a201480;
LS_000001c26a203500_0_12 .concat [ 1 1 1 1], L_000001c26a201480, L_000001c26a201480, L_000001c26a201480, L_000001c26a201480;
LS_000001c26a203500_0_16 .concat [ 1 1 1 1], L_000001c26a201480, L_000001c26a201480, L_000001c26a201480, L_000001c26a201480;
LS_000001c26a203500_0_20 .concat [ 1 1 1 1], L_000001c26a201480, L_000001c26a201480, L_000001c26a201480, L_000001c26a201480;
LS_000001c26a203500_0_24 .concat [ 1 1 1 1], L_000001c26a201480, L_000001c26a201480, L_000001c26a201480, L_000001c26a201480;
LS_000001c26a203500_0_28 .concat [ 1 1 1 1], L_000001c26a201480, L_000001c26a201480, L_000001c26a201480, L_000001c26a201480;
LS_000001c26a203500_1_0 .concat [ 4 4 4 4], LS_000001c26a203500_0_0, LS_000001c26a203500_0_4, LS_000001c26a203500_0_8, LS_000001c26a203500_0_12;
LS_000001c26a203500_1_4 .concat [ 4 4 4 4], LS_000001c26a203500_0_16, LS_000001c26a203500_0_20, LS_000001c26a203500_0_24, LS_000001c26a203500_0_28;
L_000001c26a203500 .concat [ 16 16 0 0], LS_000001c26a203500_1_0, LS_000001c26a203500_1_4;
L_000001c26a2024c0 .part L_000001c26a1fd600, 1, 1;
LS_000001c26a201840_0_0 .concat [ 1 1 1 1], L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0;
LS_000001c26a201840_0_4 .concat [ 1 1 1 1], L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0;
LS_000001c26a201840_0_8 .concat [ 1 1 1 1], L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0;
LS_000001c26a201840_0_12 .concat [ 1 1 1 1], L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0;
LS_000001c26a201840_0_16 .concat [ 1 1 1 1], L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0;
LS_000001c26a201840_0_20 .concat [ 1 1 1 1], L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0;
LS_000001c26a201840_0_24 .concat [ 1 1 1 1], L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0;
LS_000001c26a201840_0_28 .concat [ 1 1 1 1], L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0, L_000001c26a2024c0;
LS_000001c26a201840_1_0 .concat [ 4 4 4 4], LS_000001c26a201840_0_0, LS_000001c26a201840_0_4, LS_000001c26a201840_0_8, LS_000001c26a201840_0_12;
LS_000001c26a201840_1_4 .concat [ 4 4 4 4], LS_000001c26a201840_0_16, LS_000001c26a201840_0_20, LS_000001c26a201840_0_24, LS_000001c26a201840_0_28;
L_000001c26a201840 .concat [ 16 16 0 0], LS_000001c26a201840_1_0, LS_000001c26a201840_1_4;
L_000001c26a201de0 .part L_000001c26a1fd600, 0, 1;
LS_000001c26a2035a0_0_0 .concat [ 1 1 1 1], L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0;
LS_000001c26a2035a0_0_4 .concat [ 1 1 1 1], L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0;
LS_000001c26a2035a0_0_8 .concat [ 1 1 1 1], L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0;
LS_000001c26a2035a0_0_12 .concat [ 1 1 1 1], L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0;
LS_000001c26a2035a0_0_16 .concat [ 1 1 1 1], L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0;
LS_000001c26a2035a0_0_20 .concat [ 1 1 1 1], L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0;
LS_000001c26a2035a0_0_24 .concat [ 1 1 1 1], L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0;
LS_000001c26a2035a0_0_28 .concat [ 1 1 1 1], L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0, L_000001c26a2057f0;
LS_000001c26a2035a0_1_0 .concat [ 4 4 4 4], LS_000001c26a2035a0_0_0, LS_000001c26a2035a0_0_4, LS_000001c26a2035a0_0_8, LS_000001c26a2035a0_0_12;
LS_000001c26a2035a0_1_4 .concat [ 4 4 4 4], LS_000001c26a2035a0_0_16, LS_000001c26a2035a0_0_20, LS_000001c26a2035a0_0_24, LS_000001c26a2035a0_0_28;
L_000001c26a2035a0 .concat [ 16 16 0 0], LS_000001c26a2035a0_1_0, LS_000001c26a2035a0_1_4;
L_000001c26a2018e0 .part L_000001c26a1fd600, 1, 1;
LS_000001c26a201d40_0_0 .concat [ 1 1 1 1], L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0;
LS_000001c26a201d40_0_4 .concat [ 1 1 1 1], L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0;
LS_000001c26a201d40_0_8 .concat [ 1 1 1 1], L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0;
LS_000001c26a201d40_0_12 .concat [ 1 1 1 1], L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0;
LS_000001c26a201d40_0_16 .concat [ 1 1 1 1], L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0;
LS_000001c26a201d40_0_20 .concat [ 1 1 1 1], L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0;
LS_000001c26a201d40_0_24 .concat [ 1 1 1 1], L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0;
LS_000001c26a201d40_0_28 .concat [ 1 1 1 1], L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0, L_000001c26a2018e0;
LS_000001c26a201d40_1_0 .concat [ 4 4 4 4], LS_000001c26a201d40_0_0, LS_000001c26a201d40_0_4, LS_000001c26a201d40_0_8, LS_000001c26a201d40_0_12;
LS_000001c26a201d40_1_4 .concat [ 4 4 4 4], LS_000001c26a201d40_0_16, LS_000001c26a201d40_0_20, LS_000001c26a201d40_0_24, LS_000001c26a201d40_0_28;
L_000001c26a201d40 .concat [ 16 16 0 0], LS_000001c26a201d40_1_0, LS_000001c26a201d40_1_4;
L_000001c26a202ba0 .part L_000001c26a1fd600, 0, 1;
LS_000001c26a2012a0_0_0 .concat [ 1 1 1 1], L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0;
LS_000001c26a2012a0_0_4 .concat [ 1 1 1 1], L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0;
LS_000001c26a2012a0_0_8 .concat [ 1 1 1 1], L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0;
LS_000001c26a2012a0_0_12 .concat [ 1 1 1 1], L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0;
LS_000001c26a2012a0_0_16 .concat [ 1 1 1 1], L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0;
LS_000001c26a2012a0_0_20 .concat [ 1 1 1 1], L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0;
LS_000001c26a2012a0_0_24 .concat [ 1 1 1 1], L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0;
LS_000001c26a2012a0_0_28 .concat [ 1 1 1 1], L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0, L_000001c26a202ba0;
LS_000001c26a2012a0_1_0 .concat [ 4 4 4 4], LS_000001c26a2012a0_0_0, LS_000001c26a2012a0_0_4, LS_000001c26a2012a0_0_8, LS_000001c26a2012a0_0_12;
LS_000001c26a2012a0_1_4 .concat [ 4 4 4 4], LS_000001c26a2012a0_0_16, LS_000001c26a2012a0_0_20, LS_000001c26a2012a0_0_24, LS_000001c26a2012a0_0_28;
L_000001c26a2012a0 .concat [ 16 16 0 0], LS_000001c26a2012a0_1_0, LS_000001c26a2012a0_1_4;
S_000001c269f883c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001c269f88230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c26a205010 .functor AND 32, L_000001c26a2033c0, L_000001c26a200f80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c26a1c6000_0 .net "in1", 31 0, L_000001c26a2033c0;  1 drivers
v000001c26a1c5a60_0 .net "in2", 31 0, L_000001c26a200f80;  1 drivers
v000001c26a1c52e0_0 .net "out", 31 0, L_000001c26a205010;  alias, 1 drivers
S_000001c269fc1570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001c269f88230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c26a205390 .functor AND 32, L_000001c26a201200, L_000001c26a203500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c26a1c6640_0 .net "in1", 31 0, L_000001c26a201200;  1 drivers
v000001c26a1c6be0_0 .net "in2", 31 0, L_000001c26a203500;  1 drivers
v000001c26a1c5060_0 .net "out", 31 0, L_000001c26a205390;  alias, 1 drivers
S_000001c269fc1700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001c269f88230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c26a205710 .functor AND 32, L_000001c26a201840, L_000001c26a2035a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c26a1c7360_0 .net "in1", 31 0, L_000001c26a201840;  1 drivers
v000001c26a1c6a00_0 .net "in2", 31 0, L_000001c26a2035a0;  1 drivers
v000001c26a1c60a0_0 .net "out", 31 0, L_000001c26a205710;  alias, 1 drivers
S_000001c26a1c9d70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001c269f88230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c26a2059b0 .functor AND 32, L_000001c26a201d40, L_000001c26a2012a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c26a1c7680_0 .net "in1", 31 0, L_000001c26a201d40;  1 drivers
v000001c26a1c5ba0_0 .net "in2", 31 0, L_000001c26a2012a0;  1 drivers
v000001c26a1c6aa0_0 .net "out", 31 0, L_000001c26a2059b0;  alias, 1 drivers
S_000001c26a1c9f00 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001c269fcca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001c26a159f30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001c26a206040 .functor NOT 1, L_000001c26a201f20, C4<0>, C4<0>, C4<0>;
L_000001c26a205ef0 .functor NOT 1, L_000001c26a202c40, C4<0>, C4<0>, C4<0>;
L_000001c26a206190 .functor NOT 1, L_000001c26a201980, C4<0>, C4<0>, C4<0>;
L_000001c26a140b10 .functor NOT 1, L_000001c26a201a20, C4<0>, C4<0>, C4<0>;
L_000001c26a26b770 .functor AND 32, L_000001c26a2060b0, v000001c26a1d1f30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a26af20 .functor AND 32, L_000001c26a206120, L_000001c26a26bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a26a820 .functor OR 32, L_000001c26a26b770, L_000001c26a26af20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c26a26a660 .functor AND 32, L_000001c26a206200, v000001c26a1c1910_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a26af90 .functor OR 32, L_000001c26a26a820, L_000001c26a26a660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c26a26acf0 .functor AND 32, L_000001c26a26b5b0, L_000001c26a2010c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a26b930 .functor OR 32, L_000001c26a26af90, L_000001c26a26acf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c26a1cbab0_0 .net *"_ivl_1", 0 0, L_000001c26a201f20;  1 drivers
v000001c26a1ccd70_0 .net *"_ivl_13", 0 0, L_000001c26a201980;  1 drivers
v000001c26a1cbb50_0 .net *"_ivl_14", 0 0, L_000001c26a206190;  1 drivers
v000001c26a1cbdd0_0 .net *"_ivl_19", 0 0, L_000001c26a203320;  1 drivers
v000001c26a1ca930_0 .net *"_ivl_2", 0 0, L_000001c26a206040;  1 drivers
v000001c26a1ca9d0_0 .net *"_ivl_23", 0 0, L_000001c26a201b60;  1 drivers
v000001c26a1caa70_0 .net *"_ivl_27", 0 0, L_000001c26a201a20;  1 drivers
v000001c26a1cc7d0_0 .net *"_ivl_28", 0 0, L_000001c26a140b10;  1 drivers
v000001c26a1cbfb0_0 .net *"_ivl_33", 0 0, L_000001c26a200ee0;  1 drivers
v000001c26a1cae30_0 .net *"_ivl_37", 0 0, L_000001c26a202740;  1 drivers
v000001c26a1cb150_0 .net *"_ivl_40", 31 0, L_000001c26a26b770;  1 drivers
v000001c26a1cc050_0 .net *"_ivl_42", 31 0, L_000001c26a26af20;  1 drivers
v000001c26a1cc370_0 .net *"_ivl_44", 31 0, L_000001c26a26a820;  1 drivers
v000001c26a1cb0b0_0 .net *"_ivl_46", 31 0, L_000001c26a26a660;  1 drivers
v000001c26a1cc870_0 .net *"_ivl_48", 31 0, L_000001c26a26af90;  1 drivers
v000001c26a1cc230_0 .net *"_ivl_50", 31 0, L_000001c26a26acf0;  1 drivers
v000001c26a1cc410_0 .net *"_ivl_7", 0 0, L_000001c26a202c40;  1 drivers
v000001c26a1cc4b0_0 .net *"_ivl_8", 0 0, L_000001c26a205ef0;  1 drivers
v000001c26a1cc9b0_0 .net "ina", 31 0, v000001c26a1d1f30_0;  alias, 1 drivers
v000001c26a1cca50_0 .net "inb", 31 0, L_000001c26a26bd90;  alias, 1 drivers
v000001c26a1cab10_0 .net "inc", 31 0, v000001c26a1c1910_0;  alias, 1 drivers
v000001c26a1ccb90_0 .net "ind", 31 0, L_000001c26a2010c0;  alias, 1 drivers
v000001c26a1caed0_0 .net "out", 31 0, L_000001c26a26b930;  alias, 1 drivers
v000001c26a1cce10_0 .net "s0", 31 0, L_000001c26a2060b0;  1 drivers
v000001c26a1cceb0_0 .net "s1", 31 0, L_000001c26a206120;  1 drivers
v000001c26a1cabb0_0 .net "s2", 31 0, L_000001c26a206200;  1 drivers
v000001c26a1caf70_0 .net "s3", 31 0, L_000001c26a26b5b0;  1 drivers
v000001c26a1cb010_0 .net "sel", 1 0, L_000001c26a200da0;  alias, 1 drivers
L_000001c26a201f20 .part L_000001c26a200da0, 1, 1;
LS_000001c26a201340_0_0 .concat [ 1 1 1 1], L_000001c26a206040, L_000001c26a206040, L_000001c26a206040, L_000001c26a206040;
LS_000001c26a201340_0_4 .concat [ 1 1 1 1], L_000001c26a206040, L_000001c26a206040, L_000001c26a206040, L_000001c26a206040;
LS_000001c26a201340_0_8 .concat [ 1 1 1 1], L_000001c26a206040, L_000001c26a206040, L_000001c26a206040, L_000001c26a206040;
LS_000001c26a201340_0_12 .concat [ 1 1 1 1], L_000001c26a206040, L_000001c26a206040, L_000001c26a206040, L_000001c26a206040;
LS_000001c26a201340_0_16 .concat [ 1 1 1 1], L_000001c26a206040, L_000001c26a206040, L_000001c26a206040, L_000001c26a206040;
LS_000001c26a201340_0_20 .concat [ 1 1 1 1], L_000001c26a206040, L_000001c26a206040, L_000001c26a206040, L_000001c26a206040;
LS_000001c26a201340_0_24 .concat [ 1 1 1 1], L_000001c26a206040, L_000001c26a206040, L_000001c26a206040, L_000001c26a206040;
LS_000001c26a201340_0_28 .concat [ 1 1 1 1], L_000001c26a206040, L_000001c26a206040, L_000001c26a206040, L_000001c26a206040;
LS_000001c26a201340_1_0 .concat [ 4 4 4 4], LS_000001c26a201340_0_0, LS_000001c26a201340_0_4, LS_000001c26a201340_0_8, LS_000001c26a201340_0_12;
LS_000001c26a201340_1_4 .concat [ 4 4 4 4], LS_000001c26a201340_0_16, LS_000001c26a201340_0_20, LS_000001c26a201340_0_24, LS_000001c26a201340_0_28;
L_000001c26a201340 .concat [ 16 16 0 0], LS_000001c26a201340_1_0, LS_000001c26a201340_1_4;
L_000001c26a202c40 .part L_000001c26a200da0, 0, 1;
LS_000001c26a202ce0_0_0 .concat [ 1 1 1 1], L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0;
LS_000001c26a202ce0_0_4 .concat [ 1 1 1 1], L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0;
LS_000001c26a202ce0_0_8 .concat [ 1 1 1 1], L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0;
LS_000001c26a202ce0_0_12 .concat [ 1 1 1 1], L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0;
LS_000001c26a202ce0_0_16 .concat [ 1 1 1 1], L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0;
LS_000001c26a202ce0_0_20 .concat [ 1 1 1 1], L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0;
LS_000001c26a202ce0_0_24 .concat [ 1 1 1 1], L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0;
LS_000001c26a202ce0_0_28 .concat [ 1 1 1 1], L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0, L_000001c26a205ef0;
LS_000001c26a202ce0_1_0 .concat [ 4 4 4 4], LS_000001c26a202ce0_0_0, LS_000001c26a202ce0_0_4, LS_000001c26a202ce0_0_8, LS_000001c26a202ce0_0_12;
LS_000001c26a202ce0_1_4 .concat [ 4 4 4 4], LS_000001c26a202ce0_0_16, LS_000001c26a202ce0_0_20, LS_000001c26a202ce0_0_24, LS_000001c26a202ce0_0_28;
L_000001c26a202ce0 .concat [ 16 16 0 0], LS_000001c26a202ce0_1_0, LS_000001c26a202ce0_1_4;
L_000001c26a201980 .part L_000001c26a200da0, 1, 1;
LS_000001c26a203640_0_0 .concat [ 1 1 1 1], L_000001c26a206190, L_000001c26a206190, L_000001c26a206190, L_000001c26a206190;
LS_000001c26a203640_0_4 .concat [ 1 1 1 1], L_000001c26a206190, L_000001c26a206190, L_000001c26a206190, L_000001c26a206190;
LS_000001c26a203640_0_8 .concat [ 1 1 1 1], L_000001c26a206190, L_000001c26a206190, L_000001c26a206190, L_000001c26a206190;
LS_000001c26a203640_0_12 .concat [ 1 1 1 1], L_000001c26a206190, L_000001c26a206190, L_000001c26a206190, L_000001c26a206190;
LS_000001c26a203640_0_16 .concat [ 1 1 1 1], L_000001c26a206190, L_000001c26a206190, L_000001c26a206190, L_000001c26a206190;
LS_000001c26a203640_0_20 .concat [ 1 1 1 1], L_000001c26a206190, L_000001c26a206190, L_000001c26a206190, L_000001c26a206190;
LS_000001c26a203640_0_24 .concat [ 1 1 1 1], L_000001c26a206190, L_000001c26a206190, L_000001c26a206190, L_000001c26a206190;
LS_000001c26a203640_0_28 .concat [ 1 1 1 1], L_000001c26a206190, L_000001c26a206190, L_000001c26a206190, L_000001c26a206190;
LS_000001c26a203640_1_0 .concat [ 4 4 4 4], LS_000001c26a203640_0_0, LS_000001c26a203640_0_4, LS_000001c26a203640_0_8, LS_000001c26a203640_0_12;
LS_000001c26a203640_1_4 .concat [ 4 4 4 4], LS_000001c26a203640_0_16, LS_000001c26a203640_0_20, LS_000001c26a203640_0_24, LS_000001c26a203640_0_28;
L_000001c26a203640 .concat [ 16 16 0 0], LS_000001c26a203640_1_0, LS_000001c26a203640_1_4;
L_000001c26a203320 .part L_000001c26a200da0, 0, 1;
LS_000001c26a2031e0_0_0 .concat [ 1 1 1 1], L_000001c26a203320, L_000001c26a203320, L_000001c26a203320, L_000001c26a203320;
LS_000001c26a2031e0_0_4 .concat [ 1 1 1 1], L_000001c26a203320, L_000001c26a203320, L_000001c26a203320, L_000001c26a203320;
LS_000001c26a2031e0_0_8 .concat [ 1 1 1 1], L_000001c26a203320, L_000001c26a203320, L_000001c26a203320, L_000001c26a203320;
LS_000001c26a2031e0_0_12 .concat [ 1 1 1 1], L_000001c26a203320, L_000001c26a203320, L_000001c26a203320, L_000001c26a203320;
LS_000001c26a2031e0_0_16 .concat [ 1 1 1 1], L_000001c26a203320, L_000001c26a203320, L_000001c26a203320, L_000001c26a203320;
LS_000001c26a2031e0_0_20 .concat [ 1 1 1 1], L_000001c26a203320, L_000001c26a203320, L_000001c26a203320, L_000001c26a203320;
LS_000001c26a2031e0_0_24 .concat [ 1 1 1 1], L_000001c26a203320, L_000001c26a203320, L_000001c26a203320, L_000001c26a203320;
LS_000001c26a2031e0_0_28 .concat [ 1 1 1 1], L_000001c26a203320, L_000001c26a203320, L_000001c26a203320, L_000001c26a203320;
LS_000001c26a2031e0_1_0 .concat [ 4 4 4 4], LS_000001c26a2031e0_0_0, LS_000001c26a2031e0_0_4, LS_000001c26a2031e0_0_8, LS_000001c26a2031e0_0_12;
LS_000001c26a2031e0_1_4 .concat [ 4 4 4 4], LS_000001c26a2031e0_0_16, LS_000001c26a2031e0_0_20, LS_000001c26a2031e0_0_24, LS_000001c26a2031e0_0_28;
L_000001c26a2031e0 .concat [ 16 16 0 0], LS_000001c26a2031e0_1_0, LS_000001c26a2031e0_1_4;
L_000001c26a201b60 .part L_000001c26a200da0, 1, 1;
LS_000001c26a2022e0_0_0 .concat [ 1 1 1 1], L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60;
LS_000001c26a2022e0_0_4 .concat [ 1 1 1 1], L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60;
LS_000001c26a2022e0_0_8 .concat [ 1 1 1 1], L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60;
LS_000001c26a2022e0_0_12 .concat [ 1 1 1 1], L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60;
LS_000001c26a2022e0_0_16 .concat [ 1 1 1 1], L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60;
LS_000001c26a2022e0_0_20 .concat [ 1 1 1 1], L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60;
LS_000001c26a2022e0_0_24 .concat [ 1 1 1 1], L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60;
LS_000001c26a2022e0_0_28 .concat [ 1 1 1 1], L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60, L_000001c26a201b60;
LS_000001c26a2022e0_1_0 .concat [ 4 4 4 4], LS_000001c26a2022e0_0_0, LS_000001c26a2022e0_0_4, LS_000001c26a2022e0_0_8, LS_000001c26a2022e0_0_12;
LS_000001c26a2022e0_1_4 .concat [ 4 4 4 4], LS_000001c26a2022e0_0_16, LS_000001c26a2022e0_0_20, LS_000001c26a2022e0_0_24, LS_000001c26a2022e0_0_28;
L_000001c26a2022e0 .concat [ 16 16 0 0], LS_000001c26a2022e0_1_0, LS_000001c26a2022e0_1_4;
L_000001c26a201a20 .part L_000001c26a200da0, 0, 1;
LS_000001c26a2027e0_0_0 .concat [ 1 1 1 1], L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10;
LS_000001c26a2027e0_0_4 .concat [ 1 1 1 1], L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10;
LS_000001c26a2027e0_0_8 .concat [ 1 1 1 1], L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10;
LS_000001c26a2027e0_0_12 .concat [ 1 1 1 1], L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10;
LS_000001c26a2027e0_0_16 .concat [ 1 1 1 1], L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10;
LS_000001c26a2027e0_0_20 .concat [ 1 1 1 1], L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10;
LS_000001c26a2027e0_0_24 .concat [ 1 1 1 1], L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10;
LS_000001c26a2027e0_0_28 .concat [ 1 1 1 1], L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10, L_000001c26a140b10;
LS_000001c26a2027e0_1_0 .concat [ 4 4 4 4], LS_000001c26a2027e0_0_0, LS_000001c26a2027e0_0_4, LS_000001c26a2027e0_0_8, LS_000001c26a2027e0_0_12;
LS_000001c26a2027e0_1_4 .concat [ 4 4 4 4], LS_000001c26a2027e0_0_16, LS_000001c26a2027e0_0_20, LS_000001c26a2027e0_0_24, LS_000001c26a2027e0_0_28;
L_000001c26a2027e0 .concat [ 16 16 0 0], LS_000001c26a2027e0_1_0, LS_000001c26a2027e0_1_4;
L_000001c26a200ee0 .part L_000001c26a200da0, 1, 1;
LS_000001c26a201520_0_0 .concat [ 1 1 1 1], L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0;
LS_000001c26a201520_0_4 .concat [ 1 1 1 1], L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0;
LS_000001c26a201520_0_8 .concat [ 1 1 1 1], L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0;
LS_000001c26a201520_0_12 .concat [ 1 1 1 1], L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0;
LS_000001c26a201520_0_16 .concat [ 1 1 1 1], L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0;
LS_000001c26a201520_0_20 .concat [ 1 1 1 1], L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0;
LS_000001c26a201520_0_24 .concat [ 1 1 1 1], L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0;
LS_000001c26a201520_0_28 .concat [ 1 1 1 1], L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0, L_000001c26a200ee0;
LS_000001c26a201520_1_0 .concat [ 4 4 4 4], LS_000001c26a201520_0_0, LS_000001c26a201520_0_4, LS_000001c26a201520_0_8, LS_000001c26a201520_0_12;
LS_000001c26a201520_1_4 .concat [ 4 4 4 4], LS_000001c26a201520_0_16, LS_000001c26a201520_0_20, LS_000001c26a201520_0_24, LS_000001c26a201520_0_28;
L_000001c26a201520 .concat [ 16 16 0 0], LS_000001c26a201520_1_0, LS_000001c26a201520_1_4;
L_000001c26a202740 .part L_000001c26a200da0, 0, 1;
LS_000001c26a202a60_0_0 .concat [ 1 1 1 1], L_000001c26a202740, L_000001c26a202740, L_000001c26a202740, L_000001c26a202740;
LS_000001c26a202a60_0_4 .concat [ 1 1 1 1], L_000001c26a202740, L_000001c26a202740, L_000001c26a202740, L_000001c26a202740;
LS_000001c26a202a60_0_8 .concat [ 1 1 1 1], L_000001c26a202740, L_000001c26a202740, L_000001c26a202740, L_000001c26a202740;
LS_000001c26a202a60_0_12 .concat [ 1 1 1 1], L_000001c26a202740, L_000001c26a202740, L_000001c26a202740, L_000001c26a202740;
LS_000001c26a202a60_0_16 .concat [ 1 1 1 1], L_000001c26a202740, L_000001c26a202740, L_000001c26a202740, L_000001c26a202740;
LS_000001c26a202a60_0_20 .concat [ 1 1 1 1], L_000001c26a202740, L_000001c26a202740, L_000001c26a202740, L_000001c26a202740;
LS_000001c26a202a60_0_24 .concat [ 1 1 1 1], L_000001c26a202740, L_000001c26a202740, L_000001c26a202740, L_000001c26a202740;
LS_000001c26a202a60_0_28 .concat [ 1 1 1 1], L_000001c26a202740, L_000001c26a202740, L_000001c26a202740, L_000001c26a202740;
LS_000001c26a202a60_1_0 .concat [ 4 4 4 4], LS_000001c26a202a60_0_0, LS_000001c26a202a60_0_4, LS_000001c26a202a60_0_8, LS_000001c26a202a60_0_12;
LS_000001c26a202a60_1_4 .concat [ 4 4 4 4], LS_000001c26a202a60_0_16, LS_000001c26a202a60_0_20, LS_000001c26a202a60_0_24, LS_000001c26a202a60_0_28;
L_000001c26a202a60 .concat [ 16 16 0 0], LS_000001c26a202a60_1_0, LS_000001c26a202a60_1_4;
S_000001c26a1c9be0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001c26a1c9f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c26a2060b0 .functor AND 32, L_000001c26a201340, L_000001c26a202ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c26a1cc2d0_0 .net "in1", 31 0, L_000001c26a201340;  1 drivers
v000001c26a1cc730_0 .net "in2", 31 0, L_000001c26a202ce0;  1 drivers
v000001c26a1ca750_0 .net "out", 31 0, L_000001c26a2060b0;  alias, 1 drivers
S_000001c26a1ca090 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001c26a1c9f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c26a206120 .functor AND 32, L_000001c26a203640, L_000001c26a2031e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c26a1cc5f0_0 .net "in1", 31 0, L_000001c26a203640;  1 drivers
v000001c26a1cc190_0 .net "in2", 31 0, L_000001c26a2031e0;  1 drivers
v000001c26a1cb5b0_0 .net "out", 31 0, L_000001c26a206120;  alias, 1 drivers
S_000001c26a1ca220 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001c26a1c9f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c26a206200 .functor AND 32, L_000001c26a2022e0, L_000001c26a2027e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c26a1cbd30_0 .net "in1", 31 0, L_000001c26a2022e0;  1 drivers
v000001c26a1cc910_0 .net "in2", 31 0, L_000001c26a2027e0;  1 drivers
v000001c26a1cc550_0 .net "out", 31 0, L_000001c26a206200;  alias, 1 drivers
S_000001c26a1ca540 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001c26a1c9f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c26a26b5b0 .functor AND 32, L_000001c26a201520, L_000001c26a202a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c26a1ca7f0_0 .net "in1", 31 0, L_000001c26a201520;  1 drivers
v000001c26a1cb650_0 .net "in2", 31 0, L_000001c26a202a60;  1 drivers
v000001c26a1ccaf0_0 .net "out", 31 0, L_000001c26a26b5b0;  alias, 1 drivers
S_000001c26a1ca3b0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001c269fcca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001c26a15a330 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001c26a26a580 .functor NOT 1, L_000001c26a202e20, C4<0>, C4<0>, C4<0>;
L_000001c26a26b000 .functor NOT 1, L_000001c26a201e80, C4<0>, C4<0>, C4<0>;
L_000001c26a26b070 .functor NOT 1, L_000001c26a2015c0, C4<0>, C4<0>, C4<0>;
L_000001c26a269fd0 .functor NOT 1, L_000001c26a202600, C4<0>, C4<0>, C4<0>;
L_000001c26a26ae40 .functor AND 32, L_000001c26a26b1c0, v000001c26a1d0d10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a26a970 .functor AND 32, L_000001c26a26a4a0, L_000001c26a26bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a26a6d0 .functor OR 32, L_000001c26a26ae40, L_000001c26a26a970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c26a26a120 .functor AND 32, L_000001c26a26b540, v000001c26a1c1910_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a26a5f0 .functor OR 32, L_000001c26a26a6d0, L_000001c26a26a120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c26a26ba80 .functor AND 32, L_000001c26a26ba10, L_000001c26a2010c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a26b380 .functor OR 32, L_000001c26a26a5f0, L_000001c26a26ba80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c26a1cd4f0_0 .net *"_ivl_1", 0 0, L_000001c26a202e20;  1 drivers
v000001c26a1cd090_0 .net *"_ivl_13", 0 0, L_000001c26a2015c0;  1 drivers
v000001c26a1cd6d0_0 .net *"_ivl_14", 0 0, L_000001c26a26b070;  1 drivers
v000001c26a1cd270_0 .net *"_ivl_19", 0 0, L_000001c26a201fc0;  1 drivers
v000001c26a1ce5d0_0 .net *"_ivl_2", 0 0, L_000001c26a26a580;  1 drivers
v000001c26a1cd590_0 .net *"_ivl_23", 0 0, L_000001c26a2021a0;  1 drivers
v000001c26a1cdd10_0 .net *"_ivl_27", 0 0, L_000001c26a202600;  1 drivers
v000001c26a1cd810_0 .net *"_ivl_28", 0 0, L_000001c26a269fd0;  1 drivers
v000001c26a1cd770_0 .net *"_ivl_33", 0 0, L_000001c26a202f60;  1 drivers
v000001c26a1ce030_0 .net *"_ivl_37", 0 0, L_000001c26a202920;  1 drivers
v000001c26a1cda90_0 .net *"_ivl_40", 31 0, L_000001c26a26ae40;  1 drivers
v000001c26a1cd630_0 .net *"_ivl_42", 31 0, L_000001c26a26a970;  1 drivers
v000001c26a1cd130_0 .net *"_ivl_44", 31 0, L_000001c26a26a6d0;  1 drivers
v000001c26a1cd8b0_0 .net *"_ivl_46", 31 0, L_000001c26a26a120;  1 drivers
v000001c26a1cdb30_0 .net *"_ivl_48", 31 0, L_000001c26a26a5f0;  1 drivers
v000001c26a1cd1d0_0 .net *"_ivl_50", 31 0, L_000001c26a26ba80;  1 drivers
v000001c26a1cddb0_0 .net *"_ivl_7", 0 0, L_000001c26a201e80;  1 drivers
v000001c26a1cdbd0_0 .net *"_ivl_8", 0 0, L_000001c26a26b000;  1 drivers
v000001c26a1cdc70_0 .net "ina", 31 0, v000001c26a1d0d10_0;  alias, 1 drivers
v000001c26a1cd9f0_0 .net "inb", 31 0, L_000001c26a26bd90;  alias, 1 drivers
v000001c26a1cde50_0 .net "inc", 31 0, v000001c26a1c1910_0;  alias, 1 drivers
v000001c26a1cdef0_0 .net "ind", 31 0, L_000001c26a2010c0;  alias, 1 drivers
v000001c26a1cdf90_0 .net "out", 31 0, L_000001c26a26b380;  alias, 1 drivers
v000001c26a1ce170_0 .net "s0", 31 0, L_000001c26a26b1c0;  1 drivers
v000001c26a1cd310_0 .net "s1", 31 0, L_000001c26a26a4a0;  1 drivers
v000001c26a1cd3b0_0 .net "s2", 31 0, L_000001c26a26b540;  1 drivers
v000001c26a1d2d90_0 .net "s3", 31 0, L_000001c26a26ba10;  1 drivers
v000001c26a1d1710_0 .net "sel", 1 0, L_000001c26a1ff220;  alias, 1 drivers
L_000001c26a202e20 .part L_000001c26a1ff220, 1, 1;
LS_000001c26a201ca0_0_0 .concat [ 1 1 1 1], L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580;
LS_000001c26a201ca0_0_4 .concat [ 1 1 1 1], L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580;
LS_000001c26a201ca0_0_8 .concat [ 1 1 1 1], L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580;
LS_000001c26a201ca0_0_12 .concat [ 1 1 1 1], L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580;
LS_000001c26a201ca0_0_16 .concat [ 1 1 1 1], L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580;
LS_000001c26a201ca0_0_20 .concat [ 1 1 1 1], L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580;
LS_000001c26a201ca0_0_24 .concat [ 1 1 1 1], L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580;
LS_000001c26a201ca0_0_28 .concat [ 1 1 1 1], L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580, L_000001c26a26a580;
LS_000001c26a201ca0_1_0 .concat [ 4 4 4 4], LS_000001c26a201ca0_0_0, LS_000001c26a201ca0_0_4, LS_000001c26a201ca0_0_8, LS_000001c26a201ca0_0_12;
LS_000001c26a201ca0_1_4 .concat [ 4 4 4 4], LS_000001c26a201ca0_0_16, LS_000001c26a201ca0_0_20, LS_000001c26a201ca0_0_24, LS_000001c26a201ca0_0_28;
L_000001c26a201ca0 .concat [ 16 16 0 0], LS_000001c26a201ca0_1_0, LS_000001c26a201ca0_1_4;
L_000001c26a201e80 .part L_000001c26a1ff220, 0, 1;
LS_000001c26a202060_0_0 .concat [ 1 1 1 1], L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000;
LS_000001c26a202060_0_4 .concat [ 1 1 1 1], L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000;
LS_000001c26a202060_0_8 .concat [ 1 1 1 1], L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000;
LS_000001c26a202060_0_12 .concat [ 1 1 1 1], L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000;
LS_000001c26a202060_0_16 .concat [ 1 1 1 1], L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000;
LS_000001c26a202060_0_20 .concat [ 1 1 1 1], L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000;
LS_000001c26a202060_0_24 .concat [ 1 1 1 1], L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000;
LS_000001c26a202060_0_28 .concat [ 1 1 1 1], L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000, L_000001c26a26b000;
LS_000001c26a202060_1_0 .concat [ 4 4 4 4], LS_000001c26a202060_0_0, LS_000001c26a202060_0_4, LS_000001c26a202060_0_8, LS_000001c26a202060_0_12;
LS_000001c26a202060_1_4 .concat [ 4 4 4 4], LS_000001c26a202060_0_16, LS_000001c26a202060_0_20, LS_000001c26a202060_0_24, LS_000001c26a202060_0_28;
L_000001c26a202060 .concat [ 16 16 0 0], LS_000001c26a202060_1_0, LS_000001c26a202060_1_4;
L_000001c26a2015c0 .part L_000001c26a1ff220, 1, 1;
LS_000001c26a203280_0_0 .concat [ 1 1 1 1], L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070;
LS_000001c26a203280_0_4 .concat [ 1 1 1 1], L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070;
LS_000001c26a203280_0_8 .concat [ 1 1 1 1], L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070;
LS_000001c26a203280_0_12 .concat [ 1 1 1 1], L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070;
LS_000001c26a203280_0_16 .concat [ 1 1 1 1], L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070;
LS_000001c26a203280_0_20 .concat [ 1 1 1 1], L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070;
LS_000001c26a203280_0_24 .concat [ 1 1 1 1], L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070;
LS_000001c26a203280_0_28 .concat [ 1 1 1 1], L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070, L_000001c26a26b070;
LS_000001c26a203280_1_0 .concat [ 4 4 4 4], LS_000001c26a203280_0_0, LS_000001c26a203280_0_4, LS_000001c26a203280_0_8, LS_000001c26a203280_0_12;
LS_000001c26a203280_1_4 .concat [ 4 4 4 4], LS_000001c26a203280_0_16, LS_000001c26a203280_0_20, LS_000001c26a203280_0_24, LS_000001c26a203280_0_28;
L_000001c26a203280 .concat [ 16 16 0 0], LS_000001c26a203280_1_0, LS_000001c26a203280_1_4;
L_000001c26a201fc0 .part L_000001c26a1ff220, 0, 1;
LS_000001c26a202100_0_0 .concat [ 1 1 1 1], L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0;
LS_000001c26a202100_0_4 .concat [ 1 1 1 1], L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0;
LS_000001c26a202100_0_8 .concat [ 1 1 1 1], L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0;
LS_000001c26a202100_0_12 .concat [ 1 1 1 1], L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0;
LS_000001c26a202100_0_16 .concat [ 1 1 1 1], L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0;
LS_000001c26a202100_0_20 .concat [ 1 1 1 1], L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0;
LS_000001c26a202100_0_24 .concat [ 1 1 1 1], L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0;
LS_000001c26a202100_0_28 .concat [ 1 1 1 1], L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0, L_000001c26a201fc0;
LS_000001c26a202100_1_0 .concat [ 4 4 4 4], LS_000001c26a202100_0_0, LS_000001c26a202100_0_4, LS_000001c26a202100_0_8, LS_000001c26a202100_0_12;
LS_000001c26a202100_1_4 .concat [ 4 4 4 4], LS_000001c26a202100_0_16, LS_000001c26a202100_0_20, LS_000001c26a202100_0_24, LS_000001c26a202100_0_28;
L_000001c26a202100 .concat [ 16 16 0 0], LS_000001c26a202100_1_0, LS_000001c26a202100_1_4;
L_000001c26a2021a0 .part L_000001c26a1ff220, 1, 1;
LS_000001c26a202380_0_0 .concat [ 1 1 1 1], L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0;
LS_000001c26a202380_0_4 .concat [ 1 1 1 1], L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0;
LS_000001c26a202380_0_8 .concat [ 1 1 1 1], L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0;
LS_000001c26a202380_0_12 .concat [ 1 1 1 1], L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0;
LS_000001c26a202380_0_16 .concat [ 1 1 1 1], L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0;
LS_000001c26a202380_0_20 .concat [ 1 1 1 1], L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0;
LS_000001c26a202380_0_24 .concat [ 1 1 1 1], L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0;
LS_000001c26a202380_0_28 .concat [ 1 1 1 1], L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0, L_000001c26a2021a0;
LS_000001c26a202380_1_0 .concat [ 4 4 4 4], LS_000001c26a202380_0_0, LS_000001c26a202380_0_4, LS_000001c26a202380_0_8, LS_000001c26a202380_0_12;
LS_000001c26a202380_1_4 .concat [ 4 4 4 4], LS_000001c26a202380_0_16, LS_000001c26a202380_0_20, LS_000001c26a202380_0_24, LS_000001c26a202380_0_28;
L_000001c26a202380 .concat [ 16 16 0 0], LS_000001c26a202380_1_0, LS_000001c26a202380_1_4;
L_000001c26a202600 .part L_000001c26a1ff220, 0, 1;
LS_000001c26a201020_0_0 .concat [ 1 1 1 1], L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0;
LS_000001c26a201020_0_4 .concat [ 1 1 1 1], L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0;
LS_000001c26a201020_0_8 .concat [ 1 1 1 1], L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0;
LS_000001c26a201020_0_12 .concat [ 1 1 1 1], L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0;
LS_000001c26a201020_0_16 .concat [ 1 1 1 1], L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0;
LS_000001c26a201020_0_20 .concat [ 1 1 1 1], L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0;
LS_000001c26a201020_0_24 .concat [ 1 1 1 1], L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0;
LS_000001c26a201020_0_28 .concat [ 1 1 1 1], L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0, L_000001c26a269fd0;
LS_000001c26a201020_1_0 .concat [ 4 4 4 4], LS_000001c26a201020_0_0, LS_000001c26a201020_0_4, LS_000001c26a201020_0_8, LS_000001c26a201020_0_12;
LS_000001c26a201020_1_4 .concat [ 4 4 4 4], LS_000001c26a201020_0_16, LS_000001c26a201020_0_20, LS_000001c26a201020_0_24, LS_000001c26a201020_0_28;
L_000001c26a201020 .concat [ 16 16 0 0], LS_000001c26a201020_1_0, LS_000001c26a201020_1_4;
L_000001c26a202f60 .part L_000001c26a1ff220, 1, 1;
LS_000001c26a2026a0_0_0 .concat [ 1 1 1 1], L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60;
LS_000001c26a2026a0_0_4 .concat [ 1 1 1 1], L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60;
LS_000001c26a2026a0_0_8 .concat [ 1 1 1 1], L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60;
LS_000001c26a2026a0_0_12 .concat [ 1 1 1 1], L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60;
LS_000001c26a2026a0_0_16 .concat [ 1 1 1 1], L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60;
LS_000001c26a2026a0_0_20 .concat [ 1 1 1 1], L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60;
LS_000001c26a2026a0_0_24 .concat [ 1 1 1 1], L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60;
LS_000001c26a2026a0_0_28 .concat [ 1 1 1 1], L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60, L_000001c26a202f60;
LS_000001c26a2026a0_1_0 .concat [ 4 4 4 4], LS_000001c26a2026a0_0_0, LS_000001c26a2026a0_0_4, LS_000001c26a2026a0_0_8, LS_000001c26a2026a0_0_12;
LS_000001c26a2026a0_1_4 .concat [ 4 4 4 4], LS_000001c26a2026a0_0_16, LS_000001c26a2026a0_0_20, LS_000001c26a2026a0_0_24, LS_000001c26a2026a0_0_28;
L_000001c26a2026a0 .concat [ 16 16 0 0], LS_000001c26a2026a0_1_0, LS_000001c26a2026a0_1_4;
L_000001c26a202920 .part L_000001c26a1ff220, 0, 1;
LS_000001c26a202ec0_0_0 .concat [ 1 1 1 1], L_000001c26a202920, L_000001c26a202920, L_000001c26a202920, L_000001c26a202920;
LS_000001c26a202ec0_0_4 .concat [ 1 1 1 1], L_000001c26a202920, L_000001c26a202920, L_000001c26a202920, L_000001c26a202920;
LS_000001c26a202ec0_0_8 .concat [ 1 1 1 1], L_000001c26a202920, L_000001c26a202920, L_000001c26a202920, L_000001c26a202920;
LS_000001c26a202ec0_0_12 .concat [ 1 1 1 1], L_000001c26a202920, L_000001c26a202920, L_000001c26a202920, L_000001c26a202920;
LS_000001c26a202ec0_0_16 .concat [ 1 1 1 1], L_000001c26a202920, L_000001c26a202920, L_000001c26a202920, L_000001c26a202920;
LS_000001c26a202ec0_0_20 .concat [ 1 1 1 1], L_000001c26a202920, L_000001c26a202920, L_000001c26a202920, L_000001c26a202920;
LS_000001c26a202ec0_0_24 .concat [ 1 1 1 1], L_000001c26a202920, L_000001c26a202920, L_000001c26a202920, L_000001c26a202920;
LS_000001c26a202ec0_0_28 .concat [ 1 1 1 1], L_000001c26a202920, L_000001c26a202920, L_000001c26a202920, L_000001c26a202920;
LS_000001c26a202ec0_1_0 .concat [ 4 4 4 4], LS_000001c26a202ec0_0_0, LS_000001c26a202ec0_0_4, LS_000001c26a202ec0_0_8, LS_000001c26a202ec0_0_12;
LS_000001c26a202ec0_1_4 .concat [ 4 4 4 4], LS_000001c26a202ec0_0_16, LS_000001c26a202ec0_0_20, LS_000001c26a202ec0_0_24, LS_000001c26a202ec0_0_28;
L_000001c26a202ec0 .concat [ 16 16 0 0], LS_000001c26a202ec0_1_0, LS_000001c26a202ec0_1_4;
S_000001c26a1c98c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001c26a1ca3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c26a26b1c0 .functor AND 32, L_000001c26a201ca0, L_000001c26a202060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c26a1cb1f0_0 .net "in1", 31 0, L_000001c26a201ca0;  1 drivers
v000001c26a1ce350_0 .net "in2", 31 0, L_000001c26a202060;  1 drivers
v000001c26a1cd950_0 .net "out", 31 0, L_000001c26a26b1c0;  alias, 1 drivers
S_000001c26a1c9730 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001c26a1ca3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c26a26a4a0 .functor AND 32, L_000001c26a203280, L_000001c26a202100, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c26a1ce3f0_0 .net "in1", 31 0, L_000001c26a203280;  1 drivers
v000001c26a1ce210_0 .net "in2", 31 0, L_000001c26a202100;  1 drivers
v000001c26a1ce2b0_0 .net "out", 31 0, L_000001c26a26a4a0;  alias, 1 drivers
S_000001c26a1c9a50 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001c26a1ca3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c26a26b540 .functor AND 32, L_000001c26a202380, L_000001c26a201020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c26a1ce490_0 .net "in1", 31 0, L_000001c26a202380;  1 drivers
v000001c26a1ce0d0_0 .net "in2", 31 0, L_000001c26a201020;  1 drivers
v000001c26a1cd450_0 .net "out", 31 0, L_000001c26a26b540;  alias, 1 drivers
S_000001c26a1cf6f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001c26a1ca3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c26a26ba10 .functor AND 32, L_000001c26a2026a0, L_000001c26a202ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c26a1ce530_0 .net "in1", 31 0, L_000001c26a2026a0;  1 drivers
v000001c26a1ccff0_0 .net "in2", 31 0, L_000001c26a202ec0;  1 drivers
v000001c26a1ccf50_0 .net "out", 31 0, L_000001c26a26ba10;  alias, 1 drivers
S_000001c26a1d0370 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001c26a1d4720 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c26a1d4758 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c26a1d4790 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c26a1d47c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c26a1d4800 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c26a1d4838 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c26a1d4870 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c26a1d48a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c26a1d48e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c26a1d4918 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c26a1d4950 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c26a1d4988 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c26a1d49c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c26a1d49f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c26a1d4a30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c26a1d4a68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c26a1d4aa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c26a1d4ad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c26a1d4b10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c26a1d4b48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c26a1d4b80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c26a1d4bb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c26a1d4bf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c26a1d4c28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c26a1d4c60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c26a1d1490_0 .var "EX1_PC", 31 0;
v000001c26a1d2cf0_0 .var "EX1_PFC", 31 0;
v000001c26a1d1f30_0 .var "EX1_forward_to_B", 31 0;
v000001c26a1d09f0_0 .var "EX1_is_beq", 0 0;
v000001c26a1d1850_0 .var "EX1_is_bne", 0 0;
v000001c26a1d15d0_0 .var "EX1_is_jal", 0 0;
v000001c26a1d2570_0 .var "EX1_is_jr", 0 0;
v000001c26a1d18f0_0 .var "EX1_is_oper2_immed", 0 0;
v000001c26a1d1d50_0 .var "EX1_memread", 0 0;
v000001c26a1d1fd0_0 .var "EX1_memwrite", 0 0;
v000001c26a1d1170_0 .var "EX1_opcode", 11 0;
v000001c26a1d1990_0 .var "EX1_predicted", 0 0;
v000001c26a1d1210_0 .var "EX1_rd_ind", 4 0;
v000001c26a1d2070_0 .var "EX1_rd_indzero", 0 0;
v000001c26a1d2ed0_0 .var "EX1_regwrite", 0 0;
v000001c26a1d1a30_0 .var "EX1_rs1", 31 0;
v000001c26a1d2750_0 .var "EX1_rs1_ind", 4 0;
v000001c26a1d0d10_0 .var "EX1_rs2", 31 0;
v000001c26a1d0db0_0 .var "EX1_rs2_ind", 4 0;
v000001c26a1d1b70_0 .net "FLUSH", 0 0, v000001c26a1d6ae0_0;  alias, 1 drivers
v000001c26a1d0ef0_0 .net "ID_PC", 31 0, v000001c26a1dcee0_0;  alias, 1 drivers
v000001c26a1d1c10_0 .net "ID_PFC_to_EX", 31 0, L_000001c26a1fffe0;  alias, 1 drivers
v000001c26a1d2b10_0 .net "ID_forward_to_B", 31 0, L_000001c26a1ffa40;  alias, 1 drivers
v000001c26a1d1cb0_0 .net "ID_is_beq", 0 0, L_000001c26a200260;  alias, 1 drivers
v000001c26a1d1e90_0 .net "ID_is_bne", 0 0, L_000001c26a2003a0;  alias, 1 drivers
v000001c26a1d2bb0_0 .net "ID_is_jal", 0 0, L_000001c26a201700;  alias, 1 drivers
v000001c26a1d2610_0 .net "ID_is_jr", 0 0, L_000001c26a200440;  alias, 1 drivers
v000001c26a1d21b0_0 .net "ID_is_oper2_immed", 0 0, L_000001c26a2047c0;  alias, 1 drivers
v000001c26a1d2250_0 .net "ID_memread", 0 0, L_000001c26a2017a0;  alias, 1 drivers
v000001c26a1d0770_0 .net "ID_memwrite", 0 0, L_000001c26a202d80;  alias, 1 drivers
v000001c26a1d22f0_0 .net "ID_opcode", 11 0, v000001c26a1ebd70_0;  alias, 1 drivers
v000001c26a1d2390_0 .net "ID_predicted", 0 0, v000001c26a1d5be0_0;  alias, 1 drivers
v000001c26a1d0f90_0 .net "ID_rd_ind", 4 0, v000001c26a1e9e30_0;  alias, 1 drivers
v000001c26a1d0a90_0 .net "ID_rd_indzero", 0 0, L_000001c26a202420;  1 drivers
v000001c26a1d2430_0 .net "ID_regwrite", 0 0, L_000001c26a202880;  alias, 1 drivers
v000001c26a1d26b0_0 .net "ID_rs1", 31 0, v000001c26a1db040_0;  alias, 1 drivers
v000001c26a1d27f0_0 .net "ID_rs1_ind", 4 0, v000001c26a1ebf50_0;  alias, 1 drivers
v000001c26a1d2930_0 .net "ID_rs2", 31 0, v000001c26a1dc8a0_0;  alias, 1 drivers
v000001c26a1d0810_0 .net "ID_rs2_ind", 4 0, v000001c26a1ebcd0_0;  alias, 1 drivers
v000001c26a1d0b30_0 .net "clk", 0 0, L_000001c26a2056a0;  1 drivers
v000001c26a1d2890_0 .net "rst", 0 0, v000001c26a1fd380_0;  alias, 1 drivers
E_000001c26a15a5f0 .event posedge, v000001c26a1c30d0_0, v000001c26a1d0b30_0;
S_000001c26a1cf880 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001c26a1d4ca0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c26a1d4cd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c26a1d4d10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c26a1d4d48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c26a1d4d80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c26a1d4db8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c26a1d4df0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c26a1d4e28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c26a1d4e60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c26a1d4e98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c26a1d4ed0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c26a1d4f08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c26a1d4f40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c26a1d4f78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c26a1d4fb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c26a1d4fe8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c26a1d5020 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c26a1d5058 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c26a1d5090 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c26a1d50c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c26a1d5100 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c26a1d5138 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c26a1d5170 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c26a1d51a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c26a1d51e0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c26a1d08b0_0 .net "EX1_ALU_OPER1", 31 0, L_000001c26a205fd0;  alias, 1 drivers
v000001c26a1d2a70_0 .net "EX1_ALU_OPER2", 31 0, L_000001c26a26b930;  alias, 1 drivers
v000001c26a1d0bd0_0 .net "EX1_PC", 31 0, v000001c26a1d1490_0;  alias, 1 drivers
v000001c26a1d2c50_0 .net "EX1_PFC_to_IF", 31 0, L_000001c26a2030a0;  alias, 1 drivers
v000001c26a1d10d0_0 .net "EX1_forward_to_B", 31 0, v000001c26a1d1f30_0;  alias, 1 drivers
v000001c26a1d30b0_0 .net "EX1_is_beq", 0 0, v000001c26a1d09f0_0;  alias, 1 drivers
v000001c26a1d3ab0_0 .net "EX1_is_bne", 0 0, v000001c26a1d1850_0;  alias, 1 drivers
v000001c26a1d3d30_0 .net "EX1_is_jal", 0 0, v000001c26a1d15d0_0;  alias, 1 drivers
v000001c26a1d3510_0 .net "EX1_is_jr", 0 0, v000001c26a1d2570_0;  alias, 1 drivers
v000001c26a1d3790_0 .net "EX1_is_oper2_immed", 0 0, v000001c26a1d18f0_0;  alias, 1 drivers
v000001c26a1d35b0_0 .net "EX1_memread", 0 0, v000001c26a1d1d50_0;  alias, 1 drivers
v000001c26a1d3a10_0 .net "EX1_memwrite", 0 0, v000001c26a1d1fd0_0;  alias, 1 drivers
v000001c26a1d3830_0 .net "EX1_opcode", 11 0, v000001c26a1d1170_0;  alias, 1 drivers
v000001c26a1d3970_0 .net "EX1_predicted", 0 0, v000001c26a1d1990_0;  alias, 1 drivers
v000001c26a1d45f0_0 .net "EX1_rd_ind", 4 0, v000001c26a1d1210_0;  alias, 1 drivers
v000001c26a1d3fb0_0 .net "EX1_rd_indzero", 0 0, v000001c26a1d2070_0;  alias, 1 drivers
v000001c26a1d31f0_0 .net "EX1_regwrite", 0 0, v000001c26a1d2ed0_0;  alias, 1 drivers
v000001c26a1d3290_0 .net "EX1_rs1", 31 0, v000001c26a1d1a30_0;  alias, 1 drivers
v000001c26a1d4050_0 .net "EX1_rs1_ind", 4 0, v000001c26a1d2750_0;  alias, 1 drivers
v000001c26a1d3330_0 .net "EX1_rs2_ind", 4 0, v000001c26a1d0db0_0;  alias, 1 drivers
v000001c26a1d38d0_0 .net "EX1_rs2_out", 31 0, L_000001c26a26b380;  alias, 1 drivers
v000001c26a1d4410_0 .var "EX2_ALU_OPER1", 31 0;
v000001c26a1d3b50_0 .var "EX2_ALU_OPER2", 31 0;
v000001c26a1d4230_0 .var "EX2_PC", 31 0;
v000001c26a1d40f0_0 .var "EX2_PFC_to_IF", 31 0;
v000001c26a1d4370_0 .var "EX2_forward_to_B", 31 0;
v000001c26a1d2f70_0 .var "EX2_is_beq", 0 0;
v000001c26a1d3bf0_0 .var "EX2_is_bne", 0 0;
v000001c26a1d3650_0 .var "EX2_is_jal", 0 0;
v000001c26a1d3010_0 .var "EX2_is_jr", 0 0;
v000001c26a1d33d0_0 .var "EX2_is_oper2_immed", 0 0;
v000001c26a1d3470_0 .var "EX2_memread", 0 0;
v000001c26a1d4190_0 .var "EX2_memwrite", 0 0;
v000001c26a1d42d0_0 .var "EX2_opcode", 11 0;
v000001c26a1d3c90_0 .var "EX2_predicted", 0 0;
v000001c26a1d3dd0_0 .var "EX2_rd_ind", 4 0;
v000001c26a1d3e70_0 .var "EX2_rd_indzero", 0 0;
v000001c26a1d3150_0 .var "EX2_regwrite", 0 0;
v000001c26a1d3f10_0 .var "EX2_rs1", 31 0;
v000001c26a1d44b0_0 .var "EX2_rs1_ind", 4 0;
v000001c26a1d36f0_0 .var "EX2_rs2_ind", 4 0;
v000001c26a1d4550_0 .var "EX2_rs2_out", 31 0;
v000001c26a1d71c0_0 .net "FLUSH", 0 0, v000001c26a1d6b80_0;  alias, 1 drivers
v000001c26a1d7080_0 .net "clk", 0 0, L_000001c26a26a510;  1 drivers
v000001c26a1d7760_0 .net "rst", 0 0, v000001c26a1fd380_0;  alias, 1 drivers
E_000001c26a159ff0 .event posedge, v000001c26a1c30d0_0, v000001c26a1d7080_0;
S_000001c26a1cf240 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001c26a1dd230 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c26a1dd268 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c26a1dd2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c26a1dd2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c26a1dd310 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c26a1dd348 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c26a1dd380 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c26a1dd3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c26a1dd3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c26a1dd428 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c26a1dd460 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c26a1dd498 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c26a1dd4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c26a1dd508 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c26a1dd540 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c26a1dd578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c26a1dd5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c26a1dd5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c26a1dd620 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c26a1dd658 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c26a1dd690 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c26a1dd6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c26a1dd700 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c26a1dd738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c26a1dd770 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c26a204b40 .functor OR 1, L_000001c26a200260, L_000001c26a2003a0, C4<0>, C4<0>;
L_000001c26a205b00 .functor AND 1, L_000001c26a204b40, L_000001c26a2055c0, C4<1>, C4<1>;
L_000001c26a2049f0 .functor OR 1, L_000001c26a200260, L_000001c26a2003a0, C4<0>, C4<0>;
L_000001c26a204600 .functor AND 1, L_000001c26a2049f0, L_000001c26a2055c0, C4<1>, C4<1>;
L_000001c26a204670 .functor OR 1, L_000001c26a200260, L_000001c26a2003a0, C4<0>, C4<0>;
L_000001c26a2046e0 .functor AND 1, L_000001c26a204670, v000001c26a1d5be0_0, C4<1>, C4<1>;
v000001c26a1daf00_0 .net "EX1_memread", 0 0, v000001c26a1d1d50_0;  alias, 1 drivers
v000001c26a1db2c0_0 .net "EX1_opcode", 11 0, v000001c26a1d1170_0;  alias, 1 drivers
v000001c26a1db680_0 .net "EX1_rd_ind", 4 0, v000001c26a1d1210_0;  alias, 1 drivers
v000001c26a1dc080_0 .net "EX1_rd_indzero", 0 0, v000001c26a1d2070_0;  alias, 1 drivers
v000001c26a1dc6c0_0 .net "EX2_memread", 0 0, v000001c26a1d3470_0;  alias, 1 drivers
v000001c26a1db0e0_0 .net "EX2_opcode", 11 0, v000001c26a1d42d0_0;  alias, 1 drivers
v000001c26a1da8c0_0 .net "EX2_rd_ind", 4 0, v000001c26a1d3dd0_0;  alias, 1 drivers
v000001c26a1db360_0 .net "EX2_rd_indzero", 0 0, v000001c26a1d3e70_0;  alias, 1 drivers
v000001c26a1db4a0_0 .net "ID_EX1_flush", 0 0, v000001c26a1d6ae0_0;  alias, 1 drivers
v000001c26a1dbfe0_0 .net "ID_EX2_flush", 0 0, v000001c26a1d6b80_0;  alias, 1 drivers
v000001c26a1db400_0 .net "ID_is_beq", 0 0, L_000001c26a200260;  alias, 1 drivers
v000001c26a1dc580_0 .net "ID_is_bne", 0 0, L_000001c26a2003a0;  alias, 1 drivers
v000001c26a1db720_0 .net "ID_is_j", 0 0, L_000001c26a203460;  alias, 1 drivers
v000001c26a1db540_0 .net "ID_is_jal", 0 0, L_000001c26a201700;  alias, 1 drivers
v000001c26a1dc120_0 .net "ID_is_jr", 0 0, L_000001c26a200440;  alias, 1 drivers
v000001c26a1db5e0_0 .net "ID_opcode", 11 0, v000001c26a1ebd70_0;  alias, 1 drivers
v000001c26a1dc4e0_0 .net "ID_rs1_ind", 4 0, v000001c26a1ebf50_0;  alias, 1 drivers
v000001c26a1dba40_0 .net "ID_rs2_ind", 4 0, v000001c26a1ebcd0_0;  alias, 1 drivers
v000001c26a1daaa0_0 .net "IF_ID_flush", 0 0, v000001c26a1d9ce0_0;  alias, 1 drivers
v000001c26a1db7c0_0 .net "IF_ID_write", 0 0, v000001c26a1d8b60_0;  alias, 1 drivers
v000001c26a1da500_0 .net "PC_src", 2 0, L_000001c26a1ff9a0;  alias, 1 drivers
v000001c26a1dab40_0 .net "PFC_to_EX", 31 0, L_000001c26a1fffe0;  alias, 1 drivers
v000001c26a1dad20_0 .net "PFC_to_IF", 31 0, L_000001c26a200c60;  alias, 1 drivers
v000001c26a1db860_0 .net "WB_rd_ind", 4 0, v000001c26a1ecef0_0;  alias, 1 drivers
v000001c26a1db900_0 .net "Wrong_prediction", 0 0, L_000001c26a26be00;  alias, 1 drivers
v000001c26a1dbb80_0 .net *"_ivl_11", 0 0, L_000001c26a204600;  1 drivers
v000001c26a1dc9e0_0 .net *"_ivl_13", 9 0, L_000001c26a1feaa0;  1 drivers
v000001c26a1db9a0_0 .net *"_ivl_15", 9 0, L_000001c26a200620;  1 drivers
v000001c26a1da960_0 .net *"_ivl_16", 9 0, L_000001c26a1fe780;  1 drivers
v000001c26a1da780_0 .net *"_ivl_19", 9 0, L_000001c26a1ff860;  1 drivers
v000001c26a1da820_0 .net *"_ivl_20", 9 0, L_000001c26a200800;  1 drivers
v000001c26a1da280_0 .net *"_ivl_25", 0 0, L_000001c26a204670;  1 drivers
v000001c26a1dc760_0 .net *"_ivl_27", 0 0, L_000001c26a2046e0;  1 drivers
v000001c26a1dbae0_0 .net *"_ivl_29", 9 0, L_000001c26a1febe0;  1 drivers
v000001c26a1daa00_0 .net *"_ivl_3", 0 0, L_000001c26a204b40;  1 drivers
L_000001c26a2201f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001c26a1dbc20_0 .net/2u *"_ivl_30", 9 0, L_000001c26a2201f0;  1 drivers
v000001c26a1dbd60_0 .net *"_ivl_32", 9 0, L_000001c26a2009e0;  1 drivers
v000001c26a1dc800_0 .net *"_ivl_35", 9 0, L_000001c26a2008a0;  1 drivers
v000001c26a1dbcc0_0 .net *"_ivl_37", 9 0, L_000001c26a1ff900;  1 drivers
v000001c26a1dbea0_0 .net *"_ivl_38", 9 0, L_000001c26a1ff180;  1 drivers
v000001c26a1dbf40_0 .net *"_ivl_40", 9 0, L_000001c26a200a80;  1 drivers
L_000001c26a220238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1dadc0_0 .net/2s *"_ivl_45", 21 0, L_000001c26a220238;  1 drivers
L_000001c26a220280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1dae60_0 .net/2s *"_ivl_50", 21 0, L_000001c26a220280;  1 drivers
v000001c26a1da460_0 .net *"_ivl_9", 0 0, L_000001c26a2049f0;  1 drivers
v000001c26a1dc1c0_0 .net "clk", 0 0, L_000001c26a140720;  alias, 1 drivers
v000001c26a1da320_0 .net "forward_to_B", 31 0, L_000001c26a1ffa40;  alias, 1 drivers
v000001c26a1dc260_0 .net "imm", 31 0, v000001c26a1d91a0_0;  1 drivers
v000001c26a1dc300_0 .net "inst", 31 0, v000001c26a1dcc60_0;  alias, 1 drivers
v000001c26a1dc3a0_0 .net "is_branch_and_taken", 0 0, L_000001c26a205b00;  alias, 1 drivers
v000001c26a1dc440_0 .net "is_oper2_immed", 0 0, L_000001c26a2047c0;  alias, 1 drivers
v000001c26a1da640_0 .net "mem_read", 0 0, L_000001c26a2017a0;  alias, 1 drivers
v000001c26a1da6e0_0 .net "mem_write", 0 0, L_000001c26a202d80;  alias, 1 drivers
v000001c26a1dce40_0 .net "pc", 31 0, v000001c26a1dcee0_0;  alias, 1 drivers
v000001c26a1dcf80_0 .net "pc_write", 0 0, v000001c26a1da000_0;  alias, 1 drivers
v000001c26a1dcd00_0 .net "predicted", 0 0, L_000001c26a2055c0;  1 drivers
v000001c26a1dd020_0 .net "predicted_to_EX", 0 0, v000001c26a1d5be0_0;  alias, 1 drivers
v000001c26a1dd0c0_0 .net "reg_write", 0 0, L_000001c26a202880;  alias, 1 drivers
v000001c26a1dd160_0 .net "reg_write_from_wb", 0 0, v000001c26a1ed5d0_0;  alias, 1 drivers
v000001c26a1dca80_0 .net "rs1", 31 0, v000001c26a1db040_0;  alias, 1 drivers
v000001c26a1dcda0_0 .net "rs2", 31 0, v000001c26a1dc8a0_0;  alias, 1 drivers
v000001c26a1dcb20_0 .net "rst", 0 0, v000001c26a1fd380_0;  alias, 1 drivers
v000001c26a1dcbc0_0 .net "wr_reg_data", 31 0, L_000001c26a26bd90;  alias, 1 drivers
L_000001c26a1ffa40 .functor MUXZ 32, v000001c26a1dc8a0_0, v000001c26a1d91a0_0, L_000001c26a2047c0, C4<>;
L_000001c26a1feaa0 .part v000001c26a1dcee0_0, 0, 10;
L_000001c26a200620 .part v000001c26a1dcc60_0, 0, 10;
L_000001c26a1fe780 .arith/sum 10, L_000001c26a1feaa0, L_000001c26a200620;
L_000001c26a1ff860 .part v000001c26a1dcc60_0, 0, 10;
L_000001c26a200800 .functor MUXZ 10, L_000001c26a1ff860, L_000001c26a1fe780, L_000001c26a204600, C4<>;
L_000001c26a1febe0 .part v000001c26a1dcee0_0, 0, 10;
L_000001c26a2009e0 .arith/sum 10, L_000001c26a1febe0, L_000001c26a2201f0;
L_000001c26a2008a0 .part v000001c26a1dcee0_0, 0, 10;
L_000001c26a1ff900 .part v000001c26a1dcc60_0, 0, 10;
L_000001c26a1ff180 .arith/sum 10, L_000001c26a2008a0, L_000001c26a1ff900;
L_000001c26a200a80 .functor MUXZ 10, L_000001c26a1ff180, L_000001c26a2009e0, L_000001c26a2046e0, C4<>;
L_000001c26a200c60 .concat8 [ 10 22 0 0], L_000001c26a200800, L_000001c26a220238;
L_000001c26a1fffe0 .concat8 [ 10 22 0 0], L_000001c26a200a80, L_000001c26a220280;
S_000001c26a1ce8e0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001c26a1cf240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001c26a1dd7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c26a1dd7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c26a1dd820 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c26a1dd858 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c26a1dd890 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c26a1dd8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c26a1dd900 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c26a1dd938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c26a1dd970 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c26a1dd9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c26a1dd9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c26a1dda18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c26a1dda50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c26a1dda88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c26a1ddac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c26a1ddaf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c26a1ddb30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c26a1ddb68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c26a1ddba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c26a1ddbd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c26a1ddc10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c26a1ddc48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c26a1ddc80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c26a1ddcb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c26a1ddcf0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c26a204910 .functor OR 1, L_000001c26a2055c0, L_000001c26a1fff40, C4<0>, C4<0>;
L_000001c26a205240 .functor OR 1, L_000001c26a204910, L_000001c26a1ff7c0, C4<0>, C4<0>;
v000001c26a1d60e0_0 .net "EX1_opcode", 11 0, v000001c26a1d1170_0;  alias, 1 drivers
v000001c26a1d5d20_0 .net "EX2_opcode", 11 0, v000001c26a1d42d0_0;  alias, 1 drivers
v000001c26a1d6180_0 .net "ID_opcode", 11 0, v000001c26a1ebd70_0;  alias, 1 drivers
v000001c26a1d5e60_0 .net "PC_src", 2 0, L_000001c26a1ff9a0;  alias, 1 drivers
v000001c26a1d5320_0 .net "Wrong_prediction", 0 0, L_000001c26a26be00;  alias, 1 drivers
L_000001c26a2203e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001c26a1d5640_0 .net/2u *"_ivl_0", 2 0, L_000001c26a2203e8;  1 drivers
v000001c26a1d73a0_0 .net *"_ivl_10", 0 0, L_000001c26a1fed20;  1 drivers
L_000001c26a220508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001c26a1d5960_0 .net/2u *"_ivl_12", 2 0, L_000001c26a220508;  1 drivers
L_000001c26a220550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d62c0_0 .net/2u *"_ivl_14", 11 0, L_000001c26a220550;  1 drivers
v000001c26a1d56e0_0 .net *"_ivl_16", 0 0, L_000001c26a1fff40;  1 drivers
v000001c26a1d6f40_0 .net *"_ivl_19", 0 0, L_000001c26a204910;  1 drivers
L_000001c26a220430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d64a0_0 .net/2u *"_ivl_2", 11 0, L_000001c26a220430;  1 drivers
L_000001c26a220598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d7440_0 .net/2u *"_ivl_20", 11 0, L_000001c26a220598;  1 drivers
v000001c26a1d5c80_0 .net *"_ivl_22", 0 0, L_000001c26a1ff7c0;  1 drivers
v000001c26a1d5a00_0 .net *"_ivl_25", 0 0, L_000001c26a205240;  1 drivers
L_000001c26a2205e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001c26a1d5fa0_0 .net/2u *"_ivl_26", 2 0, L_000001c26a2205e0;  1 drivers
L_000001c26a220628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d74e0_0 .net/2u *"_ivl_28", 2 0, L_000001c26a220628;  1 drivers
v000001c26a1d6040_0 .net *"_ivl_30", 2 0, L_000001c26a1fedc0;  1 drivers
v000001c26a1d5780_0 .net *"_ivl_32", 2 0, L_000001c26a200bc0;  1 drivers
v000001c26a1d7620_0 .net *"_ivl_34", 2 0, L_000001c26a1fe820;  1 drivers
v000001c26a1d7940_0 .net *"_ivl_4", 0 0, L_000001c26a200b20;  1 drivers
L_000001c26a220478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001c26a1d53c0_0 .net/2u *"_ivl_6", 2 0, L_000001c26a220478;  1 drivers
L_000001c26a2204c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d6540_0 .net/2u *"_ivl_8", 11 0, L_000001c26a2204c0;  1 drivers
v000001c26a1d7580_0 .net "clk", 0 0, L_000001c26a140720;  alias, 1 drivers
v000001c26a1d6680_0 .net "predicted", 0 0, L_000001c26a2055c0;  alias, 1 drivers
v000001c26a1d79e0_0 .net "predicted_to_EX", 0 0, v000001c26a1d5be0_0;  alias, 1 drivers
v000001c26a1d6720_0 .net "rst", 0 0, v000001c26a1fd380_0;  alias, 1 drivers
v000001c26a1d5460_0 .net "state", 1 0, v000001c26a1d5dc0_0;  1 drivers
L_000001c26a200b20 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220430;
L_000001c26a1fed20 .cmp/eq 12, v000001c26a1d1170_0, L_000001c26a2204c0;
L_000001c26a1fff40 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220550;
L_000001c26a1ff7c0 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220598;
L_000001c26a1fedc0 .functor MUXZ 3, L_000001c26a220628, L_000001c26a2205e0, L_000001c26a205240, C4<>;
L_000001c26a200bc0 .functor MUXZ 3, L_000001c26a1fedc0, L_000001c26a220508, L_000001c26a1fed20, C4<>;
L_000001c26a1fe820 .functor MUXZ 3, L_000001c26a200bc0, L_000001c26a220478, L_000001c26a200b20, C4<>;
L_000001c26a1ff9a0 .functor MUXZ 3, L_000001c26a1fe820, L_000001c26a2203e8, L_000001c26a26be00, C4<>;
S_000001c26a1cea70 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001c26a1ce8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001c26a1ddd30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c26a1ddd68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c26a1ddda0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c26a1dddd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c26a1dde10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c26a1dde48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c26a1dde80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c26a1ddeb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c26a1ddef0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c26a1ddf28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c26a1ddf60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c26a1ddf98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c26a1ddfd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c26a1de008 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c26a1de040 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c26a1de078 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c26a1de0b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c26a1de0e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c26a1de120 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c26a1de158 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c26a1de190 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c26a1de1c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c26a1de200 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c26a1de238 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c26a1de270 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c26a204ec0 .functor OR 1, L_000001c26a1fec80, L_000001c26a2001c0, C4<0>, C4<0>;
L_000001c26a204750 .functor OR 1, L_000001c26a1fe6e0, L_000001c26a200e40, C4<0>, C4<0>;
L_000001c26a204bb0 .functor AND 1, L_000001c26a204ec0, L_000001c26a204750, C4<1>, C4<1>;
L_000001c26a2051d0 .functor NOT 1, L_000001c26a204bb0, C4<0>, C4<0>, C4<0>;
L_000001c26a2042f0 .functor OR 1, v000001c26a1fd380_0, L_000001c26a2051d0, C4<0>, C4<0>;
L_000001c26a2055c0 .functor NOT 1, L_000001c26a2042f0, C4<0>, C4<0>, C4<0>;
v000001c26a1d7260_0 .net "EX_opcode", 11 0, v000001c26a1d42d0_0;  alias, 1 drivers
v000001c26a1d6360_0 .net "ID_opcode", 11 0, v000001c26a1ebd70_0;  alias, 1 drivers
v000001c26a1d7800_0 .net "Wrong_prediction", 0 0, L_000001c26a26be00;  alias, 1 drivers
L_000001c26a2202c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d6400_0 .net/2u *"_ivl_0", 11 0, L_000001c26a2202c8;  1 drivers
L_000001c26a220358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c26a1d65e0_0 .net/2u *"_ivl_10", 1 0, L_000001c26a220358;  1 drivers
v000001c26a1d6860_0 .net *"_ivl_12", 0 0, L_000001c26a1fe6e0;  1 drivers
L_000001c26a2203a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001c26a1d5500_0 .net/2u *"_ivl_14", 1 0, L_000001c26a2203a0;  1 drivers
v000001c26a1d76c0_0 .net *"_ivl_16", 0 0, L_000001c26a200e40;  1 drivers
v000001c26a1d55a0_0 .net *"_ivl_19", 0 0, L_000001c26a204750;  1 drivers
v000001c26a1d6900_0 .net *"_ivl_2", 0 0, L_000001c26a1fec80;  1 drivers
v000001c26a1d7120_0 .net *"_ivl_21", 0 0, L_000001c26a204bb0;  1 drivers
v000001c26a1d5820_0 .net *"_ivl_22", 0 0, L_000001c26a2051d0;  1 drivers
v000001c26a1d78a0_0 .net *"_ivl_25", 0 0, L_000001c26a2042f0;  1 drivers
L_000001c26a220310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d6e00_0 .net/2u *"_ivl_4", 11 0, L_000001c26a220310;  1 drivers
v000001c26a1d5f00_0 .net *"_ivl_6", 0 0, L_000001c26a2001c0;  1 drivers
v000001c26a1d6220_0 .net *"_ivl_9", 0 0, L_000001c26a204ec0;  1 drivers
v000001c26a1d6fe0_0 .net "clk", 0 0, L_000001c26a140720;  alias, 1 drivers
v000001c26a1d7300_0 .net "predicted", 0 0, L_000001c26a2055c0;  alias, 1 drivers
v000001c26a1d5be0_0 .var "predicted_to_EX", 0 0;
v000001c26a1d5b40_0 .net "rst", 0 0, v000001c26a1fd380_0;  alias, 1 drivers
v000001c26a1d5dc0_0 .var "state", 1 0;
E_000001c26a15a5b0 .event posedge, v000001c26a1d6fe0_0, v000001c26a1c30d0_0;
L_000001c26a1fec80 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a2202c8;
L_000001c26a2001c0 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220310;
L_000001c26a1fe6e0 .cmp/eq 2, v000001c26a1d5dc0_0, L_000001c26a220358;
L_000001c26a200e40 .cmp/eq 2, v000001c26a1d5dc0_0, L_000001c26a2203a0;
S_000001c26a1cfec0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001c26a1cf240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001c26a1e02c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c26a1e02f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c26a1e0330 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c26a1e0368 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c26a1e03a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c26a1e03d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c26a1e0410 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c26a1e0448 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c26a1e0480 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c26a1e04b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c26a1e04f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c26a1e0528 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c26a1e0560 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c26a1e0598 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c26a1e05d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c26a1e0608 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c26a1e0640 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c26a1e0678 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c26a1e06b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c26a1e06e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c26a1e0720 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c26a1e0758 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c26a1e0790 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c26a1e07c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c26a1e0800 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c26a1d58c0_0 .net "EX1_memread", 0 0, v000001c26a1d1d50_0;  alias, 1 drivers
v000001c26a1d5280_0 .net "EX1_rd_ind", 4 0, v000001c26a1d1210_0;  alias, 1 drivers
v000001c26a1d5aa0_0 .net "EX1_rd_indzero", 0 0, v000001c26a1d2070_0;  alias, 1 drivers
v000001c26a1d6a40_0 .net "EX2_memread", 0 0, v000001c26a1d3470_0;  alias, 1 drivers
v000001c26a1d67c0_0 .net "EX2_rd_ind", 4 0, v000001c26a1d3dd0_0;  alias, 1 drivers
v000001c26a1d69a0_0 .net "EX2_rd_indzero", 0 0, v000001c26a1d3e70_0;  alias, 1 drivers
v000001c26a1d6ae0_0 .var "ID_EX1_flush", 0 0;
v000001c26a1d6b80_0 .var "ID_EX2_flush", 0 0;
v000001c26a1d6c20_0 .net "ID_opcode", 11 0, v000001c26a1ebd70_0;  alias, 1 drivers
v000001c26a1d6cc0_0 .net "ID_rs1_ind", 4 0, v000001c26a1ebf50_0;  alias, 1 drivers
v000001c26a1d6d60_0 .net "ID_rs2_ind", 4 0, v000001c26a1ebcd0_0;  alias, 1 drivers
v000001c26a1d8b60_0 .var "IF_ID_Write", 0 0;
v000001c26a1d9ce0_0 .var "IF_ID_flush", 0 0;
v000001c26a1da000_0 .var "PC_Write", 0 0;
v000001c26a1d8c00_0 .net "Wrong_prediction", 0 0, L_000001c26a26be00;  alias, 1 drivers
E_000001c26a1599b0/0 .event anyedge, v000001c26a1c6320_0, v000001c26a1d1d50_0, v000001c26a1d2070_0, v000001c26a1d27f0_0;
E_000001c26a1599b0/1 .event anyedge, v000001c26a1d1210_0, v000001c26a1d0810_0, v000001c26a0e6620_0, v000001c26a1d3e70_0;
E_000001c26a1599b0/2 .event anyedge, v000001c26a1c0f10_0, v000001c26a1d22f0_0;
E_000001c26a1599b0 .event/or E_000001c26a1599b0/0, E_000001c26a1599b0/1, E_000001c26a1599b0/2;
S_000001c26a1d0050 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001c26a1cf240;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001c26a1e8850 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c26a1e8888 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c26a1e88c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c26a1e88f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c26a1e8930 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c26a1e8968 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c26a1e89a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c26a1e89d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c26a1e8a10 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c26a1e8a48 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c26a1e8a80 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c26a1e8ab8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c26a1e8af0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c26a1e8b28 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c26a1e8b60 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c26a1e8b98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c26a1e8bd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c26a1e8c08 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c26a1e8c40 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c26a1e8c78 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c26a1e8cb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c26a1e8ce8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c26a1e8d20 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c26a1e8d58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c26a1e8d90 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c26a204de0 .functor OR 1, L_000001c26a1ffae0, L_000001c26a1fefa0, C4<0>, C4<0>;
L_000001c26a204360 .functor OR 1, L_000001c26a204de0, L_000001c26a1ffb80, C4<0>, C4<0>;
L_000001c26a2043d0 .functor OR 1, L_000001c26a204360, L_000001c26a200300, C4<0>, C4<0>;
L_000001c26a204e50 .functor OR 1, L_000001c26a2043d0, L_000001c26a1fe8c0, C4<0>, C4<0>;
L_000001c26a204830 .functor OR 1, L_000001c26a204e50, L_000001c26a1ff0e0, C4<0>, C4<0>;
L_000001c26a2052b0 .functor OR 1, L_000001c26a204830, L_000001c26a1ffc20, C4<0>, C4<0>;
L_000001c26a2058d0 .functor OR 1, L_000001c26a2052b0, L_000001c26a200080, C4<0>, C4<0>;
L_000001c26a2047c0 .functor OR 1, L_000001c26a2058d0, L_000001c26a200120, C4<0>, C4<0>;
L_000001c26a205470 .functor OR 1, L_000001c26a202240, L_000001c26a201660, C4<0>, C4<0>;
L_000001c26a2048a0 .functor OR 1, L_000001c26a205470, L_000001c26a202560, C4<0>, C4<0>;
L_000001c26a205630 .functor OR 1, L_000001c26a2048a0, L_000001c26a2013e0, C4<0>, C4<0>;
L_000001c26a204fa0 .functor OR 1, L_000001c26a205630, L_000001c26a2029c0, C4<0>, C4<0>;
v000001c26a1d9420_0 .net "ID_opcode", 11 0, v000001c26a1ebd70_0;  alias, 1 drivers
L_000001c26a220670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d8840_0 .net/2u *"_ivl_0", 11 0, L_000001c26a220670;  1 drivers
L_000001c26a220700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d8de0_0 .net/2u *"_ivl_10", 11 0, L_000001c26a220700;  1 drivers
L_000001c26a220bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d7c60_0 .net/2u *"_ivl_102", 11 0, L_000001c26a220bc8;  1 drivers
L_000001c26a220c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d9600_0 .net/2u *"_ivl_106", 11 0, L_000001c26a220c10;  1 drivers
v000001c26a1d96a0_0 .net *"_ivl_12", 0 0, L_000001c26a1ffb80;  1 drivers
v000001c26a1d8ac0_0 .net *"_ivl_15", 0 0, L_000001c26a204360;  1 drivers
L_000001c26a220748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d97e0_0 .net/2u *"_ivl_16", 11 0, L_000001c26a220748;  1 drivers
v000001c26a1d9880_0 .net *"_ivl_18", 0 0, L_000001c26a200300;  1 drivers
v000001c26a1d7ee0_0 .net *"_ivl_2", 0 0, L_000001c26a1ffae0;  1 drivers
v000001c26a1d8a20_0 .net *"_ivl_21", 0 0, L_000001c26a2043d0;  1 drivers
L_000001c26a220790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d83e0_0 .net/2u *"_ivl_22", 11 0, L_000001c26a220790;  1 drivers
v000001c26a1d9920_0 .net *"_ivl_24", 0 0, L_000001c26a1fe8c0;  1 drivers
v000001c26a1d8ca0_0 .net *"_ivl_27", 0 0, L_000001c26a204e50;  1 drivers
L_000001c26a2207d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d94c0_0 .net/2u *"_ivl_28", 11 0, L_000001c26a2207d8;  1 drivers
v000001c26a1d8d40_0 .net *"_ivl_30", 0 0, L_000001c26a1ff0e0;  1 drivers
v000001c26a1d9d80_0 .net *"_ivl_33", 0 0, L_000001c26a204830;  1 drivers
L_000001c26a220820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d9560_0 .net/2u *"_ivl_34", 11 0, L_000001c26a220820;  1 drivers
v000001c26a1d9060_0 .net *"_ivl_36", 0 0, L_000001c26a1ffc20;  1 drivers
v000001c26a1d8e80_0 .net *"_ivl_39", 0 0, L_000001c26a2052b0;  1 drivers
L_000001c26a2206b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d8f20_0 .net/2u *"_ivl_4", 11 0, L_000001c26a2206b8;  1 drivers
L_000001c26a220868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001c26a1d8200_0 .net/2u *"_ivl_40", 11 0, L_000001c26a220868;  1 drivers
v000001c26a1d9c40_0 .net *"_ivl_42", 0 0, L_000001c26a200080;  1 drivers
v000001c26a1d7f80_0 .net *"_ivl_45", 0 0, L_000001c26a2058d0;  1 drivers
L_000001c26a2208b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d99c0_0 .net/2u *"_ivl_46", 11 0, L_000001c26a2208b0;  1 drivers
v000001c26a1d8020_0 .net *"_ivl_48", 0 0, L_000001c26a200120;  1 drivers
L_000001c26a2208f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d9ba0_0 .net/2u *"_ivl_52", 11 0, L_000001c26a2208f8;  1 drivers
L_000001c26a220940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d7a80_0 .net/2u *"_ivl_56", 11 0, L_000001c26a220940;  1 drivers
v000001c26a1d8480_0 .net *"_ivl_6", 0 0, L_000001c26a1fefa0;  1 drivers
L_000001c26a220988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d9b00_0 .net/2u *"_ivl_60", 11 0, L_000001c26a220988;  1 drivers
L_000001c26a2209d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d88e0_0 .net/2u *"_ivl_64", 11 0, L_000001c26a2209d0;  1 drivers
L_000001c26a220a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d9a60_0 .net/2u *"_ivl_68", 11 0, L_000001c26a220a18;  1 drivers
L_000001c26a220a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d9e20_0 .net/2u *"_ivl_72", 11 0, L_000001c26a220a60;  1 drivers
v000001c26a1d8520_0 .net *"_ivl_74", 0 0, L_000001c26a202240;  1 drivers
L_000001c26a220aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d9ec0_0 .net/2u *"_ivl_76", 11 0, L_000001c26a220aa8;  1 drivers
v000001c26a1d87a0_0 .net *"_ivl_78", 0 0, L_000001c26a201660;  1 drivers
v000001c26a1d8fc0_0 .net *"_ivl_81", 0 0, L_000001c26a205470;  1 drivers
L_000001c26a220af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d80c0_0 .net/2u *"_ivl_82", 11 0, L_000001c26a220af0;  1 drivers
v000001c26a1d8980_0 .net *"_ivl_84", 0 0, L_000001c26a202560;  1 drivers
v000001c26a1da0a0_0 .net *"_ivl_87", 0 0, L_000001c26a2048a0;  1 drivers
L_000001c26a220b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1da140_0 .net/2u *"_ivl_88", 11 0, L_000001c26a220b38;  1 drivers
v000001c26a1d85c0_0 .net *"_ivl_9", 0 0, L_000001c26a204de0;  1 drivers
v000001c26a1d7b20_0 .net *"_ivl_90", 0 0, L_000001c26a2013e0;  1 drivers
v000001c26a1d9740_0 .net *"_ivl_93", 0 0, L_000001c26a205630;  1 drivers
L_000001c26a220b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1d7d00_0 .net/2u *"_ivl_94", 11 0, L_000001c26a220b80;  1 drivers
v000001c26a1d9f60_0 .net *"_ivl_96", 0 0, L_000001c26a2029c0;  1 drivers
v000001c26a1d8160_0 .net *"_ivl_99", 0 0, L_000001c26a204fa0;  1 drivers
v000001c26a1d82a0_0 .net "is_beq", 0 0, L_000001c26a200260;  alias, 1 drivers
v000001c26a1d7bc0_0 .net "is_bne", 0 0, L_000001c26a2003a0;  alias, 1 drivers
v000001c26a1d8660_0 .net "is_j", 0 0, L_000001c26a203460;  alias, 1 drivers
v000001c26a1d8700_0 .net "is_jal", 0 0, L_000001c26a201700;  alias, 1 drivers
v000001c26a1d8340_0 .net "is_jr", 0 0, L_000001c26a200440;  alias, 1 drivers
v000001c26a1d7da0_0 .net "is_oper2_immed", 0 0, L_000001c26a2047c0;  alias, 1 drivers
v000001c26a1da1e0_0 .net "memread", 0 0, L_000001c26a2017a0;  alias, 1 drivers
v000001c26a1d7e40_0 .net "memwrite", 0 0, L_000001c26a202d80;  alias, 1 drivers
v000001c26a1d9100_0 .net "regwrite", 0 0, L_000001c26a202880;  alias, 1 drivers
L_000001c26a1ffae0 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220670;
L_000001c26a1fefa0 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a2206b8;
L_000001c26a1ffb80 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220700;
L_000001c26a200300 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220748;
L_000001c26a1fe8c0 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220790;
L_000001c26a1ff0e0 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a2207d8;
L_000001c26a1ffc20 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220820;
L_000001c26a200080 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220868;
L_000001c26a200120 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a2208b0;
L_000001c26a200260 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a2208f8;
L_000001c26a2003a0 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220940;
L_000001c26a200440 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220988;
L_000001c26a201700 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a2209d0;
L_000001c26a203460 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220a18;
L_000001c26a202240 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220a60;
L_000001c26a201660 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220aa8;
L_000001c26a202560 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220af0;
L_000001c26a2013e0 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220b38;
L_000001c26a2029c0 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220b80;
L_000001c26a202880 .reduce/nor L_000001c26a204fa0;
L_000001c26a2017a0 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220bc8;
L_000001c26a202d80 .cmp/eq 12, v000001c26a1ebd70_0, L_000001c26a220c10;
S_000001c26a1cec00 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001c26a1cf240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001c26a1e8dd0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c26a1e8e08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c26a1e8e40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c26a1e8e78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c26a1e8eb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c26a1e8ee8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c26a1e8f20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c26a1e8f58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c26a1e8f90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c26a1e8fc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c26a1e9000 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c26a1e9038 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c26a1e9070 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c26a1e90a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c26a1e90e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c26a1e9118 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c26a1e9150 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c26a1e9188 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c26a1e91c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c26a1e91f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c26a1e9230 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c26a1e9268 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c26a1e92a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c26a1e92d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c26a1e9310 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c26a1d91a0_0 .var "Immed", 31 0;
v000001c26a1d9240_0 .net "Inst", 31 0, v000001c26a1dcc60_0;  alias, 1 drivers
v000001c26a1d92e0_0 .net "opcode", 11 0, v000001c26a1ebd70_0;  alias, 1 drivers
E_000001c26a15a570 .event anyedge, v000001c26a1d22f0_0, v000001c26a1d9240_0;
S_000001c26a1d01e0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001c26a1cf240;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001c26a1db040_0 .var "Read_data1", 31 0;
v000001c26a1dc8a0_0 .var "Read_data2", 31 0;
v000001c26a1dc940_0 .net "Read_reg1", 4 0, v000001c26a1ebf50_0;  alias, 1 drivers
v000001c26a1dc620_0 .net "Read_reg2", 4 0, v000001c26a1ebcd0_0;  alias, 1 drivers
v000001c26a1da3c0_0 .net "Write_data", 31 0, L_000001c26a26bd90;  alias, 1 drivers
v000001c26a1dafa0_0 .net "Write_en", 0 0, v000001c26a1ed5d0_0;  alias, 1 drivers
v000001c26a1db220_0 .net "Write_reg", 4 0, v000001c26a1ecef0_0;  alias, 1 drivers
v000001c26a1dabe0_0 .net "clk", 0 0, L_000001c26a140720;  alias, 1 drivers
v000001c26a1dac80_0 .var/i "i", 31 0;
v000001c26a1da5a0 .array "reg_file", 0 31, 31 0;
v000001c26a1dbe00_0 .net "rst", 0 0, v000001c26a1fd380_0;  alias, 1 drivers
E_000001c26a15a630 .event posedge, v000001c26a1d6fe0_0;
S_000001c26a1cf0b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001c26a1d01e0;
 .timescale 0 0;
v000001c26a1db180_0 .var/i "i", 31 0;
S_000001c26a1ced90 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001c26a1e9350 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c26a1e9388 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c26a1e93c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c26a1e93f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c26a1e9430 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c26a1e9468 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c26a1e94a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c26a1e94d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c26a1e9510 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c26a1e9548 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c26a1e9580 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c26a1e95b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c26a1e95f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c26a1e9628 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c26a1e9660 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c26a1e9698 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c26a1e96d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c26a1e9708 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c26a1e9740 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c26a1e9778 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c26a1e97b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c26a1e97e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c26a1e9820 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c26a1e9858 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c26a1e9890 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c26a1dcc60_0 .var "ID_INST", 31 0;
v000001c26a1dcee0_0 .var "ID_PC", 31 0;
v000001c26a1ebd70_0 .var "ID_opcode", 11 0;
v000001c26a1e9e30_0 .var "ID_rd_ind", 4 0;
v000001c26a1ebf50_0 .var "ID_rs1_ind", 4 0;
v000001c26a1ebcd0_0 .var "ID_rs2_ind", 4 0;
v000001c26a1eaa10_0 .net "IF_FLUSH", 0 0, v000001c26a1d9ce0_0;  alias, 1 drivers
v000001c26a1ea470_0 .net "IF_INST", 31 0, L_000001c26a205e80;  alias, 1 drivers
v000001c26a1eaab0_0 .net "IF_PC", 31 0, v000001c26a1ea0b0_0;  alias, 1 drivers
v000001c26a1ebb90_0 .net "clk", 0 0, L_000001c26a204d70;  1 drivers
v000001c26a1eb2d0_0 .net "if_id_Write", 0 0, v000001c26a1d8b60_0;  alias, 1 drivers
v000001c26a1eafb0_0 .net "rst", 0 0, v000001c26a1fd380_0;  alias, 1 drivers
E_000001c26a15a670 .event posedge, v000001c26a1c30d0_0, v000001c26a1ebb90_0;
S_000001c26a1cf3d0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001c26a1edcb0_0 .net "EX1_PFC", 31 0, L_000001c26a2030a0;  alias, 1 drivers
v000001c26a1ee4d0_0 .net "EX2_PFC", 31 0, v000001c26a1d40f0_0;  alias, 1 drivers
v000001c26a1edc10_0 .net "ID_PFC", 31 0, L_000001c26a200c60;  alias, 1 drivers
v000001c26a1ed210_0 .net "PC_src", 2 0, L_000001c26a1ff9a0;  alias, 1 drivers
v000001c26a1edad0_0 .net "PC_write", 0 0, v000001c26a1da000_0;  alias, 1 drivers
L_000001c26a220088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c26a1ee390_0 .net/2u *"_ivl_0", 31 0, L_000001c26a220088;  1 drivers
v000001c26a1ec130_0 .net "clk", 0 0, L_000001c26a140720;  alias, 1 drivers
v000001c26a1ed7b0_0 .net "inst", 31 0, L_000001c26a205e80;  alias, 1 drivers
v000001c26a1ec9f0_0 .net "inst_mem_in", 31 0, v000001c26a1ea0b0_0;  alias, 1 drivers
v000001c26a1ec590_0 .net "pc_reg_in", 31 0, L_000001c26a205860;  1 drivers
v000001c26a1ecb30_0 .net "rst", 0 0, v000001c26a1fd380_0;  alias, 1 drivers
L_000001c26a1ff540 .arith/sum 32, v000001c26a1ea0b0_0, L_000001c26a220088;
S_000001c26a1d0500 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001c26a1cf3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001c26a205e80 .functor BUFZ 32, L_000001c26a200940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c26a1e9d90_0 .net "Data_Out", 31 0, L_000001c26a205e80;  alias, 1 drivers
v000001c26a1eb4b0 .array "InstMem", 0 1023, 31 0;
v000001c26a1eb370_0 .net *"_ivl_0", 31 0, L_000001c26a200940;  1 drivers
v000001c26a1eb0f0_0 .net *"_ivl_3", 9 0, L_000001c26a1ffe00;  1 drivers
v000001c26a1ea290_0 .net *"_ivl_4", 11 0, L_000001c26a1ff720;  1 drivers
L_000001c26a2201a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c26a1e9ed0_0 .net *"_ivl_7", 1 0, L_000001c26a2201a8;  1 drivers
v000001c26a1ea330_0 .net "addr", 31 0, v000001c26a1ea0b0_0;  alias, 1 drivers
v000001c26a1e9bb0_0 .net "clk", 0 0, L_000001c26a140720;  alias, 1 drivers
v000001c26a1eb050_0 .var/i "i", 31 0;
L_000001c26a200940 .array/port v000001c26a1eb4b0, L_000001c26a1ff720;
L_000001c26a1ffe00 .part v000001c26a1ea0b0_0, 0, 10;
L_000001c26a1ff720 .concat [ 10 2 0 0], L_000001c26a1ffe00, L_000001c26a2201a8;
S_000001c26a1ce750 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001c26a1cf3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001c26a15a3f0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001c26a1e9c50_0 .net "DataIn", 31 0, L_000001c26a205860;  alias, 1 drivers
v000001c26a1ea0b0_0 .var "DataOut", 31 0;
v000001c26a1ebe10_0 .net "PC_Write", 0 0, v000001c26a1da000_0;  alias, 1 drivers
v000001c26a1eb730_0 .net "clk", 0 0, L_000001c26a140720;  alias, 1 drivers
v000001c26a1eba50_0 .net "rst", 0 0, v000001c26a1fd380_0;  alias, 1 drivers
S_000001c26a1cef20 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001c26a1cf3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001c26a15a470 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001c26a1416e0 .functor NOT 1, L_000001c26a1ffcc0, C4<0>, C4<0>, C4<0>;
L_000001c26a141590 .functor NOT 1, L_000001c26a2004e0, C4<0>, C4<0>, C4<0>;
L_000001c26a1414b0 .functor AND 1, L_000001c26a1416e0, L_000001c26a141590, C4<1>, C4<1>;
L_000001c26a141750 .functor NOT 1, L_000001c26a1ff400, C4<0>, C4<0>, C4<0>;
L_000001c26a0ddde0 .functor AND 1, L_000001c26a1414b0, L_000001c26a141750, C4<1>, C4<1>;
L_000001c26a0ddec0 .functor AND 32, L_000001c26a1ff2c0, L_000001c26a1ff540, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a0de0f0 .functor NOT 1, L_000001c26a200d00, C4<0>, C4<0>, C4<0>;
L_000001c26a0de160 .functor NOT 1, L_000001c26a1fe960, C4<0>, C4<0>, C4<0>;
L_000001c26a205a90 .functor AND 1, L_000001c26a0de0f0, L_000001c26a0de160, C4<1>, C4<1>;
L_000001c26a204440 .functor AND 1, L_000001c26a205a90, L_000001c26a1feb40, C4<1>, C4<1>;
L_000001c26a204c20 .functor AND 32, L_000001c26a1fee60, L_000001c26a200c60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a205550 .functor OR 32, L_000001c26a0ddec0, L_000001c26a204c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c26a204ad0 .functor NOT 1, L_000001c26a1ff040, C4<0>, C4<0>, C4<0>;
L_000001c26a204980 .functor AND 1, L_000001c26a204ad0, L_000001c26a1ff5e0, C4<1>, C4<1>;
L_000001c26a205e10 .functor NOT 1, L_000001c26a2006c0, C4<0>, C4<0>, C4<0>;
L_000001c26a2044b0 .functor AND 1, L_000001c26a204980, L_000001c26a205e10, C4<1>, C4<1>;
L_000001c26a204d00 .functor AND 32, L_000001c26a1fea00, v000001c26a1ea0b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a204520 .functor OR 32, L_000001c26a205550, L_000001c26a204d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c26a205160 .functor NOT 1, L_000001c26a1fef00, C4<0>, C4<0>, C4<0>;
L_000001c26a2050f0 .functor AND 1, L_000001c26a205160, L_000001c26a1ff680, C4<1>, C4<1>;
L_000001c26a205a20 .functor AND 1, L_000001c26a2050f0, L_000001c26a1ffd60, C4<1>, C4<1>;
L_000001c26a204f30 .functor AND 32, L_000001c26a1ff360, L_000001c26a2030a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a204c90 .functor OR 32, L_000001c26a204520, L_000001c26a204f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c26a204590 .functor NOT 1, L_000001c26a200580, C4<0>, C4<0>, C4<0>;
L_000001c26a205400 .functor AND 1, L_000001c26a1ffea0, L_000001c26a204590, C4<1>, C4<1>;
L_000001c26a205080 .functor NOT 1, L_000001c26a1ff4a0, C4<0>, C4<0>, C4<0>;
L_000001c26a205da0 .functor AND 1, L_000001c26a205400, L_000001c26a205080, C4<1>, C4<1>;
L_000001c26a205c50 .functor AND 32, L_000001c26a200760, v000001c26a1d40f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a205860 .functor OR 32, L_000001c26a204c90, L_000001c26a205c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c26a1ebeb0_0 .net *"_ivl_1", 0 0, L_000001c26a1ffcc0;  1 drivers
v000001c26a1eb870_0 .net *"_ivl_11", 0 0, L_000001c26a1ff400;  1 drivers
v000001c26a1ea1f0_0 .net *"_ivl_12", 0 0, L_000001c26a141750;  1 drivers
v000001c26a1ea650_0 .net *"_ivl_14", 0 0, L_000001c26a0ddde0;  1 drivers
v000001c26a1ea830_0 .net *"_ivl_16", 31 0, L_000001c26a1ff2c0;  1 drivers
v000001c26a1eb910_0 .net *"_ivl_18", 31 0, L_000001c26a0ddec0;  1 drivers
v000001c26a1eadd0_0 .net *"_ivl_2", 0 0, L_000001c26a1416e0;  1 drivers
v000001c26a1ea150_0 .net *"_ivl_21", 0 0, L_000001c26a200d00;  1 drivers
v000001c26a1ebaf0_0 .net *"_ivl_22", 0 0, L_000001c26a0de0f0;  1 drivers
v000001c26a1eb7d0_0 .net *"_ivl_25", 0 0, L_000001c26a1fe960;  1 drivers
v000001c26a1e9f70_0 .net *"_ivl_26", 0 0, L_000001c26a0de160;  1 drivers
v000001c26a1ea010_0 .net *"_ivl_28", 0 0, L_000001c26a205a90;  1 drivers
v000001c26a1eb9b0_0 .net *"_ivl_31", 0 0, L_000001c26a1feb40;  1 drivers
v000001c26a1eb550_0 .net *"_ivl_32", 0 0, L_000001c26a204440;  1 drivers
v000001c26a1ea5b0_0 .net *"_ivl_34", 31 0, L_000001c26a1fee60;  1 drivers
v000001c26a1ebff0_0 .net *"_ivl_36", 31 0, L_000001c26a204c20;  1 drivers
v000001c26a1ea3d0_0 .net *"_ivl_38", 31 0, L_000001c26a205550;  1 drivers
v000001c26a1ea510_0 .net *"_ivl_41", 0 0, L_000001c26a1ff040;  1 drivers
v000001c26a1ea790_0 .net *"_ivl_42", 0 0, L_000001c26a204ad0;  1 drivers
v000001c26a1eab50_0 .net *"_ivl_45", 0 0, L_000001c26a1ff5e0;  1 drivers
v000001c26a1eae70_0 .net *"_ivl_46", 0 0, L_000001c26a204980;  1 drivers
v000001c26a1ec090_0 .net *"_ivl_49", 0 0, L_000001c26a2006c0;  1 drivers
v000001c26a1e9930_0 .net *"_ivl_5", 0 0, L_000001c26a2004e0;  1 drivers
v000001c26a1ea8d0_0 .net *"_ivl_50", 0 0, L_000001c26a205e10;  1 drivers
v000001c26a1e99d0_0 .net *"_ivl_52", 0 0, L_000001c26a2044b0;  1 drivers
v000001c26a1e9cf0_0 .net *"_ivl_54", 31 0, L_000001c26a1fea00;  1 drivers
v000001c26a1ebc30_0 .net *"_ivl_56", 31 0, L_000001c26a204d00;  1 drivers
v000001c26a1ea970_0 .net *"_ivl_58", 31 0, L_000001c26a204520;  1 drivers
v000001c26a1e9a70_0 .net *"_ivl_6", 0 0, L_000001c26a141590;  1 drivers
v000001c26a1eabf0_0 .net *"_ivl_61", 0 0, L_000001c26a1fef00;  1 drivers
v000001c26a1eac90_0 .net *"_ivl_62", 0 0, L_000001c26a205160;  1 drivers
v000001c26a1e9b10_0 .net *"_ivl_65", 0 0, L_000001c26a1ff680;  1 drivers
v000001c26a1ead30_0 .net *"_ivl_66", 0 0, L_000001c26a2050f0;  1 drivers
v000001c26a1eaf10_0 .net *"_ivl_69", 0 0, L_000001c26a1ffd60;  1 drivers
v000001c26a1eb190_0 .net *"_ivl_70", 0 0, L_000001c26a205a20;  1 drivers
v000001c26a1eb230_0 .net *"_ivl_72", 31 0, L_000001c26a1ff360;  1 drivers
v000001c26a1eb410_0 .net *"_ivl_74", 31 0, L_000001c26a204f30;  1 drivers
v000001c26a1eb5f0_0 .net *"_ivl_76", 31 0, L_000001c26a204c90;  1 drivers
v000001c26a1eb690_0 .net *"_ivl_79", 0 0, L_000001c26a1ffea0;  1 drivers
v000001c26a1ee610_0 .net *"_ivl_8", 0 0, L_000001c26a1414b0;  1 drivers
v000001c26a1ecdb0_0 .net *"_ivl_81", 0 0, L_000001c26a200580;  1 drivers
v000001c26a1ee070_0 .net *"_ivl_82", 0 0, L_000001c26a204590;  1 drivers
v000001c26a1ecc70_0 .net *"_ivl_84", 0 0, L_000001c26a205400;  1 drivers
v000001c26a1ee430_0 .net *"_ivl_87", 0 0, L_000001c26a1ff4a0;  1 drivers
v000001c26a1ec1d0_0 .net *"_ivl_88", 0 0, L_000001c26a205080;  1 drivers
v000001c26a1ede90_0 .net *"_ivl_90", 0 0, L_000001c26a205da0;  1 drivers
v000001c26a1ec3b0_0 .net *"_ivl_92", 31 0, L_000001c26a200760;  1 drivers
v000001c26a1edb70_0 .net *"_ivl_94", 31 0, L_000001c26a205c50;  1 drivers
v000001c26a1ec950_0 .net "ina", 31 0, L_000001c26a1ff540;  1 drivers
v000001c26a1ecf90_0 .net "inb", 31 0, L_000001c26a200c60;  alias, 1 drivers
v000001c26a1ed490_0 .net "inc", 31 0, v000001c26a1ea0b0_0;  alias, 1 drivers
v000001c26a1ed990_0 .net "ind", 31 0, L_000001c26a2030a0;  alias, 1 drivers
v000001c26a1ec310_0 .net "ine", 31 0, v000001c26a1d40f0_0;  alias, 1 drivers
L_000001c26a2200d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1ec8b0_0 .net "inf", 31 0, L_000001c26a2200d0;  1 drivers
L_000001c26a220118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1ed3f0_0 .net "ing", 31 0, L_000001c26a220118;  1 drivers
L_000001c26a220160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c26a1ee750_0 .net "inh", 31 0, L_000001c26a220160;  1 drivers
v000001c26a1ed0d0_0 .net "out", 31 0, L_000001c26a205860;  alias, 1 drivers
v000001c26a1ec770_0 .net "sel", 2 0, L_000001c26a1ff9a0;  alias, 1 drivers
L_000001c26a1ffcc0 .part L_000001c26a1ff9a0, 2, 1;
L_000001c26a2004e0 .part L_000001c26a1ff9a0, 1, 1;
L_000001c26a1ff400 .part L_000001c26a1ff9a0, 0, 1;
LS_000001c26a1ff2c0_0_0 .concat [ 1 1 1 1], L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0;
LS_000001c26a1ff2c0_0_4 .concat [ 1 1 1 1], L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0;
LS_000001c26a1ff2c0_0_8 .concat [ 1 1 1 1], L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0;
LS_000001c26a1ff2c0_0_12 .concat [ 1 1 1 1], L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0;
LS_000001c26a1ff2c0_0_16 .concat [ 1 1 1 1], L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0;
LS_000001c26a1ff2c0_0_20 .concat [ 1 1 1 1], L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0;
LS_000001c26a1ff2c0_0_24 .concat [ 1 1 1 1], L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0;
LS_000001c26a1ff2c0_0_28 .concat [ 1 1 1 1], L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0, L_000001c26a0ddde0;
LS_000001c26a1ff2c0_1_0 .concat [ 4 4 4 4], LS_000001c26a1ff2c0_0_0, LS_000001c26a1ff2c0_0_4, LS_000001c26a1ff2c0_0_8, LS_000001c26a1ff2c0_0_12;
LS_000001c26a1ff2c0_1_4 .concat [ 4 4 4 4], LS_000001c26a1ff2c0_0_16, LS_000001c26a1ff2c0_0_20, LS_000001c26a1ff2c0_0_24, LS_000001c26a1ff2c0_0_28;
L_000001c26a1ff2c0 .concat [ 16 16 0 0], LS_000001c26a1ff2c0_1_0, LS_000001c26a1ff2c0_1_4;
L_000001c26a200d00 .part L_000001c26a1ff9a0, 2, 1;
L_000001c26a1fe960 .part L_000001c26a1ff9a0, 1, 1;
L_000001c26a1feb40 .part L_000001c26a1ff9a0, 0, 1;
LS_000001c26a1fee60_0_0 .concat [ 1 1 1 1], L_000001c26a204440, L_000001c26a204440, L_000001c26a204440, L_000001c26a204440;
LS_000001c26a1fee60_0_4 .concat [ 1 1 1 1], L_000001c26a204440, L_000001c26a204440, L_000001c26a204440, L_000001c26a204440;
LS_000001c26a1fee60_0_8 .concat [ 1 1 1 1], L_000001c26a204440, L_000001c26a204440, L_000001c26a204440, L_000001c26a204440;
LS_000001c26a1fee60_0_12 .concat [ 1 1 1 1], L_000001c26a204440, L_000001c26a204440, L_000001c26a204440, L_000001c26a204440;
LS_000001c26a1fee60_0_16 .concat [ 1 1 1 1], L_000001c26a204440, L_000001c26a204440, L_000001c26a204440, L_000001c26a204440;
LS_000001c26a1fee60_0_20 .concat [ 1 1 1 1], L_000001c26a204440, L_000001c26a204440, L_000001c26a204440, L_000001c26a204440;
LS_000001c26a1fee60_0_24 .concat [ 1 1 1 1], L_000001c26a204440, L_000001c26a204440, L_000001c26a204440, L_000001c26a204440;
LS_000001c26a1fee60_0_28 .concat [ 1 1 1 1], L_000001c26a204440, L_000001c26a204440, L_000001c26a204440, L_000001c26a204440;
LS_000001c26a1fee60_1_0 .concat [ 4 4 4 4], LS_000001c26a1fee60_0_0, LS_000001c26a1fee60_0_4, LS_000001c26a1fee60_0_8, LS_000001c26a1fee60_0_12;
LS_000001c26a1fee60_1_4 .concat [ 4 4 4 4], LS_000001c26a1fee60_0_16, LS_000001c26a1fee60_0_20, LS_000001c26a1fee60_0_24, LS_000001c26a1fee60_0_28;
L_000001c26a1fee60 .concat [ 16 16 0 0], LS_000001c26a1fee60_1_0, LS_000001c26a1fee60_1_4;
L_000001c26a1ff040 .part L_000001c26a1ff9a0, 2, 1;
L_000001c26a1ff5e0 .part L_000001c26a1ff9a0, 1, 1;
L_000001c26a2006c0 .part L_000001c26a1ff9a0, 0, 1;
LS_000001c26a1fea00_0_0 .concat [ 1 1 1 1], L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0;
LS_000001c26a1fea00_0_4 .concat [ 1 1 1 1], L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0;
LS_000001c26a1fea00_0_8 .concat [ 1 1 1 1], L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0;
LS_000001c26a1fea00_0_12 .concat [ 1 1 1 1], L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0;
LS_000001c26a1fea00_0_16 .concat [ 1 1 1 1], L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0;
LS_000001c26a1fea00_0_20 .concat [ 1 1 1 1], L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0;
LS_000001c26a1fea00_0_24 .concat [ 1 1 1 1], L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0;
LS_000001c26a1fea00_0_28 .concat [ 1 1 1 1], L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0, L_000001c26a2044b0;
LS_000001c26a1fea00_1_0 .concat [ 4 4 4 4], LS_000001c26a1fea00_0_0, LS_000001c26a1fea00_0_4, LS_000001c26a1fea00_0_8, LS_000001c26a1fea00_0_12;
LS_000001c26a1fea00_1_4 .concat [ 4 4 4 4], LS_000001c26a1fea00_0_16, LS_000001c26a1fea00_0_20, LS_000001c26a1fea00_0_24, LS_000001c26a1fea00_0_28;
L_000001c26a1fea00 .concat [ 16 16 0 0], LS_000001c26a1fea00_1_0, LS_000001c26a1fea00_1_4;
L_000001c26a1fef00 .part L_000001c26a1ff9a0, 2, 1;
L_000001c26a1ff680 .part L_000001c26a1ff9a0, 1, 1;
L_000001c26a1ffd60 .part L_000001c26a1ff9a0, 0, 1;
LS_000001c26a1ff360_0_0 .concat [ 1 1 1 1], L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20;
LS_000001c26a1ff360_0_4 .concat [ 1 1 1 1], L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20;
LS_000001c26a1ff360_0_8 .concat [ 1 1 1 1], L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20;
LS_000001c26a1ff360_0_12 .concat [ 1 1 1 1], L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20;
LS_000001c26a1ff360_0_16 .concat [ 1 1 1 1], L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20;
LS_000001c26a1ff360_0_20 .concat [ 1 1 1 1], L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20;
LS_000001c26a1ff360_0_24 .concat [ 1 1 1 1], L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20;
LS_000001c26a1ff360_0_28 .concat [ 1 1 1 1], L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20, L_000001c26a205a20;
LS_000001c26a1ff360_1_0 .concat [ 4 4 4 4], LS_000001c26a1ff360_0_0, LS_000001c26a1ff360_0_4, LS_000001c26a1ff360_0_8, LS_000001c26a1ff360_0_12;
LS_000001c26a1ff360_1_4 .concat [ 4 4 4 4], LS_000001c26a1ff360_0_16, LS_000001c26a1ff360_0_20, LS_000001c26a1ff360_0_24, LS_000001c26a1ff360_0_28;
L_000001c26a1ff360 .concat [ 16 16 0 0], LS_000001c26a1ff360_1_0, LS_000001c26a1ff360_1_4;
L_000001c26a1ffea0 .part L_000001c26a1ff9a0, 2, 1;
L_000001c26a200580 .part L_000001c26a1ff9a0, 1, 1;
L_000001c26a1ff4a0 .part L_000001c26a1ff9a0, 0, 1;
LS_000001c26a200760_0_0 .concat [ 1 1 1 1], L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0;
LS_000001c26a200760_0_4 .concat [ 1 1 1 1], L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0;
LS_000001c26a200760_0_8 .concat [ 1 1 1 1], L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0;
LS_000001c26a200760_0_12 .concat [ 1 1 1 1], L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0;
LS_000001c26a200760_0_16 .concat [ 1 1 1 1], L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0;
LS_000001c26a200760_0_20 .concat [ 1 1 1 1], L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0;
LS_000001c26a200760_0_24 .concat [ 1 1 1 1], L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0;
LS_000001c26a200760_0_28 .concat [ 1 1 1 1], L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0, L_000001c26a205da0;
LS_000001c26a200760_1_0 .concat [ 4 4 4 4], LS_000001c26a200760_0_0, LS_000001c26a200760_0_4, LS_000001c26a200760_0_8, LS_000001c26a200760_0_12;
LS_000001c26a200760_1_4 .concat [ 4 4 4 4], LS_000001c26a200760_0_16, LS_000001c26a200760_0_20, LS_000001c26a200760_0_24, LS_000001c26a200760_0_28;
L_000001c26a200760 .concat [ 16 16 0 0], LS_000001c26a200760_1_0, LS_000001c26a200760_1_4;
S_000001c26a1cf560 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001c26a1ed2b0_0 .net "Write_Data", 31 0, v000001c26a1c2a90_0;  alias, 1 drivers
v000001c26a1ee7f0_0 .net "addr", 31 0, v000001c26a1c1910_0;  alias, 1 drivers
v000001c26a1ed350_0 .net "clk", 0 0, L_000001c26a140720;  alias, 1 drivers
v000001c26a1eddf0_0 .net "mem_out", 31 0, v000001c26a1ee110_0;  alias, 1 drivers
v000001c26a1ee2f0_0 .net "mem_read", 0 0, v000001c26a1c2630_0;  alias, 1 drivers
v000001c26a1edf30_0 .net "mem_write", 0 0, v000001c26a1c24f0_0;  alias, 1 drivers
S_000001c26a1cfba0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001c26a1cf560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001c26a1edd50 .array "DataMem", 1023 0, 31 0;
v000001c26a1ee250_0 .net "Data_In", 31 0, v000001c26a1c2a90_0;  alias, 1 drivers
v000001c26a1ee110_0 .var "Data_Out", 31 0;
v000001c26a1ee6b0_0 .net "Write_en", 0 0, v000001c26a1c24f0_0;  alias, 1 drivers
v000001c26a1ec630_0 .net "addr", 31 0, v000001c26a1c1910_0;  alias, 1 drivers
v000001c26a1eca90_0 .net "clk", 0 0, L_000001c26a140720;  alias, 1 drivers
v000001c26a1ed850_0 .var/i "i", 31 0;
S_000001c26a1cfa10 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001c26a1f38f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c26a1f3928 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c26a1f3960 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c26a1f3998 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c26a1f39d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c26a1f3a08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c26a1f3a40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c26a1f3a78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c26a1f3ab0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c26a1f3ae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c26a1f3b20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c26a1f3b58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c26a1f3b90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c26a1f3bc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c26a1f3c00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c26a1f3c38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c26a1f3c70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c26a1f3ca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c26a1f3ce0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c26a1f3d18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c26a1f3d50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c26a1f3d88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c26a1f3dc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c26a1f3df8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c26a1f3e30 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c26a1ec450_0 .net "MEM_ALU_OUT", 31 0, v000001c26a1c1910_0;  alias, 1 drivers
v000001c26a1ee1b0_0 .net "MEM_Data_mem_out", 31 0, v000001c26a1ee110_0;  alias, 1 drivers
v000001c26a1ec810_0 .net "MEM_memread", 0 0, v000001c26a1c2630_0;  alias, 1 drivers
v000001c26a1ecbd0_0 .net "MEM_opcode", 11 0, v000001c26a1c1cd0_0;  alias, 1 drivers
v000001c26a1ecd10_0 .net "MEM_rd_ind", 4 0, v000001c26a1c2270_0;  alias, 1 drivers
v000001c26a1ec4f0_0 .net "MEM_rd_indzero", 0 0, v000001c26a1c1410_0;  alias, 1 drivers
v000001c26a1edfd0_0 .net "MEM_regwrite", 0 0, v000001c26a1c1d70_0;  alias, 1 drivers
v000001c26a1ee570_0 .var "WB_ALU_OUT", 31 0;
v000001c26a1ece50_0 .var "WB_Data_mem_out", 31 0;
v000001c26a1ed530_0 .var "WB_memread", 0 0;
v000001c26a1ecef0_0 .var "WB_rd_ind", 4 0;
v000001c26a1ed030_0 .var "WB_rd_indzero", 0 0;
v000001c26a1ed5d0_0 .var "WB_regwrite", 0 0;
v000001c26a1ee890_0 .net "clk", 0 0, L_000001c26a26bb60;  1 drivers
v000001c26a1ec270_0 .var "hlt", 0 0;
v000001c26a1ed170_0 .net "rst", 0 0, v000001c26a1fd380_0;  alias, 1 drivers
E_000001c26a1599f0 .event posedge, v000001c26a1c30d0_0, v000001c26a1ee890_0;
S_000001c26a1cfd30 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001c269fa96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001c26a26bc40 .functor AND 32, v000001c26a1ece50_0, L_000001c26a271af0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a26bcb0 .functor NOT 1, v000001c26a1ed530_0, C4<0>, C4<0>, C4<0>;
L_000001c26a26bbd0 .functor AND 32, v000001c26a1ee570_0, L_000001c26a270c90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c26a26bd90 .functor OR 32, L_000001c26a26bc40, L_000001c26a26bbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c26a1ec6d0_0 .net "Write_Data_RegFile", 31 0, L_000001c26a26bd90;  alias, 1 drivers
v000001c26a1ed670_0 .net *"_ivl_0", 31 0, L_000001c26a271af0;  1 drivers
v000001c26a1ed710_0 .net *"_ivl_2", 31 0, L_000001c26a26bc40;  1 drivers
v000001c26a1ed8f0_0 .net *"_ivl_4", 0 0, L_000001c26a26bcb0;  1 drivers
v000001c26a1eda30_0 .net *"_ivl_6", 31 0, L_000001c26a270c90;  1 drivers
v000001c26a1f0eb0_0 .net *"_ivl_8", 31 0, L_000001c26a26bbd0;  1 drivers
v000001c26a1ef330_0 .net "alu_out", 31 0, v000001c26a1ee570_0;  alias, 1 drivers
v000001c26a1f0230_0 .net "mem_out", 31 0, v000001c26a1ece50_0;  alias, 1 drivers
v000001c26a1f0870_0 .net "mem_read", 0 0, v000001c26a1ed530_0;  alias, 1 drivers
LS_000001c26a271af0_0_0 .concat [ 1 1 1 1], v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0;
LS_000001c26a271af0_0_4 .concat [ 1 1 1 1], v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0;
LS_000001c26a271af0_0_8 .concat [ 1 1 1 1], v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0;
LS_000001c26a271af0_0_12 .concat [ 1 1 1 1], v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0;
LS_000001c26a271af0_0_16 .concat [ 1 1 1 1], v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0;
LS_000001c26a271af0_0_20 .concat [ 1 1 1 1], v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0;
LS_000001c26a271af0_0_24 .concat [ 1 1 1 1], v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0;
LS_000001c26a271af0_0_28 .concat [ 1 1 1 1], v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0, v000001c26a1ed530_0;
LS_000001c26a271af0_1_0 .concat [ 4 4 4 4], LS_000001c26a271af0_0_0, LS_000001c26a271af0_0_4, LS_000001c26a271af0_0_8, LS_000001c26a271af0_0_12;
LS_000001c26a271af0_1_4 .concat [ 4 4 4 4], LS_000001c26a271af0_0_16, LS_000001c26a271af0_0_20, LS_000001c26a271af0_0_24, LS_000001c26a271af0_0_28;
L_000001c26a271af0 .concat [ 16 16 0 0], LS_000001c26a271af0_1_0, LS_000001c26a271af0_1_4;
LS_000001c26a270c90_0_0 .concat [ 1 1 1 1], L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0;
LS_000001c26a270c90_0_4 .concat [ 1 1 1 1], L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0;
LS_000001c26a270c90_0_8 .concat [ 1 1 1 1], L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0;
LS_000001c26a270c90_0_12 .concat [ 1 1 1 1], L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0;
LS_000001c26a270c90_0_16 .concat [ 1 1 1 1], L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0;
LS_000001c26a270c90_0_20 .concat [ 1 1 1 1], L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0;
LS_000001c26a270c90_0_24 .concat [ 1 1 1 1], L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0;
LS_000001c26a270c90_0_28 .concat [ 1 1 1 1], L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0, L_000001c26a26bcb0;
LS_000001c26a270c90_1_0 .concat [ 4 4 4 4], LS_000001c26a270c90_0_0, LS_000001c26a270c90_0_4, LS_000001c26a270c90_0_8, LS_000001c26a270c90_0_12;
LS_000001c26a270c90_1_4 .concat [ 4 4 4 4], LS_000001c26a270c90_0_16, LS_000001c26a270c90_0_20, LS_000001c26a270c90_0_24, LS_000001c26a270c90_0_28;
L_000001c26a270c90 .concat [ 16 16 0 0], LS_000001c26a270c90_1_0, LS_000001c26a270c90_1_4;
    .scope S_000001c26a1ce750;
T_0 ;
    %wait E_000001c26a15a5b0;
    %load/vec4 v000001c26a1eba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c26a1ea0b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c26a1ebe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001c26a1e9c50_0;
    %assign/vec4 v000001c26a1ea0b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c26a1d0500;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c26a1eb050_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001c26a1eb050_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c26a1eb050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %load/vec4 v000001c26a1eb050_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c26a1eb050_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1eb4b0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001c26a1ced90;
T_2 ;
    %wait E_000001c26a15a670;
    %load/vec4 v000001c26a1eafb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001c26a1dcee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1dcc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1e9e30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1ebcd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1ebf50_0, 0;
    %assign/vec4 v000001c26a1ebd70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c26a1eb2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001c26a1eaa10_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001c26a1dcee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1dcc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1e9e30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1ebcd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1ebf50_0, 0;
    %assign/vec4 v000001c26a1ebd70_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001c26a1eb2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001c26a1ea470_0;
    %assign/vec4 v000001c26a1dcc60_0, 0;
    %load/vec4 v000001c26a1eaab0_0;
    %assign/vec4 v000001c26a1dcee0_0, 0;
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001c26a1ebcd0_0, 0;
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c26a1ebd70_0, 4, 5;
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c26a1ebd70_0, 4, 5;
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001c26a1ebf50_0, 0;
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001c26a1e9e30_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001c26a1e9e30_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001c26a1ea470_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001c26a1e9e30_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c26a1d01e0;
T_3 ;
    %wait E_000001c26a15a5b0;
    %load/vec4 v000001c26a1dbe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c26a1dac80_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001c26a1dac80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c26a1dac80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1da5a0, 0, 4;
    %load/vec4 v000001c26a1dac80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c26a1dac80_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c26a1db220_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001c26a1dafa0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001c26a1da3c0_0;
    %load/vec4 v000001c26a1db220_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1da5a0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1da5a0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c26a1d01e0;
T_4 ;
    %wait E_000001c26a15a630;
    %load/vec4 v000001c26a1db220_0;
    %load/vec4 v000001c26a1dc940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001c26a1db220_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001c26a1dafa0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001c26a1da3c0_0;
    %assign/vec4 v000001c26a1db040_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c26a1dc940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c26a1da5a0, 4;
    %assign/vec4 v000001c26a1db040_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c26a1d01e0;
T_5 ;
    %wait E_000001c26a15a630;
    %load/vec4 v000001c26a1db220_0;
    %load/vec4 v000001c26a1dc620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001c26a1db220_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001c26a1dafa0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001c26a1da3c0_0;
    %assign/vec4 v000001c26a1dc8a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c26a1dc620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c26a1da5a0, 4;
    %assign/vec4 v000001c26a1dc8a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c26a1d01e0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001c26a1cf0b0;
    %jmp t_0;
    .scope S_000001c26a1cf0b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c26a1db180_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001c26a1db180_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001c26a1db180_0;
    %ix/getv/s 4, v000001c26a1db180_0;
    %load/vec4a v000001c26a1da5a0, 4;
    %ix/getv/s 4, v000001c26a1db180_0;
    %load/vec4a v000001c26a1da5a0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c26a1db180_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c26a1db180_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001c26a1d01e0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001c26a1cec00;
T_7 ;
    %wait E_000001c26a15a570;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c26a1d91a0_0, 0, 32;
    %load/vec4 v000001c26a1d92e0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c26a1d92e0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c26a1d9240_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001c26a1d91a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c26a1d92e0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c26a1d92e0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c26a1d92e0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c26a1d9240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001c26a1d91a0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001c26a1d9240_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001c26a1d9240_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001c26a1d91a0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c26a1cea70;
T_8 ;
    %wait E_000001c26a15a5b0;
    %load/vec4 v000001c26a1d5b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c26a1d5dc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001c26a1d7260_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c26a1d7260_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001c26a1d5dc0_0;
    %load/vec4 v000001c26a1d7800_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c26a1d5dc0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c26a1d5dc0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c26a1d5dc0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001c26a1d5dc0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c26a1d5dc0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c26a1d5dc0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c26a1cea70;
T_9 ;
    %wait E_000001c26a15a5b0;
    %load/vec4 v000001c26a1d5b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1d5be0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001c26a1d7300_0;
    %assign/vec4 v000001c26a1d5be0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c26a1cfec0;
T_10 ;
    %wait E_000001c26a1599b0;
    %load/vec4 v000001c26a1d8c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c26a1da000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c26a1d8b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1d9ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c26a1d6ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c26a1d6b80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c26a1d58c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001c26a1d5aa0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001c26a1d6cc0_0;
    %load/vec4 v000001c26a1d5280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001c26a1d6d60_0;
    %load/vec4 v000001c26a1d5280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001c26a1d6a40_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001c26a1d69a0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001c26a1d6cc0_0;
    %load/vec4 v000001c26a1d67c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001c26a1d6d60_0;
    %load/vec4 v000001c26a1d67c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1da000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1d8b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1d9ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c26a1d6ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1d6b80_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001c26a1d6c20_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1da000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c26a1d8b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c26a1d9ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1d6ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1d6b80_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c26a1da000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c26a1d8b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1d9ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1d6ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1d6b80_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001c26a1d0370;
T_11 ;
    %wait E_000001c26a15a5f0;
    %load/vec4 v000001c26a1d2890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d2070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d1f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d15d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d2570_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d1850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d09f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d18f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d1990_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d2cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d1fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d1d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d2ed0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d0d10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d1a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d1490_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1d1210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1d0db0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1d2750_0, 0;
    %assign/vec4 v000001c26a1d1170_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001c26a1d1b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001c26a1d22f0_0;
    %assign/vec4 v000001c26a1d1170_0, 0;
    %load/vec4 v000001c26a1d27f0_0;
    %assign/vec4 v000001c26a1d2750_0, 0;
    %load/vec4 v000001c26a1d0810_0;
    %assign/vec4 v000001c26a1d0db0_0, 0;
    %load/vec4 v000001c26a1d0f90_0;
    %assign/vec4 v000001c26a1d1210_0, 0;
    %load/vec4 v000001c26a1d0ef0_0;
    %assign/vec4 v000001c26a1d1490_0, 0;
    %load/vec4 v000001c26a1d26b0_0;
    %assign/vec4 v000001c26a1d1a30_0, 0;
    %load/vec4 v000001c26a1d2930_0;
    %assign/vec4 v000001c26a1d0d10_0, 0;
    %load/vec4 v000001c26a1d2430_0;
    %assign/vec4 v000001c26a1d2ed0_0, 0;
    %load/vec4 v000001c26a1d2250_0;
    %assign/vec4 v000001c26a1d1d50_0, 0;
    %load/vec4 v000001c26a1d0770_0;
    %assign/vec4 v000001c26a1d1fd0_0, 0;
    %load/vec4 v000001c26a1d1c10_0;
    %assign/vec4 v000001c26a1d2cf0_0, 0;
    %load/vec4 v000001c26a1d2390_0;
    %assign/vec4 v000001c26a1d1990_0, 0;
    %load/vec4 v000001c26a1d21b0_0;
    %assign/vec4 v000001c26a1d18f0_0, 0;
    %load/vec4 v000001c26a1d1cb0_0;
    %assign/vec4 v000001c26a1d09f0_0, 0;
    %load/vec4 v000001c26a1d1e90_0;
    %assign/vec4 v000001c26a1d1850_0, 0;
    %load/vec4 v000001c26a1d2610_0;
    %assign/vec4 v000001c26a1d2570_0, 0;
    %load/vec4 v000001c26a1d2bb0_0;
    %assign/vec4 v000001c26a1d15d0_0, 0;
    %load/vec4 v000001c26a1d2b10_0;
    %assign/vec4 v000001c26a1d1f30_0, 0;
    %load/vec4 v000001c26a1d0a90_0;
    %assign/vec4 v000001c26a1d2070_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d2070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d1f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d15d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d2570_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d1850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d09f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d18f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d1990_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d2cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d1fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d1d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d2ed0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d0d10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d1a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d1490_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1d1210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1d0db0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1d2750_0, 0;
    %assign/vec4 v000001c26a1d1170_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c26a1cf880;
T_12 ;
    %wait E_000001c26a159ff0;
    %load/vec4 v000001c26a1d7760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d40f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d4370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d2f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d33d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d4190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3150_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d4550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d3f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d4230_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1d3dd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1d36f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1d44b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001c26a1d42d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d3b50_0, 0;
    %assign/vec4 v000001c26a1d4410_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001c26a1d71c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001c26a1d08b0_0;
    %assign/vec4 v000001c26a1d4410_0, 0;
    %load/vec4 v000001c26a1d2a70_0;
    %assign/vec4 v000001c26a1d3b50_0, 0;
    %load/vec4 v000001c26a1d3830_0;
    %assign/vec4 v000001c26a1d42d0_0, 0;
    %load/vec4 v000001c26a1d4050_0;
    %assign/vec4 v000001c26a1d44b0_0, 0;
    %load/vec4 v000001c26a1d3330_0;
    %assign/vec4 v000001c26a1d36f0_0, 0;
    %load/vec4 v000001c26a1d45f0_0;
    %assign/vec4 v000001c26a1d3dd0_0, 0;
    %load/vec4 v000001c26a1d0bd0_0;
    %assign/vec4 v000001c26a1d4230_0, 0;
    %load/vec4 v000001c26a1d3290_0;
    %assign/vec4 v000001c26a1d3f10_0, 0;
    %load/vec4 v000001c26a1d38d0_0;
    %assign/vec4 v000001c26a1d4550_0, 0;
    %load/vec4 v000001c26a1d31f0_0;
    %assign/vec4 v000001c26a1d3150_0, 0;
    %load/vec4 v000001c26a1d35b0_0;
    %assign/vec4 v000001c26a1d3470_0, 0;
    %load/vec4 v000001c26a1d3a10_0;
    %assign/vec4 v000001c26a1d4190_0, 0;
    %load/vec4 v000001c26a1d3970_0;
    %assign/vec4 v000001c26a1d3c90_0, 0;
    %load/vec4 v000001c26a1d3790_0;
    %assign/vec4 v000001c26a1d33d0_0, 0;
    %load/vec4 v000001c26a1d30b0_0;
    %assign/vec4 v000001c26a1d2f70_0, 0;
    %load/vec4 v000001c26a1d3ab0_0;
    %assign/vec4 v000001c26a1d3bf0_0, 0;
    %load/vec4 v000001c26a1d3510_0;
    %assign/vec4 v000001c26a1d3010_0, 0;
    %load/vec4 v000001c26a1d3d30_0;
    %assign/vec4 v000001c26a1d3650_0, 0;
    %load/vec4 v000001c26a1d10d0_0;
    %assign/vec4 v000001c26a1d4370_0, 0;
    %load/vec4 v000001c26a1d2c50_0;
    %assign/vec4 v000001c26a1d40f0_0, 0;
    %load/vec4 v000001c26a1d3fb0_0;
    %assign/vec4 v000001c26a1d3e70_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d40f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d4370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d2f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d33d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d4190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1d3150_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d4550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d3f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d4230_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1d3dd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1d36f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1d44b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001c26a1d42d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1d3b50_0, 0;
    %assign/vec4 v000001c26a1d4410_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c269fcc8c0;
T_13 ;
    %wait E_000001c26a1596f0;
    %load/vec4 v000001c26a1c6f00_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c26a1c6e60_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001c269fd3300;
T_14 ;
    %wait E_000001c26a1597b0;
    %load/vec4 v000001c26a1c70e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001c26a1c7040_0;
    %pad/u 33;
    %load/vec4 v000001c26a1c5f60_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001c26a1c72c0_0, 0;
    %assign/vec4 v000001c26a1c63c0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001c26a1c7040_0;
    %pad/u 33;
    %load/vec4 v000001c26a1c5f60_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001c26a1c72c0_0, 0;
    %assign/vec4 v000001c26a1c63c0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001c26a1c7040_0;
    %pad/u 33;
    %load/vec4 v000001c26a1c5f60_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001c26a1c72c0_0, 0;
    %assign/vec4 v000001c26a1c63c0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001c26a1c7040_0;
    %pad/u 33;
    %load/vec4 v000001c26a1c5f60_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001c26a1c72c0_0, 0;
    %assign/vec4 v000001c26a1c63c0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001c26a1c7040_0;
    %pad/u 33;
    %load/vec4 v000001c26a1c5f60_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001c26a1c72c0_0, 0;
    %assign/vec4 v000001c26a1c63c0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001c26a1c7040_0;
    %pad/u 33;
    %load/vec4 v000001c26a1c5f60_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001c26a1c72c0_0, 0;
    %assign/vec4 v000001c26a1c63c0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001c26a1c5f60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001c26a1c63c0_0;
    %load/vec4 v000001c26a1c5f60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001c26a1c7040_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001c26a1c5f60_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001c26a1c5f60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001c26a1c63c0_0, 0;
    %load/vec4 v000001c26a1c7040_0;
    %ix/getv 4, v000001c26a1c5f60_0;
    %shiftl 4;
    %assign/vec4 v000001c26a1c72c0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001c26a1c5f60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001c26a1c63c0_0;
    %load/vec4 v000001c26a1c5f60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001c26a1c7040_0;
    %load/vec4 v000001c26a1c5f60_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001c26a1c5f60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001c26a1c63c0_0, 0;
    %load/vec4 v000001c26a1c7040_0;
    %ix/getv 4, v000001c26a1c5f60_0;
    %shiftr 4;
    %assign/vec4 v000001c26a1c72c0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1c63c0_0, 0;
    %load/vec4 v000001c26a1c7040_0;
    %load/vec4 v000001c26a1c5f60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001c26a1c72c0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c26a1c63c0_0, 0;
    %load/vec4 v000001c26a1c5f60_0;
    %load/vec4 v000001c26a1c7040_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001c26a1c72c0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001c269f16b50;
T_15 ;
    %wait E_000001c26a1590f0;
    %load/vec4 v000001c26a1c30d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001c26a1c1410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1c1d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1c24f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1c2630_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001c26a1c1cd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1c2270_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1c2a90_0, 0;
    %assign/vec4 v000001c26a1c1910_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001c26a0e5b80_0;
    %assign/vec4 v000001c26a1c1910_0, 0;
    %load/vec4 v000001c26a1c1370_0;
    %assign/vec4 v000001c26a1c2a90_0, 0;
    %load/vec4 v000001c26a1c0f10_0;
    %assign/vec4 v000001c26a1c2270_0, 0;
    %load/vec4 v000001c26a0cdff0_0;
    %assign/vec4 v000001c26a1c1cd0_0, 0;
    %load/vec4 v000001c26a0e6620_0;
    %assign/vec4 v000001c26a1c2630_0, 0;
    %load/vec4 v000001c26a0cd870_0;
    %assign/vec4 v000001c26a1c24f0_0, 0;
    %load/vec4 v000001c26a1c3530_0;
    %assign/vec4 v000001c26a1c1d70_0, 0;
    %load/vec4 v000001c26a1c1ff0_0;
    %assign/vec4 v000001c26a1c1410_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c26a1cfba0;
T_16 ;
    %wait E_000001c26a15a630;
    %load/vec4 v000001c26a1ee6b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001c26a1ee250_0;
    %load/vec4 v000001c26a1ec630_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1edd50, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001c26a1cfba0;
T_17 ;
    %wait E_000001c26a15a630;
    %load/vec4 v000001c26a1ec630_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001c26a1edd50, 4;
    %assign/vec4 v000001c26a1ee110_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001c26a1cfba0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c26a1ed850_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001c26a1ed850_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c26a1ed850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c26a1edd50, 0, 4;
    %load/vec4 v000001c26a1ed850_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c26a1ed850_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001c26a1cfba0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c26a1ed850_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001c26a1ed850_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001c26a1ed850_0;
    %load/vec4a v000001c26a1edd50, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001c26a1ed850_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c26a1ed850_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c26a1ed850_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001c26a1cfa10;
T_20 ;
    %wait E_000001c26a1599f0;
    %load/vec4 v000001c26a1ed170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001c26a1ed030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1ec270_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1ed5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c26a1ed530_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c26a1ecef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c26a1ece50_0, 0;
    %assign/vec4 v000001c26a1ee570_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001c26a1ec450_0;
    %assign/vec4 v000001c26a1ee570_0, 0;
    %load/vec4 v000001c26a1ee1b0_0;
    %assign/vec4 v000001c26a1ece50_0, 0;
    %load/vec4 v000001c26a1ec810_0;
    %assign/vec4 v000001c26a1ed530_0, 0;
    %load/vec4 v000001c26a1ecd10_0;
    %assign/vec4 v000001c26a1ecef0_0, 0;
    %load/vec4 v000001c26a1edfd0_0;
    %assign/vec4 v000001c26a1ed5d0_0, 0;
    %load/vec4 v000001c26a1ec4f0_0;
    %assign/vec4 v000001c26a1ed030_0, 0;
    %load/vec4 v000001c26a1ecbd0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001c26a1ec270_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001c269fa96a0;
T_21 ;
    %wait E_000001c26a158ff0;
    %load/vec4 v000001c26a1fc5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c26a1fcac0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001c26a1fcac0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c26a1fcac0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001c269f99f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c26a1fd2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c26a1fd380_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001c269f99f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001c26a1fd2e0_0;
    %inv;
    %assign/vec4 v000001c26a1fd2e0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001c269f99f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ControlFlowInstructions/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c26a1fd380_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c26a1fd380_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001c26a1fda60_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
