

================================================================
== Vivado HLS Report for 'AddRoundKey73'
================================================================
* Date:           Sun Jan  2 15:59:55 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        aes
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     36|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     39|
|Register         |        -|      -|      19|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      19|     75|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |i_V_fu_82_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp_fu_76_p2     |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    |out_V_d0         |    xor   |      0|  0|   8|           8|           8|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  36|          19|          16|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  21|          4|    1|          4|
    |ap_done     |   9|          2|    1|          2|
    |t_V_reg_65  |   9|          2|    5|         10|
    +------------+----+-----------+-----+-----------+
    |Total       |  39|          8|    7|         16|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  3|   0|    3|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |i_V_reg_104    |  5|   0|    5|          0|
    |t_V_reg_65     |  5|   0|    5|          0|
    |tmp_s_reg_109  |  5|   0|   64|         59|
    +---------------+---+----+-----+-----------+
    |Total          | 19|   0|   78|         59|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | AddRoundKey73 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | AddRoundKey73 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | AddRoundKey73 | return value |
|ap_done              | out |    1| ap_ctrl_hs | AddRoundKey73 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | AddRoundKey73 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | AddRoundKey73 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | AddRoundKey73 | return value |
|in_V_address0        | out |    4|  ap_memory |      in_V     |     array    |
|in_V_ce0             | out |    1|  ap_memory |      in_V     |     array    |
|in_V_q0              |  in |    8|  ap_memory |      in_V     |     array    |
|out_V_address0       | out |    4|  ap_memory |     out_V     |     array    |
|out_V_ce0            | out |    1|  ap_memory |     out_V     |     array    |
|out_V_we0            | out |    1|  ap_memory |     out_V     |     array    |
|out_V_d0             | out |    8|  ap_memory |     out_V     |     array    |
|RoundKey_V_address0  | out |    4|  ap_memory |   RoundKey_V  |     array    |
|RoundKey_V_ce0       | out |    1|  ap_memory |   RoundKey_V  |     array    |
|RoundKey_V_q0        |  in |    8|  ap_memory |   RoundKey_V  |     array    |
+---------------------+-----+-----+------------+---------------+--------------+

