#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Oct 18 14:55:48 2016
# Process ID: 11506
# Log file: /afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.runs/impl_1/zynq_interrupt_system_wrapper.vdi
# Journal file: /afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zynq_interrupt_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_processing_system7_0_50M_0/zynq_interrupt_system_rst_processing_system7_0_50M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_processing_system7_0_50M_0/zynq_interrupt_system_rst_processing_system7_0_50M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_processing_system7_0_50M'
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_processing_system7_0_50M_0/zynq_interrupt_system_rst_processing_system7_0_50M_0.xdc] for cell 'zynq_interrupt_system_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_processing_system7_0_50M_0/zynq_interrupt_system_rst_processing_system7_0_50M_0.xdc] for cell 'zynq_interrupt_system_i/rst_processing_system7_0_50M'
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0'
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'DC'. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RES'. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK'. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIN'. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VBAT'. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VDD'. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DC'. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RES'. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK'. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIN'. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VBAT'. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VDD'. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'zynq_interrupt_system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1336.062 ; gain = 318.238 ; free physical = 4377 ; free virtual = 17621
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -79 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1351.090 ; gain = 7.027 ; free physical = 4372 ; free virtual = 17617
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 124eb5f35

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1836.613 ; gain = 0.000 ; free physical = 4010 ; free virtual = 17271

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 104 cells.
Phase 2 Constant Propagation | Checksum: 132a950a6

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1836.613 ; gain = 0.000 ; free physical = 4010 ; free virtual = 17271

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 600 unconnected nets.
INFO: [Opt 31-11] Eliminated 546 unconnected cells.
Phase 3 Sweep | Checksum: 1c85a486c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1836.613 ; gain = 0.000 ; free physical = 4010 ; free virtual = 17271

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1836.613 ; gain = 0.000 ; free physical = 4010 ; free virtual = 17271
Ending Logic Optimization Task | Checksum: 1c85a486c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1836.613 ; gain = 0.000 ; free physical = 4010 ; free virtual = 17271
Implement Debug Cores | Checksum: 148b9bb0a
Logic Optimization | Checksum: 148b9bb0a

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1c85a486c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1836.621 ; gain = 0.000 ; free physical = 3984 ; free virtual = 17248
Ending Power Optimization Task | Checksum: 1c85a486c

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1836.621 ; gain = 0.008 ; free physical = 3984 ; free virtual = 17248
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1836.621 ; gain = 500.559 ; free physical = 3984 ; free virtual = 17248
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1868.629 ; gain = 0.000 ; free physical = 3980 ; free virtual = 17248
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.runs/impl_1/zynq_interrupt_system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -79 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: ff6466a0

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1868.637 ; gain = 0.000 ; free physical = 3967 ; free virtual = 17237

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1868.637 ; gain = 0.000 ; free physical = 3967 ; free virtual = 17237
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1868.637 ; gain = 0.000 ; free physical = 3966 ; free virtual = 17237

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 5264c027

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1868.637 ; gain = 0.000 ; free physical = 3966 ; free virtual = 17237
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 5264c027

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.652 ; gain = 48.016 ; free physical = 3960 ; free virtual = 17234

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 5264c027

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.652 ; gain = 48.016 ; free physical = 3960 ; free virtual = 17234

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 6c0a7d3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.652 ; gain = 48.016 ; free physical = 3960 ; free virtual = 17234
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7a79b272

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.652 ; gain = 48.016 ; free physical = 3960 ; free virtual = 17234

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 159c16c7b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.652 ; gain = 48.016 ; free physical = 3957 ; free virtual = 17234
Phase 2.2.1 Place Init Design | Checksum: 850a3be2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.645 ; gain = 66.008 ; free physical = 3955 ; free virtual = 17233
Phase 2.2 Build Placer Netlist Model | Checksum: 850a3be2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.645 ; gain = 66.008 ; free physical = 3955 ; free virtual = 17233

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 850a3be2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.645 ; gain = 66.008 ; free physical = 3955 ; free virtual = 17233
Phase 2.3 Constrain Clocks/Macros | Checksum: 850a3be2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.645 ; gain = 66.008 ; free physical = 3955 ; free virtual = 17233
Phase 2 Placer Initialization | Checksum: 850a3be2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.645 ; gain = 66.008 ; free physical = 3955 ; free virtual = 17233

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: c7125c10

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3945 ; free virtual = 17223

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: c7125c10

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3945 ; free virtual = 17223

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: e016e974

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3945 ; free virtual = 17224

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: ee0a949d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3945 ; free virtual = 17224

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: ee0a949d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3945 ; free virtual = 17224

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1850cb4df

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3945 ; free virtual = 17224

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 178d2fea6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3945 ; free virtual = 17224

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 18a469cde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 18a469cde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 18a469cde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 18a469cde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219
Phase 4.6 Small Shape Detail Placement | Checksum: 18a469cde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 18a469cde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219
Phase 4 Detail Placement | Checksum: 18a469cde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 2acf89009

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 2acf89009

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.912. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 23c514df2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219
Phase 5.2.2 Post Placement Optimization | Checksum: 23c514df2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219
Phase 5.2 Post Commit Optimization | Checksum: 23c514df2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 23c514df2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 23c514df2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 23c514df2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219
Phase 5.5 Placer Reporting | Checksum: 23c514df2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 17792c442

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 17792c442

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219
Ending Placer Task | Checksum: 114e3fc6b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1982.668 ; gain = 114.031 ; free physical = 3939 ; free virtual = 17219
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1982.668 ; gain = 0.000 ; free physical = 3928 ; free virtual = 17219
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1982.668 ; gain = 0.000 ; free physical = 3930 ; free virtual = 17214
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1982.668 ; gain = 0.000 ; free physical = 3930 ; free virtual = 17213
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1982.668 ; gain = 0.000 ; free physical = 3930 ; free virtual = 17214
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -79 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 147d99abe

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2008.312 ; gain = 25.645 ; free physical = 3817 ; free virtual = 17103

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 147d99abe

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2008.312 ; gain = 25.645 ; free physical = 3816 ; free virtual = 17102

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 147d99abe

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2019.301 ; gain = 36.633 ; free physical = 3785 ; free virtual = 17072
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: cf96e63d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3757 ; free virtual = 17045
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.158 | TNS=0.000  | WHS=-0.358 | THS=-38.463|

Phase 2 Router Initialization | Checksum: 8a9e4174

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3757 ; free virtual = 17045

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b18dcbeb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3757 ; free virtual = 17045

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 299
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a886034c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3756 ; free virtual = 17044
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.603 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24e56a872

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3756 ; free virtual = 17044

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 18eed332c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3756 ; free virtual = 17044
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.603 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ae4b3169

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3756 ; free virtual = 17044
Phase 4 Rip-up And Reroute | Checksum: 1ae4b3169

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3756 ; free virtual = 17044

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1772f8be8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3756 ; free virtual = 17044
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.617 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1772f8be8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3756 ; free virtual = 17044

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1772f8be8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3756 ; free virtual = 17044
Phase 5 Delay and Skew Optimization | Checksum: 1772f8be8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3756 ; free virtual = 17044

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1b71ee436

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3756 ; free virtual = 17044
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.617 | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1781e1921

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3756 ; free virtual = 17044

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.448172 %
  Global Horizontal Routing Utilization  = 0.514114 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14156dc2d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3756 ; free virtual = 17044

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14156dc2d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3756 ; free virtual = 17044

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d9b50c4c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3757 ; free virtual = 17045

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.617 | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d9b50c4c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3757 ; free virtual = 17045
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3757 ; free virtual = 17045

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2045.355 ; gain = 62.688 ; free physical = 3757 ; free virtual = 17045
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2045.355 ; gain = 0.000 ; free physical = 3743 ; free virtual = 17045
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.runs/impl_1/zynq_interrupt_system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -79 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_interrupt_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 18 14:57:06 2016. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2336.805 ; gain = 235.391 ; free physical = 3438 ; free virtual = 16746
INFO: [Common 17-206] Exiting Vivado at Tue Oct 18 14:57:06 2016...
