// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_pro_11 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        input_buffer_V_dout,
        input_buffer_V_empty_n,
        input_buffer_V_read,
        weight_buffer_0_V_dout,
        weight_buffer_0_V_empty_n,
        weight_buffer_0_V_read,
        weight_buffer_1_V_dout,
        weight_buffer_1_V_empty_n,
        weight_buffer_1_V_read,
        weight_buffer_2_V_dout,
        weight_buffer_2_V_empty_n,
        weight_buffer_2_V_read,
        weight_buffer_3_V_dout,
        weight_buffer_3_V_empty_n,
        weight_buffer_3_V_read,
        weight_buffer_4_V_dout,
        weight_buffer_4_V_empty_n,
        weight_buffer_4_V_read,
        weight_buffer_5_V_dout,
        weight_buffer_5_V_empty_n,
        weight_buffer_5_V_read,
        weight_buffer_6_V_dout,
        weight_buffer_6_V_empty_n,
        weight_buffer_6_V_read,
        weight_buffer_7_V_dout,
        weight_buffer_7_V_empty_n,
        weight_buffer_7_V_read,
        weight_buffer_8_V_dout,
        weight_buffer_8_V_empty_n,
        weight_buffer_8_V_read,
        beta_buffer_V_dout,
        beta_buffer_V_empty_n,
        beta_buffer_V_read,
        output_buffer_0_V_din,
        output_buffer_0_V_full_n,
        output_buffer_0_V_write,
        output_buffer_1_V_din,
        output_buffer_1_V_full_n,
        output_buffer_1_V_write,
        data_buffer_V_dout,
        data_buffer_V_empty_n,
        data_buffer_V_read,
        result_buffer_V_din,
        result_buffer_V_full_n,
        result_buffer_V_write,
        data_c_V_dout,
        data_c_V_empty_n,
        data_c_V_read,
        data_r_V_dout,
        data_r_V_empty_n,
        data_r_V_read,
        data_n_V_dout,
        data_n_V_empty_n,
        data_n_V_read,
        result_c_V_din,
        result_c_V_full_n,
        result_c_V_write,
        result_r_V_din,
        result_r_V_full_n,
        result_r_V_write,
        result_n_V_din,
        result_n_V_full_n,
        result_n_V_write
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_pp2_stage0 = 14'd1024;
parameter    ap_ST_fsm_state40 = 14'd2048;
parameter    ap_ST_fsm_state41 = 14'd4096;
parameter    ap_ST_fsm_state42 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] input_buffer_V_dout;
input   input_buffer_V_empty_n;
output   input_buffer_V_read;
input  [15:0] weight_buffer_0_V_dout;
input   weight_buffer_0_V_empty_n;
output   weight_buffer_0_V_read;
input  [15:0] weight_buffer_1_V_dout;
input   weight_buffer_1_V_empty_n;
output   weight_buffer_1_V_read;
input  [15:0] weight_buffer_2_V_dout;
input   weight_buffer_2_V_empty_n;
output   weight_buffer_2_V_read;
input  [15:0] weight_buffer_3_V_dout;
input   weight_buffer_3_V_empty_n;
output   weight_buffer_3_V_read;
input  [15:0] weight_buffer_4_V_dout;
input   weight_buffer_4_V_empty_n;
output   weight_buffer_4_V_read;
input  [15:0] weight_buffer_5_V_dout;
input   weight_buffer_5_V_empty_n;
output   weight_buffer_5_V_read;
input  [15:0] weight_buffer_6_V_dout;
input   weight_buffer_6_V_empty_n;
output   weight_buffer_6_V_read;
input  [15:0] weight_buffer_7_V_dout;
input   weight_buffer_7_V_empty_n;
output   weight_buffer_7_V_read;
input  [15:0] weight_buffer_8_V_dout;
input   weight_buffer_8_V_empty_n;
output   weight_buffer_8_V_read;
input  [15:0] beta_buffer_V_dout;
input   beta_buffer_V_empty_n;
output   beta_buffer_V_read;
output  [15:0] output_buffer_0_V_din;
input   output_buffer_0_V_full_n;
output   output_buffer_0_V_write;
output  [15:0] output_buffer_1_V_din;
input   output_buffer_1_V_full_n;
output   output_buffer_1_V_write;
input   data_buffer_V_dout;
input   data_buffer_V_empty_n;
output   data_buffer_V_read;
output   result_buffer_V_din;
input   result_buffer_V_full_n;
output   result_buffer_V_write;
input  [31:0] data_c_V_dout;
input   data_c_V_empty_n;
output   data_c_V_read;
input  [31:0] data_r_V_dout;
input   data_r_V_empty_n;
output   data_r_V_read;
input  [31:0] data_n_V_dout;
input   data_n_V_empty_n;
output   data_n_V_read;
output  [31:0] result_c_V_din;
input   result_c_V_full_n;
output   result_c_V_write;
output  [31:0] result_r_V_din;
input   result_r_V_full_n;
output   result_r_V_write;
output  [31:0] result_n_V_din;
input   result_n_V_full_n;
output   result_n_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_buffer_V_read;
reg weight_buffer_0_V_read;
reg weight_buffer_1_V_read;
reg weight_buffer_2_V_read;
reg weight_buffer_3_V_read;
reg weight_buffer_4_V_read;
reg weight_buffer_5_V_read;
reg weight_buffer_6_V_read;
reg weight_buffer_7_V_read;
reg weight_buffer_8_V_read;
reg beta_buffer_V_read;
reg output_buffer_0_V_write;
reg output_buffer_1_V_write;
reg data_buffer_V_read;
reg result_buffer_V_write;
reg data_c_V_read;
reg data_r_V_read;
reg data_n_V_read;
reg result_c_V_write;
reg result_r_V_write;
reg result_n_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] input_regs_37_20_reg_1830;
reg   [15:0] input_regs_36_20_reg_1841;
reg   [15:0] input_regs_35_19_reg_1853;
reg   [15:0] input_regs_34_19_reg_1865;
reg   [15:0] input_regs_33_19_reg_1877;
reg   [15:0] input_regs_32_19_reg_1889;
reg   [15:0] input_regs_31_19_reg_1901;
reg   [15:0] input_regs_30_19_reg_1913;
reg   [15:0] input_regs_29_19_reg_1925;
reg   [15:0] input_regs_28_19_reg_1937;
reg   [15:0] input_regs_27_19_reg_1949;
reg   [15:0] input_regs_26_19_reg_1961;
reg   [15:0] input_regs_25_19_reg_1973;
reg   [15:0] input_regs_24_19_reg_1985;
reg   [15:0] input_regs_23_19_reg_1997;
reg   [15:0] input_regs_22_19_reg_2009;
reg   [15:0] input_regs_21_19_reg_2021;
reg   [15:0] input_regs_20_20_reg_2033;
reg   [15:0] input_regs_19_20_reg_2045;
reg   [15:0] input_regs_18_20_reg_2057;
reg   [15:0] input_regs_17_19_reg_2069;
reg   [15:0] input_regs_16_19_reg_2081;
reg   [15:0] input_regs_15_19_reg_2093;
reg   [15:0] input_regs_14_19_reg_2105;
reg   [15:0] input_regs_13_19_reg_2117;
reg   [15:0] input_regs_12_19_reg_2129;
reg   [15:0] input_regs_11_19_reg_2141;
reg   [15:0] input_regs_10_19_reg_2153;
reg   [15:0] input_regs_9_19_reg_2165;
reg   [15:0] input_regs_8_19_reg_2177;
reg   [15:0] input_regs_7_19_reg_2189;
reg   [15:0] input_regs_6_19_reg_2201;
reg   [15:0] input_regs_5_19_reg_2213;
reg   [15:0] input_regs_4_19_reg_2225;
reg   [15:0] input_regs_3_19_reg_2237;
reg   [15:0] input_regs_2_20_reg_2249;
reg   [15:0] input_regs_1_23_reg_2261;
reg   [15:0] input_regs_1_23_reg_2261_pp2_iter1_reg;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state11_pp2_stage0_iter0;
wire    ap_block_state12_pp2_stage0_iter1;
wire    ap_block_state13_pp2_stage0_iter2;
wire    ap_block_state14_pp2_stage0_iter3;
wire    ap_block_state15_pp2_stage0_iter4;
wire    ap_block_state16_pp2_stage0_iter5;
wire    ap_block_state17_pp2_stage0_iter6;
wire    ap_block_state18_pp2_stage0_iter7;
wire    ap_block_state19_pp2_stage0_iter8;
wire    ap_block_state20_pp2_stage0_iter9;
wire    ap_block_state21_pp2_stage0_iter10;
wire    ap_block_state22_pp2_stage0_iter11;
wire    ap_block_state23_pp2_stage0_iter12;
wire    ap_block_state24_pp2_stage0_iter13;
wire    ap_block_state25_pp2_stage0_iter14;
wire    ap_block_state26_pp2_stage0_iter15;
wire    ap_block_state27_pp2_stage0_iter16;
wire    ap_block_state28_pp2_stage0_iter17;
wire    ap_block_state29_pp2_stage0_iter18;
wire    ap_block_state30_pp2_stage0_iter19;
wire    ap_block_state31_pp2_stage0_iter20;
wire    ap_block_state32_pp2_stage0_iter21;
wire    ap_block_state33_pp2_stage0_iter22;
wire    ap_block_state34_pp2_stage0_iter23;
wire    ap_block_state35_pp2_stage0_iter24;
wire    ap_block_state36_pp2_stage0_iter25;
wire    ap_block_state37_pp2_stage0_iter26;
wire    ap_block_state38_pp2_stage0_iter27;
wire    ap_block_state39_pp2_stage0_iter28;
wire    ap_block_pp2_stage0_11001;
reg   [15:0] input_regs_1_6_reg_2273;
reg   [4:0] tc_reg_2285;
reg   [31:0] tmp_1314_reg_3693;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_nbreadreq_fu_302_p3;
wire   [0:0] tmp_535_nbwritereq_fu_310_p3;
reg   [31:0] tmp_1315_reg_3700;
reg   [31:0] tmp_1316_reg_3707;
wire   [31:0] cLoops_fu_2851_p3;
reg   [31:0] cLoops_reg_3713;
wire    ap_CS_fsm_state4;
wire   [31:0] rLoops_fu_2870_p3;
reg   [31:0] rLoops_reg_3718;
wire   [31:0] nLoops_fu_2889_p3;
reg   [31:0] nLoops_reg_3723;
wire   [0:0] or_cond_fu_2907_p2;
reg   [0:0] or_cond_reg_3728;
wire   [31:0] tmp_543_fu_2913_p2;
reg   [31:0] tmp_543_reg_3732;
wire   [31:0] tmp_544_fu_2919_p2;
reg   [31:0] tmp_544_reg_3737;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_545_fu_3043_p2;
wire   [1:0] tn_26_fu_3048_p2;
reg   [1:0] tn_26_reg_3936;
wire   [5:0] indvar_flatten_next_fu_3075_p2;
wire    ap_CS_fsm_state6;
wire   [4:0] shift_cnt_c_9_fu_3104_p2;
wire   [0:0] exitcond_flatten_fu_3069_p2;
reg   [0:0] beta_regs_addr_reg_3960;
wire    ap_CS_fsm_state7;
wire   [0:0] tmp_1318_fu_3115_p1;
reg   [0:0] tmp_1318_reg_3965;
wire   [0:0] tmp_1319_fu_3119_p1;
reg   [0:0] tmp_1319_reg_3969;
wire    ap_CS_fsm_state8;
wire   [0:0] tmp_551_fu_3127_p2;
wire   [4:0] tr_14_fu_3132_p2;
reg   [4:0] tr_14_reg_3978;
wire   [1:0] shift_cnt_c_1_fu_3334_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] exitcond3_fu_3328_p2;
wire   [0:0] tmp_554_fu_3344_p2;
reg   [0:0] tmp_554_reg_3996;
reg   [0:0] tmp_554_reg_3996_pp2_iter1_reg;
wire   [4:0] tc_6_fu_3349_p2;
reg    ap_enable_reg_pp2_iter0;
reg   [15:0] tmp_1324_reg_4005;
wire   [0:0] tmp_556_fu_3359_p2;
reg   [0:0] tmp_556_reg_4011;
reg   [0:0] tmp_556_reg_4011_pp2_iter1_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter2_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter3_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter4_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter5_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter6_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter7_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter8_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter9_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter10_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter11_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter12_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter13_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter14_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter15_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter16_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter17_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter18_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter19_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter20_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter21_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter22_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter23_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter24_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter25_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter26_reg;
reg   [0:0] tmp_556_reg_4011_pp2_iter27_reg;
wire   [15:0] grp_mac_3_9_1_fu_2801_ap_return;
reg   [15:0] mac_dat_reg_4069;
wire   [15:0] beta_regs_q0;
reg   [15:0] beta_regs_load_reg_4074;
reg    ap_enable_reg_pp2_iter21;
wire   [15:0] grp_fu_2814_p2;
reg   [15:0] acc_dat_reg_4079;
reg   [15:0] acc_dat_reg_4079_pp2_iter26_reg;
reg   [15:0] acc_dat_reg_4079_pp2_iter27_reg;
wire   [30:0] shift_cnt_c_s_fu_3453_p2;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state10;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state11;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter11;
reg    ap_enable_reg_pp2_iter12;
reg    ap_enable_reg_pp2_iter13;
reg    ap_enable_reg_pp2_iter14;
reg    ap_enable_reg_pp2_iter15;
reg    ap_enable_reg_pp2_iter16;
reg    ap_enable_reg_pp2_iter17;
reg    ap_enable_reg_pp2_iter18;
reg    ap_enable_reg_pp2_iter19;
reg    ap_enable_reg_pp2_iter20;
reg    ap_enable_reg_pp2_iter22;
reg    ap_enable_reg_pp2_iter23;
reg    ap_enable_reg_pp2_iter24;
reg    ap_enable_reg_pp2_iter25;
reg    ap_enable_reg_pp2_iter26;
reg    ap_enable_reg_pp2_iter27;
reg    ap_enable_reg_pp2_iter28;
reg    beta_regs_ce0;
wire   [0:0] beta_regs_address1;
reg    beta_regs_ce1;
reg    beta_regs_we1;
wire   [15:0] grp_mac_3_9_1_fu_2801_input_regs_0_read;
wire   [15:0] grp_mac_3_9_1_fu_2801_input_regs_1_read;
wire   [15:0] grp_mac_3_9_1_fu_2801_input_regs_2_read;
wire   [15:0] grp_mac_3_9_1_fu_2801_input_regs_3_read;
wire   [15:0] grp_mac_3_9_1_fu_2801_input_regs_4_read;
wire   [15:0] grp_mac_3_9_1_fu_2801_input_regs_5_read;
wire   [15:0] grp_mac_3_9_1_fu_2801_input_regs_6_read;
wire   [15:0] grp_mac_3_9_1_fu_2801_input_regs_7_read;
wire   [15:0] grp_mac_3_9_1_fu_2801_input_regs_8_read;
reg   [1:0] tn_reg_472;
reg   [5:0] indvar_flatten_reg_484;
reg   [15:0] input_regs_37_reg_495;
reg   [15:0] ap_phi_mux_input_regs_38_phi_fu_927_p4;
reg   [15:0] input_regs_36_reg_505;
reg   [15:0] input_regs_35_reg_516;
reg   [15:0] input_regs_34_reg_527;
reg   [15:0] input_regs_33_reg_538;
reg   [15:0] input_regs_32_reg_549;
reg   [15:0] input_regs_31_reg_560;
reg   [15:0] input_regs_30_reg_571;
reg   [15:0] input_regs_29_reg_582;
reg   [15:0] input_regs_28_reg_593;
reg   [15:0] input_regs_27_reg_604;
reg   [15:0] input_regs_26_reg_615;
reg   [15:0] input_regs_25_reg_626;
reg   [15:0] input_regs_24_reg_637;
reg   [15:0] input_regs_23_reg_648;
reg   [15:0] input_regs_22_reg_659;
reg   [15:0] input_regs_21_reg_670;
reg   [15:0] input_regs_20_reg_681;
reg   [15:0] input_regs_19_reg_692;
reg   [15:0] input_regs_18_reg_703;
reg   [15:0] input_regs_17_reg_714;
reg   [15:0] input_regs_16_reg_725;
reg   [15:0] input_regs_15_reg_736;
reg   [15:0] input_regs_14_reg_747;
reg   [15:0] input_regs_13_reg_758;
reg   [15:0] input_regs_12_reg_769;
reg   [15:0] input_regs_11_reg_780;
reg   [15:0] input_regs_10_reg_791;
reg   [15:0] input_regs_9_reg_802;
reg   [15:0] input_regs_8_reg_813;
reg   [15:0] input_regs_7_reg_824;
reg   [15:0] input_regs_6_reg_835;
reg   [15:0] input_regs_5_reg_846;
reg   [15:0] input_regs_4_reg_857;
reg   [15:0] input_regs_3_reg_868;
reg   [15:0] input_regs_2_reg_879;
reg   [15:0] input_regs_1_reg_890;
reg   [15:0] input_regs_1_3_reg_901;
reg   [4:0] shift_cnt_c_reg_912;
wire   [0:0] tmp_550_fu_3099_p2;
reg   [15:0] input_regs_38_4_reg_935;
reg   [15:0] input_regs_37_21_reg_2296;
wire    ap_CS_fsm_state42;
reg   [15:0] input_regs_37_4_reg_946;
reg   [15:0] input_regs_36_21_reg_2309;
reg   [15:0] input_regs_36_4_reg_957;
reg   [15:0] input_regs_35_20_reg_2322;
reg   [15:0] input_regs_35_4_reg_968;
reg   [15:0] input_regs_34_20_reg_2335;
reg   [15:0] input_regs_34_4_reg_979;
reg   [15:0] input_regs_33_20_reg_2348;
reg   [15:0] input_regs_33_4_reg_990;
reg   [15:0] input_regs_32_20_reg_2361;
reg   [15:0] input_regs_32_4_reg_1001;
reg   [15:0] input_regs_31_20_reg_2374;
reg   [15:0] input_regs_31_4_reg_1012;
reg   [15:0] input_regs_30_20_reg_2387;
reg   [15:0] input_regs_30_4_reg_1023;
reg   [15:0] input_regs_29_20_reg_2400;
reg   [15:0] input_regs_29_4_reg_1034;
reg   [15:0] input_regs_28_20_reg_2413;
reg   [15:0] input_regs_28_4_reg_1045;
reg   [15:0] input_regs_27_20_reg_2426;
reg   [15:0] input_regs_27_4_reg_1056;
reg   [15:0] input_regs_26_20_reg_2439;
reg   [15:0] input_regs_26_4_reg_1067;
reg   [15:0] input_regs_25_20_reg_2452;
reg   [15:0] input_regs_25_4_reg_1078;
reg   [15:0] input_regs_24_20_reg_2465;
reg   [15:0] input_regs_24_4_reg_1089;
reg   [15:0] input_regs_23_20_reg_2478;
reg   [15:0] input_regs_23_4_reg_1100;
reg   [15:0] input_regs_22_20_reg_2491;
reg   [15:0] input_regs_22_4_reg_1111;
reg   [15:0] input_regs_21_20_reg_2504;
reg   [15:0] input_regs_21_4_reg_1122;
reg   [15:0] input_regs_20_21_reg_2517;
reg   [15:0] input_regs_20_4_reg_1133;
reg   [15:0] input_regs_19_21_reg_2530;
reg   [15:0] input_regs_19_4_reg_1144;
reg   [15:0] input_regs_18_21_reg_2543;
reg   [15:0] input_regs_18_4_reg_1155;
reg   [15:0] input_regs_17_20_reg_2556;
reg   [15:0] input_regs_17_4_reg_1166;
reg   [15:0] input_regs_16_20_reg_2569;
reg   [15:0] input_regs_16_4_reg_1177;
reg   [15:0] input_regs_15_20_reg_2582;
reg   [15:0] input_regs_15_4_reg_1188;
reg   [15:0] input_regs_14_20_reg_2595;
reg   [15:0] input_regs_14_4_reg_1199;
reg   [15:0] input_regs_13_20_reg_2608;
reg   [15:0] input_regs_13_4_reg_1210;
reg   [15:0] input_regs_12_20_reg_2621;
reg   [15:0] input_regs_12_4_reg_1221;
reg   [15:0] input_regs_11_20_reg_2634;
reg   [15:0] input_regs_11_4_reg_1232;
reg   [15:0] input_regs_10_20_reg_2647;
reg   [15:0] input_regs_10_4_reg_1243;
reg   [15:0] input_regs_9_20_reg_2660;
reg   [15:0] input_regs_9_4_reg_1254;
reg   [15:0] input_regs_8_20_reg_2673;
reg   [15:0] input_regs_8_4_reg_1265;
reg   [15:0] input_regs_7_20_reg_2686;
reg   [15:0] input_regs_7_4_reg_1276;
reg   [15:0] input_regs_6_20_reg_2699;
reg   [15:0] input_regs_6_4_reg_1287;
reg   [15:0] input_regs_5_20_reg_2712;
reg   [15:0] input_regs_5_4_reg_1298;
reg   [15:0] input_regs_4_20_reg_2725;
reg   [15:0] input_regs_4_4_reg_1309;
reg   [15:0] input_regs_3_20_reg_2738;
reg   [15:0] input_regs_3_4_reg_1320;
reg   [15:0] input_regs_2_21_reg_2751;
reg   [15:0] input_regs_2_4_reg_1331;
reg   [15:0] input_regs_1_24_reg_2764;
reg   [15:0] input_regs_1_4_reg_1342;
reg   [15:0] input_regs_1_7_reg_2777;
reg   [4:0] tr_reg_1353;
reg   [15:0] input_regs_37_19_reg_1364;
reg   [15:0] input_regs_36_19_reg_1375;
reg   [15:0] input_regs_35_18_reg_1387;
reg   [15:0] input_regs_34_18_reg_1399;
reg   [15:0] input_regs_33_18_reg_1411;
reg   [15:0] input_regs_32_18_reg_1423;
reg   [15:0] input_regs_31_18_reg_1435;
reg   [15:0] input_regs_30_18_reg_1447;
reg   [15:0] input_regs_29_18_reg_1459;
reg   [15:0] input_regs_28_18_reg_1471;
reg   [15:0] input_regs_27_18_reg_1483;
reg   [15:0] input_regs_26_18_reg_1495;
reg   [15:0] input_regs_25_18_reg_1507;
reg   [15:0] input_regs_24_18_reg_1519;
reg   [15:0] input_regs_23_18_reg_1531;
reg   [15:0] input_regs_22_18_reg_1543;
reg   [15:0] input_regs_21_18_reg_1555;
reg   [15:0] input_regs_20_19_reg_1567;
reg   [15:0] input_regs_19_19_reg_1579;
reg   [15:0] input_regs_18_19_reg_1591;
reg   [15:0] input_regs_17_18_reg_1603;
reg   [15:0] input_regs_16_18_reg_1615;
reg   [15:0] input_regs_15_18_reg_1627;
reg   [15:0] input_regs_14_18_reg_1639;
reg   [15:0] input_regs_13_18_reg_1651;
reg   [15:0] input_regs_12_18_reg_1663;
reg   [15:0] input_regs_11_18_reg_1675;
reg   [15:0] input_regs_10_18_reg_1687;
reg   [15:0] input_regs_9_18_reg_1699;
reg   [15:0] input_regs_8_18_reg_1711;
reg   [15:0] input_regs_7_18_reg_1723;
reg   [15:0] input_regs_6_18_reg_1735;
reg   [15:0] input_regs_5_18_reg_1747;
reg   [15:0] input_regs_4_18_reg_1759;
reg   [15:0] input_regs_3_18_reg_1771;
reg   [15:0] input_regs_2_19_reg_1783;
reg   [15:0] input_regs_1_22_reg_1795;
reg   [15:0] input_regs_1_5_reg_1807;
reg   [1:0] shift_cnt_c1_reg_1819;
wire    ap_block_pp2_stage0;
reg   [15:0] ap_phi_mux_input_regs_1_6_phi_fu_2276_p4;
wire   [0:0] tmp_559_fu_3448_p2;
wire    ap_CS_fsm_state40;
reg   [30:0] shift_cnt_c3_reg_2790;
wire   [63:0] tmp_547_fu_3054_p1;
wire   [63:0] tmp_548_fu_3110_p1;
wire   [0:0] tmp_1317_fu_3064_p1;
wire   [15:0] tmp_1321_fu_3435_p3;
wire    ap_block_pp2_stage0_01001;
reg   [15:0] input_regs_1_20_fu_146;
reg   [15:0] input_regs_1_21_fu_150;
reg   [15:0] input_regs_2_18_fu_154;
reg   [15:0] input_regs_3_17_fu_158;
reg   [15:0] input_regs_4_17_fu_162;
reg   [15:0] input_regs_5_17_fu_166;
reg   [15:0] input_regs_6_17_fu_170;
reg   [15:0] input_regs_7_17_fu_174;
reg   [15:0] input_regs_8_17_fu_178;
reg   [15:0] input_regs_9_17_fu_182;
reg   [15:0] input_regs_10_17_fu_186;
reg   [15:0] input_regs_11_17_fu_190;
reg   [15:0] input_regs_12_17_fu_194;
reg   [15:0] input_regs_13_17_fu_198;
reg   [15:0] input_regs_14_17_fu_202;
reg   [15:0] input_regs_15_17_fu_206;
reg   [15:0] input_regs_16_17_fu_210;
reg   [15:0] input_regs_17_17_fu_214;
reg   [15:0] input_regs_18_18_fu_218;
reg   [15:0] input_regs_19_18_fu_222;
reg   [15:0] input_regs_20_18_fu_226;
reg   [15:0] input_regs_21_17_fu_230;
reg   [15:0] input_regs_22_17_fu_234;
reg   [15:0] input_regs_23_17_fu_238;
reg   [15:0] input_regs_24_17_fu_242;
reg   [15:0] input_regs_25_17_fu_246;
reg   [15:0] input_regs_26_17_fu_250;
reg   [15:0] input_regs_27_17_fu_254;
reg   [15:0] input_regs_28_17_fu_258;
reg   [15:0] input_regs_29_17_fu_262;
reg   [15:0] input_regs_30_17_fu_266;
reg   [15:0] input_regs_31_17_fu_270;
reg   [15:0] input_regs_32_17_fu_274;
reg   [15:0] input_regs_33_17_fu_278;
reg   [15:0] input_regs_34_17_fu_282;
reg   [15:0] input_regs_35_17_fu_286;
reg   [15:0] input_regs_36_18_fu_290;
reg   [15:0] input_regs_37_18_fu_294;
wire   [31:0] tmp_s_fu_2840_p2;
wire   [0:0] tmp_536_fu_2845_p2;
wire   [31:0] tmp_537_fu_2859_p2;
wire   [0:0] tmp_538_fu_2864_p2;
wire   [31:0] tmp_539_fu_2878_p2;
wire   [0:0] tmp_540_fu_2883_p2;
wire   [0:0] tmp_541_fu_2897_p2;
wire   [0:0] tmp_542_fu_2902_p2;
wire   [31:0] tn_cast_fu_3039_p1;
wire   [0:0] exitcond_fu_3081_p2;
wire   [4:0] shift_cnt_c_mid2_fu_3087_p3;
wire   [31:0] shift_cnt_c_cast_fu_3095_p1;
wire   [31:0] tr_cast_fu_3123_p1;
wire   [31:0] tc_cast_fu_3340_p1;
wire   [0:0] tmp_1320_fu_3355_p1;
wire   [0:0] grp_fu_2818_p2;
wire   [31:0] shift_cnt_c3_cast_fu_3444_p1;
wire    ap_block_pp2_stage0_00001;
reg   [13:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter21 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp2_iter15 = 1'b0;
#0 ap_enable_reg_pp2_iter16 = 1'b0;
#0 ap_enable_reg_pp2_iter17 = 1'b0;
#0 ap_enable_reg_pp2_iter18 = 1'b0;
#0 ap_enable_reg_pp2_iter19 = 1'b0;
#0 ap_enable_reg_pp2_iter20 = 1'b0;
#0 ap_enable_reg_pp2_iter22 = 1'b0;
#0 ap_enable_reg_pp2_iter23 = 1'b0;
#0 ap_enable_reg_pp2_iter24 = 1'b0;
#0 ap_enable_reg_pp2_iter25 = 1'b0;
#0 ap_enable_reg_pp2_iter26 = 1'b0;
#0 ap_enable_reg_pp2_iter27 = 1'b0;
#0 ap_enable_reg_pp2_iter28 = 1'b0;
end

compute_pro_10_bewdI #(
    .DataWidth( 16 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
beta_regs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(beta_regs_addr_reg_3960),
    .ce0(beta_regs_ce0),
    .q0(beta_regs_q0),
    .address1(beta_regs_address1),
    .ce1(beta_regs_ce1),
    .we1(beta_regs_we1),
    .d1(beta_buffer_V_dout)
);

mac_3_9_1 grp_mac_3_9_1_fu_2801(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_regs_0_read(grp_mac_3_9_1_fu_2801_input_regs_0_read),
    .input_regs_1_read(grp_mac_3_9_1_fu_2801_input_regs_1_read),
    .input_regs_2_read(grp_mac_3_9_1_fu_2801_input_regs_2_read),
    .input_regs_3_read(grp_mac_3_9_1_fu_2801_input_regs_3_read),
    .input_regs_4_read(grp_mac_3_9_1_fu_2801_input_regs_4_read),
    .input_regs_5_read(grp_mac_3_9_1_fu_2801_input_regs_5_read),
    .input_regs_6_read(grp_mac_3_9_1_fu_2801_input_regs_6_read),
    .input_regs_7_read(grp_mac_3_9_1_fu_2801_input_regs_7_read),
    .input_regs_8_read(grp_mac_3_9_1_fu_2801_input_regs_8_read),
    .ap_return(grp_mac_3_9_1_fu_2801_ap_return)
);

moblie_net_hadd_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
moblie_net_hadd_1bkb_U1910(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(beta_regs_load_reg_4074),
    .din1(mac_dat_reg_4069),
    .ce(1'b1),
    .dout(grp_fu_2814_p2)
);

moblie_net_hcmp_1tde #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 1 ))
moblie_net_hcmp_1tde_U1911(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_dat_reg_4079),
    .din1(16'd0),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_2818_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((tmp_1317_fu_3064_p1 == 1'd0) & (tmp_545_fu_3043_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state11) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state11)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state11);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter15 <= ap_enable_reg_pp2_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter16 <= ap_enable_reg_pp2_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter17 <= ap_enable_reg_pp2_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter18 <= ap_enable_reg_pp2_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter19 <= ap_enable_reg_pp2_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter20 <= ap_enable_reg_pp2_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter21 <= ap_enable_reg_pp2_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter22 <= ap_enable_reg_pp2_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter23 <= ap_enable_reg_pp2_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter24 <= ap_enable_reg_pp2_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter25 <= ap_enable_reg_pp2_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter26 <= ap_enable_reg_pp2_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter27 <= ap_enable_reg_pp2_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter28 <= ap_enable_reg_pp2_iter27;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp2_iter28 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        indvar_flatten_reg_484 <= indvar_flatten_next_fu_3075_p2;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        indvar_flatten_reg_484 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_10_18_reg_1687 <= input_regs_11_18_reg_1675;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_10_18_reg_1687 <= input_regs_11_4_reg_1232;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_10_19_reg_2153 <= input_regs_10_18_reg_1687;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_10_19_reg_2153 <= input_regs_11_19_reg_2141;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_10_20_reg_2647 <= input_regs_10_19_reg_2153;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_10_20_reg_2647 <= input_regs_11_20_reg_2634;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_10_4_reg_1243 <= input_regs_9_20_reg_2660;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_10_4_reg_1243 <= input_regs_9_reg_802;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_10_reg_791 <= input_regs_11_reg_780;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_10_reg_791 <= input_regs_10_17_fu_186;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_11_18_reg_1675 <= input_regs_12_18_reg_1663;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_11_18_reg_1675 <= input_regs_12_4_reg_1221;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_11_19_reg_2141 <= input_regs_11_18_reg_1675;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_11_19_reg_2141 <= input_regs_12_19_reg_2129;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_11_20_reg_2634 <= input_regs_11_19_reg_2141;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_11_20_reg_2634 <= input_regs_12_20_reg_2621;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_11_4_reg_1232 <= input_regs_10_20_reg_2647;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_11_4_reg_1232 <= input_regs_10_reg_791;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_11_reg_780 <= input_regs_12_reg_769;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_11_reg_780 <= input_regs_11_17_fu_190;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_12_18_reg_1663 <= input_regs_13_18_reg_1651;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_12_18_reg_1663 <= input_regs_13_4_reg_1210;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_12_19_reg_2129 <= input_regs_12_18_reg_1663;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_12_19_reg_2129 <= input_regs_13_19_reg_2117;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_12_20_reg_2621 <= input_regs_12_19_reg_2129;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_12_20_reg_2621 <= input_regs_13_20_reg_2608;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_12_4_reg_1221 <= input_regs_11_20_reg_2634;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_12_4_reg_1221 <= input_regs_11_reg_780;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_12_reg_769 <= input_regs_13_reg_758;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_12_reg_769 <= input_regs_12_17_fu_194;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_13_18_reg_1651 <= input_regs_14_18_reg_1639;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_13_18_reg_1651 <= input_regs_14_4_reg_1199;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_13_19_reg_2117 <= input_regs_13_18_reg_1651;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_13_19_reg_2117 <= input_regs_14_19_reg_2105;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_13_20_reg_2608 <= input_regs_13_19_reg_2117;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_13_20_reg_2608 <= input_regs_14_20_reg_2595;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_13_4_reg_1210 <= input_regs_12_20_reg_2621;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_13_4_reg_1210 <= input_regs_12_reg_769;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_13_reg_758 <= input_regs_14_reg_747;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_13_reg_758 <= input_regs_13_17_fu_198;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_14_18_reg_1639 <= input_regs_15_18_reg_1627;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_14_18_reg_1639 <= input_regs_15_4_reg_1188;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_14_19_reg_2105 <= input_regs_14_18_reg_1639;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_14_19_reg_2105 <= input_regs_15_19_reg_2093;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_14_20_reg_2595 <= input_regs_14_19_reg_2105;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_14_20_reg_2595 <= input_regs_15_20_reg_2582;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_14_4_reg_1199 <= input_regs_13_20_reg_2608;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_14_4_reg_1199 <= input_regs_13_reg_758;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_14_reg_747 <= input_regs_15_reg_736;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_14_reg_747 <= input_regs_14_17_fu_202;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_15_18_reg_1627 <= input_regs_16_18_reg_1615;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_15_18_reg_1627 <= input_regs_16_4_reg_1177;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_15_19_reg_2093 <= input_regs_15_18_reg_1627;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_15_19_reg_2093 <= input_regs_16_19_reg_2081;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_15_20_reg_2582 <= input_regs_15_19_reg_2093;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_15_20_reg_2582 <= input_regs_16_20_reg_2569;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_15_4_reg_1188 <= input_regs_14_20_reg_2595;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_15_4_reg_1188 <= input_regs_14_reg_747;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_15_reg_736 <= input_regs_16_reg_725;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_15_reg_736 <= input_regs_15_17_fu_206;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_16_18_reg_1615 <= input_regs_17_18_reg_1603;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_16_18_reg_1615 <= input_regs_17_4_reg_1166;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_16_19_reg_2081 <= input_regs_16_18_reg_1615;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_16_19_reg_2081 <= input_regs_17_19_reg_2069;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_16_20_reg_2569 <= input_regs_16_19_reg_2081;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_16_20_reg_2569 <= input_regs_17_20_reg_2556;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_16_4_reg_1177 <= input_regs_15_20_reg_2582;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_16_4_reg_1177 <= input_regs_15_reg_736;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_16_reg_725 <= input_regs_17_reg_714;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_16_reg_725 <= input_regs_16_17_fu_210;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_17_18_reg_1603 <= input_regs_18_19_reg_1591;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_17_18_reg_1603 <= input_regs_18_4_reg_1155;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_17_19_reg_2069 <= input_regs_17_18_reg_1603;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_17_19_reg_2069 <= input_regs_18_20_reg_2057;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_17_20_reg_2556 <= input_regs_17_19_reg_2069;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_17_20_reg_2556 <= input_regs_18_21_reg_2543;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_17_4_reg_1166 <= input_regs_16_20_reg_2569;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_17_4_reg_1166 <= input_regs_16_reg_725;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_17_reg_714 <= input_regs_18_reg_703;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_17_reg_714 <= input_regs_17_17_fu_214;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_18_19_reg_1591 <= input_regs_19_19_reg_1579;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_18_19_reg_1591 <= input_regs_19_4_reg_1144;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_18_20_reg_2057 <= input_regs_18_19_reg_1591;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_18_20_reg_2057 <= input_regs_19_20_reg_2045;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_18_21_reg_2543 <= input_regs_18_20_reg_2057;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_18_21_reg_2543 <= input_regs_19_21_reg_2530;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_18_4_reg_1155 <= input_regs_17_20_reg_2556;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_18_4_reg_1155 <= input_regs_17_reg_714;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_18_reg_703 <= input_regs_19_reg_692;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_18_reg_703 <= input_regs_18_18_fu_218;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_19_19_reg_1579 <= input_regs_20_19_reg_1567;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_19_19_reg_1579 <= input_regs_20_4_reg_1133;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_19_20_reg_2045 <= input_regs_19_19_reg_1579;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_19_20_reg_2045 <= input_regs_20_20_reg_2033;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_19_21_reg_2530 <= input_regs_19_20_reg_2045;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_19_21_reg_2530 <= input_regs_20_21_reg_2517;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_19_4_reg_1144 <= input_regs_18_21_reg_2543;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_19_4_reg_1144 <= input_regs_18_reg_703;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_19_reg_692 <= input_regs_20_reg_681;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_19_reg_692 <= input_regs_19_18_fu_222;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_1_22_reg_1795 <= input_regs_2_19_reg_1783;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_1_22_reg_1795 <= input_regs_2_4_reg_1331;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_1_23_reg_2261 <= input_regs_1_22_reg_1795;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_1_23_reg_2261 <= input_regs_2_20_reg_2249;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_1_24_reg_2764 <= input_regs_1_23_reg_2261;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_1_24_reg_2764 <= input_regs_2_21_reg_2751;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_1_3_reg_901 <= input_regs_1_reg_890;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_1_3_reg_901 <= input_regs_1_20_fu_146;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_1_4_reg_1342 <= input_regs_1_7_reg_2777;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_1_4_reg_1342 <= input_regs_1_3_reg_901;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_1_5_reg_1807 <= input_regs_1_22_reg_1795;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_1_5_reg_1807 <= input_regs_1_4_reg_1342;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_1_6_reg_2273 <= input_regs_1_5_reg_1807;
    end else if (((tmp_554_reg_3996_pp2_iter1_reg == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        input_regs_1_6_reg_2273 <= input_regs_1_23_reg_2261_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_1_7_reg_2777 <= input_regs_1_6_reg_2273;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_1_7_reg_2777 <= input_regs_1_24_reg_2764;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_1_reg_890 <= input_regs_2_reg_879;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_1_reg_890 <= input_regs_1_21_fu_150;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_20_19_reg_1567 <= input_regs_21_18_reg_1555;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_20_19_reg_1567 <= input_regs_21_4_reg_1122;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_20_20_reg_2033 <= input_regs_20_19_reg_1567;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_20_20_reg_2033 <= input_regs_21_19_reg_2021;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_20_21_reg_2517 <= input_regs_20_20_reg_2033;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_20_21_reg_2517 <= input_regs_21_20_reg_2504;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_20_4_reg_1133 <= input_regs_19_21_reg_2530;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_20_4_reg_1133 <= input_regs_19_reg_692;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_20_reg_681 <= input_regs_21_reg_670;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_20_reg_681 <= input_regs_20_18_fu_226;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_21_18_reg_1555 <= input_regs_22_18_reg_1543;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_21_18_reg_1555 <= input_regs_22_4_reg_1111;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_21_19_reg_2021 <= input_regs_21_18_reg_1555;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_21_19_reg_2021 <= input_regs_22_19_reg_2009;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_21_20_reg_2504 <= input_regs_21_19_reg_2021;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_21_20_reg_2504 <= input_regs_22_20_reg_2491;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_21_4_reg_1122 <= input_regs_20_21_reg_2517;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_21_4_reg_1122 <= input_regs_20_reg_681;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_21_reg_670 <= input_regs_22_reg_659;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_21_reg_670 <= input_regs_21_17_fu_230;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_22_18_reg_1543 <= input_regs_23_18_reg_1531;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_22_18_reg_1543 <= input_regs_23_4_reg_1100;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_22_19_reg_2009 <= input_regs_22_18_reg_1543;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_22_19_reg_2009 <= input_regs_23_19_reg_1997;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_22_20_reg_2491 <= input_regs_22_19_reg_2009;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_22_20_reg_2491 <= input_regs_23_20_reg_2478;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_22_4_reg_1111 <= input_regs_21_20_reg_2504;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_22_4_reg_1111 <= input_regs_21_reg_670;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_22_reg_659 <= input_regs_23_reg_648;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_22_reg_659 <= input_regs_22_17_fu_234;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_23_18_reg_1531 <= input_regs_24_18_reg_1519;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_23_18_reg_1531 <= input_regs_24_4_reg_1089;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_23_19_reg_1997 <= input_regs_23_18_reg_1531;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_23_19_reg_1997 <= input_regs_24_19_reg_1985;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_23_20_reg_2478 <= input_regs_23_19_reg_1997;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_23_20_reg_2478 <= input_regs_24_20_reg_2465;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_23_4_reg_1100 <= input_regs_22_20_reg_2491;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_23_4_reg_1100 <= input_regs_22_reg_659;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_23_reg_648 <= input_regs_24_reg_637;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_23_reg_648 <= input_regs_23_17_fu_238;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_24_18_reg_1519 <= input_regs_25_18_reg_1507;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_24_18_reg_1519 <= input_regs_25_4_reg_1078;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_24_19_reg_1985 <= input_regs_24_18_reg_1519;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_24_19_reg_1985 <= input_regs_25_19_reg_1973;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_24_20_reg_2465 <= input_regs_24_19_reg_1985;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_24_20_reg_2465 <= input_regs_25_20_reg_2452;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_24_4_reg_1089 <= input_regs_23_20_reg_2478;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_24_4_reg_1089 <= input_regs_23_reg_648;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_24_reg_637 <= input_regs_25_reg_626;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_24_reg_637 <= input_regs_24_17_fu_242;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_25_18_reg_1507 <= input_regs_26_18_reg_1495;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_25_18_reg_1507 <= input_regs_26_4_reg_1067;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_25_19_reg_1973 <= input_regs_25_18_reg_1507;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_25_19_reg_1973 <= input_regs_26_19_reg_1961;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_25_20_reg_2452 <= input_regs_25_19_reg_1973;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_25_20_reg_2452 <= input_regs_26_20_reg_2439;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_25_4_reg_1078 <= input_regs_24_20_reg_2465;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_25_4_reg_1078 <= input_regs_24_reg_637;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_25_reg_626 <= input_regs_26_reg_615;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_25_reg_626 <= input_regs_25_17_fu_246;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_26_18_reg_1495 <= input_regs_27_18_reg_1483;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_26_18_reg_1495 <= input_regs_27_4_reg_1056;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_26_19_reg_1961 <= input_regs_26_18_reg_1495;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_26_19_reg_1961 <= input_regs_27_19_reg_1949;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_26_20_reg_2439 <= input_regs_26_19_reg_1961;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_26_20_reg_2439 <= input_regs_27_20_reg_2426;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_26_4_reg_1067 <= input_regs_25_20_reg_2452;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_26_4_reg_1067 <= input_regs_25_reg_626;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_26_reg_615 <= input_regs_27_reg_604;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_26_reg_615 <= input_regs_26_17_fu_250;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_27_18_reg_1483 <= input_regs_28_18_reg_1471;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_27_18_reg_1483 <= input_regs_28_4_reg_1045;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_27_19_reg_1949 <= input_regs_27_18_reg_1483;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_27_19_reg_1949 <= input_regs_28_19_reg_1937;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_27_20_reg_2426 <= input_regs_27_19_reg_1949;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_27_20_reg_2426 <= input_regs_28_20_reg_2413;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_27_4_reg_1056 <= input_regs_26_20_reg_2439;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_27_4_reg_1056 <= input_regs_26_reg_615;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_27_reg_604 <= input_regs_28_reg_593;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_27_reg_604 <= input_regs_27_17_fu_254;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_28_18_reg_1471 <= input_regs_29_18_reg_1459;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_28_18_reg_1471 <= input_regs_29_4_reg_1034;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_28_19_reg_1937 <= input_regs_28_18_reg_1471;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_28_19_reg_1937 <= input_regs_29_19_reg_1925;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_28_20_reg_2413 <= input_regs_28_19_reg_1937;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_28_20_reg_2413 <= input_regs_29_20_reg_2400;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_28_4_reg_1045 <= input_regs_27_20_reg_2426;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_28_4_reg_1045 <= input_regs_27_reg_604;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_28_reg_593 <= input_regs_29_reg_582;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_28_reg_593 <= input_regs_28_17_fu_258;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_29_18_reg_1459 <= input_regs_30_18_reg_1447;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_29_18_reg_1459 <= input_regs_30_4_reg_1023;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_29_19_reg_1925 <= input_regs_29_18_reg_1459;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_29_19_reg_1925 <= input_regs_30_19_reg_1913;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_29_20_reg_2400 <= input_regs_29_19_reg_1925;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_29_20_reg_2400 <= input_regs_30_20_reg_2387;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_29_4_reg_1034 <= input_regs_28_20_reg_2413;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_29_4_reg_1034 <= input_regs_28_reg_593;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_29_reg_582 <= input_regs_30_reg_571;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_29_reg_582 <= input_regs_29_17_fu_262;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_2_19_reg_1783 <= input_regs_3_18_reg_1771;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_2_19_reg_1783 <= input_regs_3_4_reg_1320;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_2_20_reg_2249 <= input_regs_2_19_reg_1783;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_2_20_reg_2249 <= input_regs_3_19_reg_2237;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_2_21_reg_2751 <= input_regs_2_20_reg_2249;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_2_21_reg_2751 <= input_regs_3_20_reg_2738;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_2_4_reg_1331 <= input_regs_1_24_reg_2764;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_2_4_reg_1331 <= input_regs_1_reg_890;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_2_reg_879 <= input_regs_3_reg_868;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_2_reg_879 <= input_regs_2_18_fu_154;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_30_18_reg_1447 <= input_regs_31_18_reg_1435;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_30_18_reg_1447 <= input_regs_31_4_reg_1012;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_30_19_reg_1913 <= input_regs_30_18_reg_1447;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_30_19_reg_1913 <= input_regs_31_19_reg_1901;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_30_20_reg_2387 <= input_regs_30_19_reg_1913;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_30_20_reg_2387 <= input_regs_31_20_reg_2374;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_30_4_reg_1023 <= input_regs_29_20_reg_2400;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_30_4_reg_1023 <= input_regs_29_reg_582;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_30_reg_571 <= input_regs_31_reg_560;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_30_reg_571 <= input_regs_30_17_fu_266;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_31_18_reg_1435 <= input_regs_32_18_reg_1423;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_31_18_reg_1435 <= input_regs_32_4_reg_1001;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_31_19_reg_1901 <= input_regs_31_18_reg_1435;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_31_19_reg_1901 <= input_regs_32_19_reg_1889;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_31_20_reg_2374 <= input_regs_31_19_reg_1901;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_31_20_reg_2374 <= input_regs_32_20_reg_2361;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_31_4_reg_1012 <= input_regs_30_20_reg_2387;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_31_4_reg_1012 <= input_regs_30_reg_571;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_31_reg_560 <= input_regs_32_reg_549;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_31_reg_560 <= input_regs_31_17_fu_270;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_32_18_reg_1423 <= input_regs_33_18_reg_1411;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_32_18_reg_1423 <= input_regs_33_4_reg_990;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_32_19_reg_1889 <= input_regs_32_18_reg_1423;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_32_19_reg_1889 <= input_regs_33_19_reg_1877;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_32_20_reg_2361 <= input_regs_32_19_reg_1889;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_32_20_reg_2361 <= input_regs_33_20_reg_2348;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_32_4_reg_1001 <= input_regs_31_20_reg_2374;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_32_4_reg_1001 <= input_regs_31_reg_560;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_32_reg_549 <= input_regs_33_reg_538;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_32_reg_549 <= input_regs_32_17_fu_274;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_33_18_reg_1411 <= input_regs_34_18_reg_1399;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_33_18_reg_1411 <= input_regs_34_4_reg_979;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_33_19_reg_1877 <= input_regs_33_18_reg_1411;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_33_19_reg_1877 <= input_regs_34_19_reg_1865;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_33_20_reg_2348 <= input_regs_33_19_reg_1877;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_33_20_reg_2348 <= input_regs_34_20_reg_2335;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_33_4_reg_990 <= input_regs_32_20_reg_2361;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_33_4_reg_990 <= input_regs_32_reg_549;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_33_reg_538 <= input_regs_34_reg_527;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_33_reg_538 <= input_regs_33_17_fu_278;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_34_18_reg_1399 <= input_regs_35_18_reg_1387;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_34_18_reg_1399 <= input_regs_35_4_reg_968;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_34_19_reg_1865 <= input_regs_34_18_reg_1399;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_34_19_reg_1865 <= input_regs_35_19_reg_1853;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_34_20_reg_2335 <= input_regs_34_19_reg_1865;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_34_20_reg_2335 <= input_regs_35_20_reg_2322;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_34_4_reg_979 <= input_regs_33_20_reg_2348;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_34_4_reg_979 <= input_regs_33_reg_538;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_34_reg_527 <= input_regs_35_reg_516;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_34_reg_527 <= input_regs_34_17_fu_282;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_35_18_reg_1387 <= input_regs_36_19_reg_1375;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_35_18_reg_1387 <= input_regs_36_4_reg_957;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_35_19_reg_1853 <= input_regs_35_18_reg_1387;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_35_19_reg_1853 <= input_regs_36_20_reg_1841;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_35_20_reg_2322 <= input_regs_35_19_reg_1853;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_35_20_reg_2322 <= input_regs_36_21_reg_2309;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_35_4_reg_968 <= input_regs_34_20_reg_2335;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_35_4_reg_968 <= input_regs_34_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_35_reg_516 <= input_regs_36_reg_505;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_35_reg_516 <= input_regs_35_17_fu_286;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_36_19_reg_1375 <= input_regs_37_19_reg_1364;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_36_19_reg_1375 <= input_regs_37_4_reg_946;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_36_20_reg_1841 <= input_regs_36_19_reg_1375;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_36_20_reg_1841 <= input_regs_37_20_reg_1830;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_36_21_reg_2309 <= input_regs_36_20_reg_1841;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_36_21_reg_2309 <= input_regs_37_21_reg_2296;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_36_4_reg_957 <= input_regs_35_20_reg_2322;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_36_4_reg_957 <= input_regs_35_reg_516;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_36_reg_505 <= input_regs_37_reg_495;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_36_reg_505 <= input_regs_36_18_fu_290;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_37_19_reg_1364 <= input_buffer_V_dout;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_37_19_reg_1364 <= input_regs_38_4_reg_935;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_37_20_reg_1830 <= input_regs_37_19_reg_1364;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_37_20_reg_1830 <= tmp_1324_reg_4005;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_37_21_reg_2296 <= input_regs_37_20_reg_1830;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_37_21_reg_2296 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_37_4_reg_946 <= input_regs_36_21_reg_2309;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_37_4_reg_946 <= input_regs_36_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_37_reg_495 <= ap_phi_mux_input_regs_38_phi_fu_927_p4;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_37_reg_495 <= input_regs_37_18_fu_294;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_38_4_reg_935 <= input_regs_37_21_reg_2296;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_38_4_reg_935 <= input_regs_37_reg_495;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_3_18_reg_1771 <= input_regs_4_18_reg_1759;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_3_18_reg_1771 <= input_regs_4_4_reg_1309;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_3_19_reg_2237 <= input_regs_3_18_reg_1771;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_3_19_reg_2237 <= input_regs_4_19_reg_2225;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_3_20_reg_2738 <= input_regs_3_19_reg_2237;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_3_20_reg_2738 <= input_regs_4_20_reg_2725;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_3_4_reg_1320 <= input_regs_2_21_reg_2751;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_3_4_reg_1320 <= input_regs_2_reg_879;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_3_reg_868 <= input_regs_4_reg_857;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_3_reg_868 <= input_regs_3_17_fu_158;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_4_18_reg_1759 <= input_regs_5_18_reg_1747;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_4_18_reg_1759 <= input_regs_5_4_reg_1298;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_4_19_reg_2225 <= input_regs_4_18_reg_1759;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_4_19_reg_2225 <= input_regs_5_19_reg_2213;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_4_20_reg_2725 <= input_regs_4_19_reg_2225;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_4_20_reg_2725 <= input_regs_5_20_reg_2712;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_4_4_reg_1309 <= input_regs_3_20_reg_2738;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_4_4_reg_1309 <= input_regs_3_reg_868;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_4_reg_857 <= input_regs_5_reg_846;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_4_reg_857 <= input_regs_4_17_fu_162;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_5_18_reg_1747 <= input_regs_6_18_reg_1735;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_5_18_reg_1747 <= input_regs_6_4_reg_1287;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_5_19_reg_2213 <= input_regs_5_18_reg_1747;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_5_19_reg_2213 <= input_regs_6_19_reg_2201;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_5_20_reg_2712 <= input_regs_5_19_reg_2213;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_5_20_reg_2712 <= input_regs_6_20_reg_2699;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_5_4_reg_1298 <= input_regs_4_20_reg_2725;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_5_4_reg_1298 <= input_regs_4_reg_857;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_5_reg_846 <= input_regs_6_reg_835;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_5_reg_846 <= input_regs_5_17_fu_166;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_6_18_reg_1735 <= input_regs_7_18_reg_1723;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_6_18_reg_1735 <= input_regs_7_4_reg_1276;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_6_19_reg_2201 <= input_regs_6_18_reg_1735;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_6_19_reg_2201 <= input_regs_7_19_reg_2189;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_6_20_reg_2699 <= input_regs_6_19_reg_2201;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_6_20_reg_2699 <= input_regs_7_20_reg_2686;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_6_4_reg_1287 <= input_regs_5_20_reg_2712;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_6_4_reg_1287 <= input_regs_5_reg_846;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_6_reg_835 <= input_regs_7_reg_824;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_6_reg_835 <= input_regs_6_17_fu_170;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_7_18_reg_1723 <= input_regs_8_18_reg_1711;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_7_18_reg_1723 <= input_regs_8_4_reg_1265;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_7_19_reg_2189 <= input_regs_7_18_reg_1723;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_7_19_reg_2189 <= input_regs_8_19_reg_2177;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_7_20_reg_2686 <= input_regs_7_19_reg_2189;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_7_20_reg_2686 <= input_regs_8_20_reg_2673;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_7_4_reg_1276 <= input_regs_6_20_reg_2699;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_7_4_reg_1276 <= input_regs_6_reg_835;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_7_reg_824 <= input_regs_8_reg_813;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_7_reg_824 <= input_regs_7_17_fu_174;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_8_18_reg_1711 <= input_regs_9_18_reg_1699;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_8_18_reg_1711 <= input_regs_9_4_reg_1254;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_8_19_reg_2177 <= input_regs_8_18_reg_1711;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_8_19_reg_2177 <= input_regs_9_19_reg_2165;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_8_20_reg_2673 <= input_regs_8_19_reg_2177;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_8_20_reg_2673 <= input_regs_9_20_reg_2660;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_8_4_reg_1265 <= input_regs_7_20_reg_2686;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_8_4_reg_1265 <= input_regs_7_reg_824;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_8_reg_813 <= input_regs_9_reg_802;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_8_reg_813 <= input_regs_8_17_fu_178;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        input_regs_9_18_reg_1699 <= input_regs_10_18_reg_1687;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_9_18_reg_1699 <= input_regs_10_4_reg_1243;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        input_regs_9_19_reg_2165 <= input_regs_9_18_reg_1699;
    end else if (((tmp_554_reg_3996 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_9_19_reg_2165 <= input_regs_10_19_reg_2153;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_regs_9_20_reg_2660 <= input_regs_9_19_reg_2165;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        input_regs_9_20_reg_2660 <= input_regs_10_20_reg_2647;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        input_regs_9_4_reg_1254 <= input_regs_8_20_reg_2673;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_regs_9_4_reg_1254 <= input_regs_8_reg_813;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        input_regs_9_reg_802 <= input_regs_10_reg_791;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        input_regs_9_reg_802 <= input_regs_9_17_fu_182;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        shift_cnt_c1_reg_1819 <= shift_cnt_c_1_fu_3334_p2;
    end else if (((tmp_551_fu_3127_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        shift_cnt_c1_reg_1819 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        shift_cnt_c3_reg_2790 <= 31'd0;
    end else if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        shift_cnt_c3_reg_2790 <= shift_cnt_c_s_fu_3453_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        shift_cnt_c_reg_912 <= shift_cnt_c_9_fu_3104_p2;
    end else if (((tmp_545_fu_3043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_cnt_c_reg_912 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tc_reg_2285 <= 5'd0;
    end else if (((tmp_554_fu_3344_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tc_reg_2285 <= tc_6_fu_3349_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_551_fu_3127_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        tn_reg_472 <= tn_26_reg_3936;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tn_reg_472 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        tr_reg_1353 <= tr_14_reg_3978;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tr_reg_1353 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_556_reg_4011_pp2_iter24_reg == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        acc_dat_reg_4079 <= grp_fu_2814_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        acc_dat_reg_4079_pp2_iter26_reg <= acc_dat_reg_4079;
        acc_dat_reg_4079_pp2_iter27_reg <= acc_dat_reg_4079_pp2_iter26_reg;
        tmp_556_reg_4011_pp2_iter10_reg <= tmp_556_reg_4011_pp2_iter9_reg;
        tmp_556_reg_4011_pp2_iter11_reg <= tmp_556_reg_4011_pp2_iter10_reg;
        tmp_556_reg_4011_pp2_iter12_reg <= tmp_556_reg_4011_pp2_iter11_reg;
        tmp_556_reg_4011_pp2_iter13_reg <= tmp_556_reg_4011_pp2_iter12_reg;
        tmp_556_reg_4011_pp2_iter14_reg <= tmp_556_reg_4011_pp2_iter13_reg;
        tmp_556_reg_4011_pp2_iter15_reg <= tmp_556_reg_4011_pp2_iter14_reg;
        tmp_556_reg_4011_pp2_iter16_reg <= tmp_556_reg_4011_pp2_iter15_reg;
        tmp_556_reg_4011_pp2_iter17_reg <= tmp_556_reg_4011_pp2_iter16_reg;
        tmp_556_reg_4011_pp2_iter18_reg <= tmp_556_reg_4011_pp2_iter17_reg;
        tmp_556_reg_4011_pp2_iter19_reg <= tmp_556_reg_4011_pp2_iter18_reg;
        tmp_556_reg_4011_pp2_iter20_reg <= tmp_556_reg_4011_pp2_iter19_reg;
        tmp_556_reg_4011_pp2_iter21_reg <= tmp_556_reg_4011_pp2_iter20_reg;
        tmp_556_reg_4011_pp2_iter22_reg <= tmp_556_reg_4011_pp2_iter21_reg;
        tmp_556_reg_4011_pp2_iter23_reg <= tmp_556_reg_4011_pp2_iter22_reg;
        tmp_556_reg_4011_pp2_iter24_reg <= tmp_556_reg_4011_pp2_iter23_reg;
        tmp_556_reg_4011_pp2_iter25_reg <= tmp_556_reg_4011_pp2_iter24_reg;
        tmp_556_reg_4011_pp2_iter26_reg <= tmp_556_reg_4011_pp2_iter25_reg;
        tmp_556_reg_4011_pp2_iter27_reg <= tmp_556_reg_4011_pp2_iter26_reg;
        tmp_556_reg_4011_pp2_iter2_reg <= tmp_556_reg_4011_pp2_iter1_reg;
        tmp_556_reg_4011_pp2_iter3_reg <= tmp_556_reg_4011_pp2_iter2_reg;
        tmp_556_reg_4011_pp2_iter4_reg <= tmp_556_reg_4011_pp2_iter3_reg;
        tmp_556_reg_4011_pp2_iter5_reg <= tmp_556_reg_4011_pp2_iter4_reg;
        tmp_556_reg_4011_pp2_iter6_reg <= tmp_556_reg_4011_pp2_iter5_reg;
        tmp_556_reg_4011_pp2_iter7_reg <= tmp_556_reg_4011_pp2_iter6_reg;
        tmp_556_reg_4011_pp2_iter8_reg <= tmp_556_reg_4011_pp2_iter7_reg;
        tmp_556_reg_4011_pp2_iter9_reg <= tmp_556_reg_4011_pp2_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        beta_regs_addr_reg_3960 <= tmp_548_fu_3110_p1;
        tmp_1318_reg_3965 <= tmp_1318_fu_3115_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_556_reg_4011_pp2_iter20_reg == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter21 == 1'b1))) begin
        beta_regs_load_reg_4074 <= beta_regs_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cLoops_reg_3713 <= cLoops_fu_2851_p3;
        nLoops_reg_3723 <= nLoops_fu_2889_p3;
        or_cond_reg_3728 <= or_cond_fu_2907_p2;
        rLoops_reg_3718 <= rLoops_fu_2870_p3;
        tmp_543_reg_3732 <= tmp_543_fu_2913_p2;
        tmp_544_reg_3737 <= tmp_544_fu_2919_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_551_fu_3127_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        input_regs_10_17_fu_186 <= input_regs_11_4_reg_1232;
        input_regs_11_17_fu_190 <= input_regs_12_4_reg_1221;
        input_regs_12_17_fu_194 <= input_regs_13_4_reg_1210;
        input_regs_13_17_fu_198 <= input_regs_14_4_reg_1199;
        input_regs_14_17_fu_202 <= input_regs_15_4_reg_1188;
        input_regs_15_17_fu_206 <= input_regs_16_4_reg_1177;
        input_regs_16_17_fu_210 <= input_regs_17_4_reg_1166;
        input_regs_17_17_fu_214 <= input_regs_18_4_reg_1155;
        input_regs_18_18_fu_218 <= input_regs_19_4_reg_1144;
        input_regs_19_18_fu_222 <= input_regs_20_4_reg_1133;
        input_regs_1_20_fu_146 <= input_regs_1_4_reg_1342;
        input_regs_1_21_fu_150 <= input_regs_2_4_reg_1331;
        input_regs_20_18_fu_226 <= input_regs_21_4_reg_1122;
        input_regs_21_17_fu_230 <= input_regs_22_4_reg_1111;
        input_regs_22_17_fu_234 <= input_regs_23_4_reg_1100;
        input_regs_23_17_fu_238 <= input_regs_24_4_reg_1089;
        input_regs_24_17_fu_242 <= input_regs_25_4_reg_1078;
        input_regs_25_17_fu_246 <= input_regs_26_4_reg_1067;
        input_regs_26_17_fu_250 <= input_regs_27_4_reg_1056;
        input_regs_27_17_fu_254 <= input_regs_28_4_reg_1045;
        input_regs_28_17_fu_258 <= input_regs_29_4_reg_1034;
        input_regs_29_17_fu_262 <= input_regs_30_4_reg_1023;
        input_regs_2_18_fu_154 <= input_regs_3_4_reg_1320;
        input_regs_30_17_fu_266 <= input_regs_31_4_reg_1012;
        input_regs_31_17_fu_270 <= input_regs_32_4_reg_1001;
        input_regs_32_17_fu_274 <= input_regs_33_4_reg_990;
        input_regs_33_17_fu_278 <= input_regs_34_4_reg_979;
        input_regs_34_17_fu_282 <= input_regs_35_4_reg_968;
        input_regs_35_17_fu_286 <= input_regs_36_4_reg_957;
        input_regs_36_18_fu_290 <= input_regs_37_4_reg_946;
        input_regs_37_18_fu_294 <= input_regs_38_4_reg_935;
        input_regs_3_17_fu_158 <= input_regs_4_4_reg_1309;
        input_regs_4_17_fu_162 <= input_regs_5_4_reg_1298;
        input_regs_5_17_fu_166 <= input_regs_6_4_reg_1287;
        input_regs_6_17_fu_170 <= input_regs_7_4_reg_1276;
        input_regs_7_17_fu_174 <= input_regs_8_4_reg_1265;
        input_regs_8_17_fu_178 <= input_regs_9_4_reg_1254;
        input_regs_9_17_fu_182 <= input_regs_10_4_reg_1243;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        input_regs_1_23_reg_2261_pp2_iter1_reg <= input_regs_1_23_reg_2261;
        tmp_554_reg_3996 <= tmp_554_fu_3344_p2;
        tmp_554_reg_3996_pp2_iter1_reg <= tmp_554_reg_3996;
        tmp_556_reg_4011_pp2_iter1_reg <= tmp_556_reg_4011;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_556_reg_4011_pp2_iter20_reg == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        mac_dat_reg_4069 <= grp_mac_3_9_1_fu_2801_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_535_nbwritereq_fu_310_p3 == 1'd1) & (tmp_nbreadreq_fu_302_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_1314_reg_3693 <= data_c_V_dout;
        tmp_1315_reg_3700 <= data_r_V_dout;
        tmp_1316_reg_3707 <= data_n_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_1319_reg_3969 <= tmp_1319_fu_3119_p1;
        tr_14_reg_3978 <= tr_14_fu_3132_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_554_fu_3344_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_1324_reg_4005 <= input_buffer_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_554_fu_3344_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_556_reg_4011 <= tmp_556_fu_3359_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tn_26_reg_3936 <= tn_26_fu_3048_p2;
    end
end

always @ (*) begin
    if ((tmp_554_fu_3344_p2 == 1'd0)) begin
        ap_condition_pp2_exit_iter0_state11 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state11 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1317_fu_3064_p1 == 1'd0) & (tmp_545_fu_3043_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter28 == 1'b0) & (ap_enable_reg_pp2_iter27 == 1'b0) & (ap_enable_reg_pp2_iter26 == 1'b0) & (ap_enable_reg_pp2_iter25 == 1'b0) & (ap_enable_reg_pp2_iter24 == 1'b0) & (ap_enable_reg_pp2_iter23 == 1'b0) & (ap_enable_reg_pp2_iter22 == 1'b0) & (ap_enable_reg_pp2_iter20 == 1'b0) & (ap_enable_reg_pp2_iter19 == 1'b0) & (ap_enable_reg_pp2_iter18 == 1'b0) & (ap_enable_reg_pp2_iter17 == 1'b0) & (ap_enable_reg_pp2_iter16 == 1'b0) & (ap_enable_reg_pp2_iter15 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter21 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_554_reg_3996_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_input_regs_1_6_phi_fu_2276_p4 = input_regs_1_23_reg_2261_pp2_iter1_reg;
    end else begin
        ap_phi_mux_input_regs_1_6_phi_fu_2276_p4 = input_regs_1_6_reg_2273;
    end
end

always @ (*) begin
    if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        if ((tmp_550_fu_3099_p2 == 1'd0)) begin
            ap_phi_mux_input_regs_38_phi_fu_927_p4 = 16'd0;
        end else if ((tmp_550_fu_3099_p2 == 1'd1)) begin
            ap_phi_mux_input_regs_38_phi_fu_927_p4 = input_buffer_V_dout;
        end else begin
            ap_phi_mux_input_regs_38_phi_fu_927_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_input_regs_38_phi_fu_927_p4 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1317_fu_3064_p1 == 1'd0) & (tmp_545_fu_3043_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd1) & (or_cond_reg_3728 == 1'd1) & (beta_buffer_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        beta_buffer_V_read = 1'b1;
    end else begin
        beta_buffer_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter20 == 1'b1))) begin
        beta_regs_ce0 = 1'b1;
    end else begin
        beta_regs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        beta_regs_ce1 = 1'b1;
    end else begin
        beta_regs_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd1) & (or_cond_reg_3728 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        beta_regs_we1 = 1'b1;
    end else begin
        beta_regs_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd0) & (data_buffer_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        data_buffer_V_read = 1'b1;
    end else begin
        data_buffer_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_535_nbwritereq_fu_310_p3 == 1'd1) & (tmp_nbreadreq_fu_302_p3 == 1'd1) & (data_c_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        data_c_V_read = 1'b1;
    end else begin
        data_c_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_535_nbwritereq_fu_310_p3 == 1'd1) & (tmp_nbreadreq_fu_302_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (data_n_V_empty_n == 1'b1))) begin
        data_n_V_read = 1'b1;
    end else begin
        data_n_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_535_nbwritereq_fu_310_p3 == 1'd1) & (tmp_nbreadreq_fu_302_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (data_r_V_empty_n == 1'b1))) begin
        data_r_V_read = 1'b1;
    end else begin
        data_r_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((input_buffer_V_empty_n == 1'b1) & (((tmp_554_fu_3344_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((input_buffer_V_empty_n == 1'b1) & (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((exitcond_flatten_fu_3069_p2 == 1'd0) & (tmp_550_fu_3099_p2 == 1'd1) & (input_buffer_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))))))) begin
        input_buffer_V_read = 1'b1;
    end else begin
        input_buffer_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1318_reg_3965 == 1'd0) & (tmp_556_reg_4011_pp2_iter27_reg == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (output_buffer_0_V_full_n == 1'b1) & (ap_enable_reg_pp2_iter28 == 1'b1))) begin
        output_buffer_0_V_write = 1'b1;
    end else begin
        output_buffer_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_556_reg_4011_pp2_iter27_reg == 1'd1) & (tmp_1318_reg_3965 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (output_buffer_1_V_full_n == 1'b1) & (ap_enable_reg_pp2_iter28 == 1'b1))) begin
        output_buffer_1_V_write = 1'b1;
    end else begin
        output_buffer_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd0) & (result_buffer_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        result_buffer_V_write = 1'b1;
    end else begin
        result_buffer_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (result_c_V_full_n == 1'b1))) begin
        result_c_V_write = 1'b1;
    end else begin
        result_c_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (result_n_V_full_n == 1'b1))) begin
        result_n_V_write = 1'b1;
    end else begin
        result_n_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (result_r_V_full_n == 1'b1))) begin
        result_r_V_write = 1'b1;
    end else begin
        result_r_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd1) & (or_cond_reg_3728 == 1'd1) & (weight_buffer_0_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        weight_buffer_0_V_read = 1'b1;
    end else begin
        weight_buffer_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd1) & (or_cond_reg_3728 == 1'd1) & (weight_buffer_1_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        weight_buffer_1_V_read = 1'b1;
    end else begin
        weight_buffer_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd1) & (or_cond_reg_3728 == 1'd1) & (weight_buffer_2_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        weight_buffer_2_V_read = 1'b1;
    end else begin
        weight_buffer_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd1) & (or_cond_reg_3728 == 1'd1) & (weight_buffer_3_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        weight_buffer_3_V_read = 1'b1;
    end else begin
        weight_buffer_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd1) & (or_cond_reg_3728 == 1'd1) & (weight_buffer_4_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        weight_buffer_4_V_read = 1'b1;
    end else begin
        weight_buffer_4_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd1) & (or_cond_reg_3728 == 1'd1) & (weight_buffer_5_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        weight_buffer_5_V_read = 1'b1;
    end else begin
        weight_buffer_5_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd1) & (or_cond_reg_3728 == 1'd1) & (weight_buffer_6_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        weight_buffer_6_V_read = 1'b1;
    end else begin
        weight_buffer_6_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd1) & (or_cond_reg_3728 == 1'd1) & (weight_buffer_7_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        weight_buffer_7_V_read = 1'b1;
    end else begin
        weight_buffer_7_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_545_fu_3043_p2 == 1'd1) & (or_cond_reg_3728 == 1'd1) & (weight_buffer_8_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        weight_buffer_8_V_read = 1'b1;
    end else begin
        weight_buffer_8_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((tmp_535_nbwritereq_fu_310_p3 == 1'd0) | (tmp_nbreadreq_fu_302_p3 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((tmp_1317_fu_3064_p1 == 1'd0) & (tmp_545_fu_3043_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((tmp_545_fu_3043_p2 == 1'd0) & (tmp_1317_fu_3064_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((exitcond_flatten_fu_3069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((tmp_551_fu_3127_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((exitcond3_fu_3328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (tmp_554_fu_3344_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1)) & ~((ap_enable_reg_pp2_iter27 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter28 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter27 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter28 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (tmp_554_fu_3344_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((tmp_559_fu_3448_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state11_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp2_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp2_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp2_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp2_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp2_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp2_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp2_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign beta_regs_address1 = tmp_547_fu_3054_p1;

assign cLoops_fu_2851_p3 = ((tmp_536_fu_2845_p2[0:0] === 1'b1) ? 32'd16 : tmp_s_fu_2840_p2);

assign exitcond3_fu_3328_p2 = ((shift_cnt_c1_reg_1819 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_3069_p2 = ((indvar_flatten_reg_484 == 6'd36) ? 1'b1 : 1'b0);

assign exitcond_fu_3081_p2 = ((shift_cnt_c_reg_912 == 5'd18) ? 1'b1 : 1'b0);

assign grp_mac_3_9_1_fu_2801_input_regs_0_read = ((tmp_556_reg_4011[0:0] === 1'b1) ? ap_phi_mux_input_regs_1_6_phi_fu_2276_p4 : 16'd0);

assign grp_mac_3_9_1_fu_2801_input_regs_1_read = ((tmp_556_reg_4011[0:0] === 1'b1) ? input_regs_1_23_reg_2261 : 16'd0);

assign grp_mac_3_9_1_fu_2801_input_regs_2_read = ((tmp_556_reg_4011[0:0] === 1'b1) ? input_regs_2_20_reg_2249 : 16'd0);

assign grp_mac_3_9_1_fu_2801_input_regs_3_read = ((tmp_556_reg_4011[0:0] === 1'b1) ? input_regs_18_20_reg_2057 : 16'd0);

assign grp_mac_3_9_1_fu_2801_input_regs_4_read = ((tmp_556_reg_4011[0:0] === 1'b1) ? input_regs_19_20_reg_2045 : 16'd0);

assign grp_mac_3_9_1_fu_2801_input_regs_5_read = ((tmp_556_reg_4011[0:0] === 1'b1) ? input_regs_20_20_reg_2033 : 16'd0);

assign grp_mac_3_9_1_fu_2801_input_regs_6_read = ((tmp_556_reg_4011[0:0] === 1'b1) ? input_regs_36_20_reg_1841 : 16'd0);

assign grp_mac_3_9_1_fu_2801_input_regs_7_read = ((tmp_556_reg_4011[0:0] === 1'b1) ? input_regs_37_20_reg_1830 : 16'd0);

assign grp_mac_3_9_1_fu_2801_input_regs_8_read = ((tmp_556_reg_4011[0:0] === 1'b1) ? tmp_1324_reg_4005 : 16'd0);

assign indvar_flatten_next_fu_3075_p2 = (indvar_flatten_reg_484 + 6'd1);

assign nLoops_fu_2889_p3 = ((tmp_540_fu_2883_p2[0:0] === 1'b1) ? 32'd2 : tmp_539_fu_2878_p2);

assign or_cond_fu_2907_p2 = (tmp_542_fu_2902_p2 & tmp_541_fu_2897_p2);

assign output_buffer_0_V_din = tmp_1321_fu_3435_p3;

assign output_buffer_1_V_din = tmp_1321_fu_3435_p3;

assign rLoops_fu_2870_p3 = ((tmp_538_fu_2864_p2[0:0] === 1'b1) ? 32'd16 : tmp_537_fu_2859_p2);

assign result_buffer_V_din = data_buffer_V_dout;

assign result_c_V_din = tmp_1314_reg_3693;

assign result_n_V_din = tmp_1316_reg_3707;

assign result_r_V_din = tmp_1315_reg_3700;

assign shift_cnt_c3_cast_fu_3444_p1 = shift_cnt_c3_reg_2790;

assign shift_cnt_c_1_fu_3334_p2 = (shift_cnt_c1_reg_1819 + 2'd1);

assign shift_cnt_c_9_fu_3104_p2 = (shift_cnt_c_mid2_fu_3087_p3 + 5'd1);

assign shift_cnt_c_cast_fu_3095_p1 = shift_cnt_c_mid2_fu_3087_p3;

assign shift_cnt_c_mid2_fu_3087_p3 = ((exitcond_fu_3081_p2[0:0] === 1'b1) ? 5'd0 : shift_cnt_c_reg_912);

assign shift_cnt_c_s_fu_3453_p2 = (shift_cnt_c3_reg_2790 + 31'd1);

assign tc_6_fu_3349_p2 = (tc_reg_2285 + 5'd1);

assign tc_cast_fu_3340_p1 = tc_reg_2285;

assign tmp_1317_fu_3064_p1 = data_buffer_V_dout;

assign tmp_1318_fu_3115_p1 = tn_reg_472[0:0];

assign tmp_1319_fu_3119_p1 = tr_reg_1353[0:0];

assign tmp_1320_fu_3355_p1 = tc_reg_2285[0:0];

assign tmp_1321_fu_3435_p3 = ((grp_fu_2818_p2[0:0] === 1'b1) ? 16'd0 : acc_dat_reg_4079_pp2_iter27_reg);

assign tmp_535_nbwritereq_fu_310_p3 = result_buffer_V_full_n;

assign tmp_536_fu_2845_p2 = (($signed(tmp_s_fu_2840_p2) > $signed(32'd16)) ? 1'b1 : 1'b0);

assign tmp_537_fu_2859_p2 = (32'd32 - tmp_1315_reg_3700);

assign tmp_538_fu_2864_p2 = (($signed(tmp_537_fu_2859_p2) > $signed(32'd16)) ? 1'b1 : 1'b0);

assign tmp_539_fu_2878_p2 = (32'd256 - tmp_1316_reg_3707);

assign tmp_540_fu_2883_p2 = (($signed(tmp_539_fu_2878_p2) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign tmp_541_fu_2897_p2 = (($signed(tmp_1315_reg_3700) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign tmp_542_fu_2902_p2 = (($signed(tmp_1314_reg_3693) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign tmp_543_fu_2913_p2 = (cLoops_fu_2851_p3 + 32'd2);

assign tmp_544_fu_2919_p2 = (32'd16 - cLoops_fu_2851_p3);

assign tmp_545_fu_3043_p2 = (($signed(tn_cast_fu_3039_p1) < $signed(nLoops_reg_3723)) ? 1'b1 : 1'b0);

assign tmp_547_fu_3054_p1 = tn_reg_472;

assign tmp_548_fu_3110_p1 = tn_reg_472;

assign tmp_550_fu_3099_p2 = (($signed(shift_cnt_c_cast_fu_3095_p1) < $signed(tmp_543_reg_3732)) ? 1'b1 : 1'b0);

assign tmp_551_fu_3127_p2 = (($signed(tr_cast_fu_3123_p1) < $signed(rLoops_reg_3718)) ? 1'b1 : 1'b0);

assign tmp_554_fu_3344_p2 = (($signed(tc_cast_fu_3340_p1) < $signed(cLoops_reg_3713)) ? 1'b1 : 1'b0);

assign tmp_556_fu_3359_p2 = (tmp_1320_fu_3355_p1 & tmp_1319_reg_3969);

assign tmp_559_fu_3448_p2 = (($signed(shift_cnt_c3_cast_fu_3444_p1) < $signed(tmp_544_reg_3737)) ? 1'b1 : 1'b0);

assign tmp_nbreadreq_fu_302_p3 = data_buffer_V_empty_n;

assign tmp_s_fu_2840_p2 = (32'd32 - tmp_1314_reg_3693);

assign tn_26_fu_3048_p2 = (tn_reg_472 + 2'd1);

assign tn_cast_fu_3039_p1 = tn_reg_472;

assign tr_14_fu_3132_p2 = (5'd1 + tr_reg_1353);

assign tr_cast_fu_3123_p1 = tr_reg_1353;

endmodule //compute_pro_11
