##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (CLK:R vs. CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_theACLK                  | N/A                   | Target: 1.20 MHz   | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 1.20 MHz   | 
Clock: CLK                          | Frequency: 60.71 MHz  | Target: 0.05 MHz   | 
Clock: Clock_1                      | Frequency: 64.66 MHz  | Target: 2.40 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 60.03 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock                | Frequency: 54.57 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK            CLK            2e+007           19983529    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1        Clock_1        416667           401202      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  41666.7          25007       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.08333e+006     1065008     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase             
-------------------  ------------  ---------------------------  
MotorD(0)_PAD        24080         CLK:R                        
MotorI(0)_PAD        24887         CLK:R                        
PWMdir_D(0)_PAD      22467         Clock_1:R                    
PWMdir_I(0)_PAD      22841         Clock_1:R                    
PWMdoor(0)_PAD       24655         Clock_1:R                    
Pin_Ascensor(0)_PAD  24024         Clock_1:R                    
SCL(0)_PAD:out       21217         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out       20640         CyBUS_CLK(fixed-function):R  
Tx_1(0)_PAD          30268         UART_IntClock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLK
*********************************
Clock: CLK
Frequency: 60.71 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motores:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Motores:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19983529p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                               -500
------------------------------------   -------- 
End-of-path required time (ps)         19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15971
-------------------------------------   ----- 
End-of-path arrival time (ps)           15971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:runmode_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:runmode_enable\/q         macrocell10    1250   1250  19983529  RISE       1
\PWM_Motores:PWMUDB:status_2\/main_0          macrocell1     9056  10306  19983529  RISE       1
\PWM_Motores:PWMUDB:status_2\/q               macrocell1     3350  13656  19983529  RISE       1
\PWM_Motores:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2315  15971  19983529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 64.66 MHz | Target: 2.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Door:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Door:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Door:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 401202p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 412437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11234
-------------------------------------   ----- 
End-of-path arrival time (ps)           11234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2604   6104  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11234  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11234  401202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.03 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25007p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13190
-------------------------------------   ----- 
End-of-path arrival time (ps)           13190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2685   2685  25007  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      4926   7611  25007  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  10961  25007  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2229  13190  25007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 54.57 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065008p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12965
-------------------------------------   ----- 
End-of-path arrival time (ps)           12965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell23   1250   1250  1065008  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell6    6048   7298  1065008  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350  10648  1065008  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2318  12965  1065008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25007p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13190
-------------------------------------   ----- 
End-of-path arrival time (ps)           13190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2685   2685  25007  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      4926   7611  25007  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  10961  25007  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2229  13190  25007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Door:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Door:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Door:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 401202p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 412437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11234
-------------------------------------   ----- 
End-of-path arrival time (ps)           11234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2604   6104  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11234  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11234  401202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell8       0      0  RISE       1


5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065008p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12965
-------------------------------------   ----- 
End-of-path arrival time (ps)           12965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell23   1250   1250  1065008  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell6    6048   7298  1065008  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350  10648  1065008  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2318  12965  1065008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.4::Critical Path Report for (CLK:R vs. CLK:R)
***********************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motores:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Motores:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19983529p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                               -500
------------------------------------   -------- 
End-of-path required time (ps)         19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15971
-------------------------------------   ----- 
End-of-path arrival time (ps)           15971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:runmode_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:runmode_enable\/q         macrocell10    1250   1250  19983529  RISE       1
\PWM_Motores:PWMUDB:status_2\/main_0          macrocell1     9056  10306  19983529  RISE       1
\PWM_Motores:PWMUDB:status_2\/q               macrocell1     3350  13656  19983529  RISE       1
\PWM_Motores:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2315  15971  19983529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25007p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13190
-------------------------------------   ----- 
End-of-path arrival time (ps)           13190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2685   2685  25007  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      4926   7611  25007  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  10961  25007  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2229  13190  25007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 28775p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2685   2685  25007  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell23   6697   9382  28775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 29683p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8474
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2685   2685  25007  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell30   5789   8474  29683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29786p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8371
-------------------------------------   ---- 
End-of-path arrival time (ps)           8371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2685   2685  25007  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell26   5686   8371  29786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 30546p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2685   2685  25007  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell29   4926   7611  30546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30546p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2685   2685  25007  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell31   4926   7611  30546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30546p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7611
-------------------------------------   ---- 
End-of-path arrival time (ps)           7611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell4       2685   2685  25007  RISE       1
\UART:BUART:rx_last\/main_0  macrocell32   4926   7611  30546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Door:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Door:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Door:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 401202p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 412437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11234
-------------------------------------   ----- 
End-of-path arrival time (ps)           11234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2604   6104  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11234  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11234  401202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell8       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Dir:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Dir:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Dir:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 401211p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 412437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11226
-------------------------------------   ----- 
End-of-path arrival time (ps)           11226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  401211  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  401211  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  401211  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2596   6096  401211  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11226  401211  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11226  401211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Door:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Door:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Door:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 404502p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 410607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   2605   6105  404502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Door:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Door:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Door:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 404502p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 410607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  401202  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2604   6104  404502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Dir:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Dir:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Dir:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 404511p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 410607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  401211  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  401211  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  401211  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2596   6096  404511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Dir:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Dir:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Dir:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 404511p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 410607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  401211  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  401211  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  401211  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2595   6095  404511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell6       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Door:PWMUDB:runmode_enable\/q
Path End       : \PWM_Door:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Door:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 404536p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 410607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:runmode_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Door:PWMUDB:runmode_enable\/q         macrocell36     1250   1250  401948  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   4820   6070  404536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Door:PWMUDB:runmode_enable\/q
Path End       : \PWM_Door:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Door:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 405248p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 410607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:runmode_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Door:PWMUDB:runmode_enable\/q         macrocell36     1250   1250  401948  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   4109   5359  405248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Dir:PWMUDB:runmode_enable\/q
Path End       : \PWM_Dir:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Dir:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 406291p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 410607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:runmode_enable\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Dir:PWMUDB:runmode_enable\/q         macrocell33     1250   1250  403096  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3066   4316  406291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Dir:PWMUDB:runmode_enable\/q
Path End       : \PWM_Dir:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Dir:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 406396p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 410607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:runmode_enable\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Dir:PWMUDB:runmode_enable\/q         macrocell33     1250   1250  403096  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   2960   4210  406396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Door:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2205/main_1
Capture Clock  : Net_2205/clock_0
Path slack     : 406981p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6176
-------------------------------------   ---- 
End-of-path arrival time (ps)           6176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell7   1600   1600  406981  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell8      0   1600  406981  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell8   2270   3870  406981  RISE       1
Net_2205/main_1                           macrocell38     2306   6176  406981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2205/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Dir:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2045/main_1
Capture Clock  : Net_2045/clock_0
Path slack     : 406985p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6172
-------------------------------------   ---- 
End-of-path arrival time (ps)           6172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell5   1600   1600  406985  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell6      0   1600  406985  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell6   2270   3870  406985  RISE       1
Net_2045/main_1                          macrocell35     2302   6172  406985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2045/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Door:PWMUDB:runmode_enable\/q
Path End       : Net_2126/main_0
Capture Clock  : Net_2126/clock_0
Path slack     : 407068p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:runmode_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Door:PWMUDB:runmode_enable\/q  macrocell36   1250   1250  401948  RISE       1
Net_2126/main_0                     macrocell37   4839   6089  407068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2126/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Door:PWMUDB:runmode_enable\/q
Path End       : Net_2205/main_0
Capture Clock  : Net_2205/clock_0
Path slack     : 407068p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:runmode_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Door:PWMUDB:runmode_enable\/q  macrocell36   1250   1250  401948  RISE       1
Net_2205/main_0                     macrocell38   4839   6089  407068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2205/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Door:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2126/main_1
Capture Clock  : Net_2126/clock_0
Path slack     : 407099p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Door:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  407099  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  407099  RISE       1
\PWM_Door:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  407099  RISE       1
Net_2126/main_1                           macrocell37     2307   6057  407099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2126/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Dir:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2044/main_1
Capture Clock  : Net_2044/clock_0
Path slack     : 407101p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Dir:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  407101  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  407101  RISE       1
\PWM_Dir:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  407101  RISE       1
Net_2044/main_1                          macrocell34     2305   6055  407101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2044/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Dir:PWMUDB:runmode_enable\/q
Path End       : Net_2044/main_0
Capture Clock  : Net_2044/clock_0
Path slack     : 408849p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:runmode_enable\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Dir:PWMUDB:runmode_enable\/q  macrocell33   1250   1250  403096  RISE       1
Net_2044/main_0                    macrocell34   3058   4308  408849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2044/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Dir:PWMUDB:runmode_enable\/q
Path End       : Net_2045/main_0
Capture Clock  : Net_2045/clock_0
Path slack     : 408849p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:runmode_enable\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Dir:PWMUDB:runmode_enable\/q  macrocell33   1250   1250  403096  RISE       1
Net_2045/main_0                    macrocell35   3058   4308  408849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2045/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Dir:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Dir:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Dir:PWMUDB:runmode_enable\/clock_0
Path slack     : 409621p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:genblk1:ctrlreg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Dir:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  409621  RISE       1
\PWM_Dir:PWMUDB:runmode_enable\/main_0      macrocell33    2326   3536  409621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Dir:PWMUDB:runmode_enable\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Door:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Door:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Door:PWMUDB:runmode_enable\/clock_0
Path slack     : 409634p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   416667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 413157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3523
-------------------------------------   ---- 
End-of-path arrival time (ps)           3523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:genblk1:ctrlreg\/clock                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Door:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  409634  RISE       1
\PWM_Door:PWMUDB:runmode_enable\/main_0      macrocell36    2313   3523  409634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Door:PWMUDB:runmode_enable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065008p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12965
-------------------------------------   ----- 
End-of-path arrival time (ps)           12965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell23   1250   1250  1065008  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell6    6048   7298  1065008  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350  10648  1065008  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2318  12965  1065008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065408p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11735
-------------------------------------   ----- 
End-of-path arrival time (ps)           11735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell19     1250   1250  1065408  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      4822   6072  1065408  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350   9422  1065408  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2313  11735  1065408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1068422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14411
-------------------------------------   ----- 
End-of-path arrival time (ps)           14411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1068422  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell4      4605   8185  1068422  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell4      3350  11535  1068422  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell2    2876  14411  1068422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068438p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8885
-------------------------------------   ---- 
End-of-path arrival time (ps)           8885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell23     1250   1250  1065008  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   7635   8885  1068438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069157p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8166
-------------------------------------   ---- 
End-of-path arrival time (ps)           8166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  1065414  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   6916   8166  1069157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070494p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell18     1250   1250  1066161  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   5579   6829  1070494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1070930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8894
-------------------------------------   ---- 
End-of-path arrival time (ps)           8894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell23   1250   1250  1065008  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell31   7644   8894  1070930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071151p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071151  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell23   7422   8672  1071151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071340p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1067772  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   5794   5984  1071340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1071411p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11422
-------------------------------------   ----- 
End-of-path arrival time (ps)           11422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1071411  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell8      2241   5821  1071411  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell8      3350   9171  1071411  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell3    2251  11422  1071411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071508p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1065414  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell31   7065   8315  1071508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071606p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8218
-------------------------------------   ---- 
End-of-path arrival time (ps)           8218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell23   1250   1250  1065008  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell28   6968   8218  1071606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7946
-------------------------------------   ---- 
End-of-path arrival time (ps)           7946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell26   1250   1250  1067468  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell28   6696   7946  1071877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7858
-------------------------------------   ---- 
End-of-path arrival time (ps)           7858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell23   1250   1250  1065008  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell24   6608   7858  1071965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1071965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7858
-------------------------------------   ---- 
End-of-path arrival time (ps)           7858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1065008  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell26   6608   7858  1071965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1065008  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell23   6412   7662  1072161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell25   1250   1250  1066047  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell31   6295   7545  1072279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7544
-------------------------------------   ---- 
End-of-path arrival time (ps)           7544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell19   1250   1250  1065408  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell18   6294   7544  1072279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072338p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1068037  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell23   6236   7486  1072338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072367p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1065414  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell24   6206   7456  1072367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072367p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1065414  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell26   6206   7456  1072367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072436p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1067468  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell23   6137   7387  1072436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072533p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  1072533  RISE       1
\UART:BUART:txn\/main_3                macrocell17     2920   7290  1072533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1072679p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7144
-------------------------------------   ---- 
End-of-path arrival time (ps)           7144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071151  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell25   5894   7144  1072679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072760p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7063
-------------------------------------   ---- 
End-of-path arrival time (ps)           7063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell20   1250   1250  1065886  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell18   5813   7063  1072760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072768p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell18   1250   1250  1066161  RISE       1
\UART:BUART:txn\/main_1    macrocell17   5806   7056  1072768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1072768p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell18   1250   1250  1066161  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell21   5806   7056  1072768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell19     1250   1250  1065408  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3268   4518  1072805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1072839p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6984
-------------------------------------   ---- 
End-of-path arrival time (ps)           6984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1067468  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell25   5734   6984  1072839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1072905p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6918
-------------------------------------   ---- 
End-of-path arrival time (ps)           6918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell19   1250   1250  1065408  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell21   5668   6918  1072905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072983  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell23   4901   6841  1072983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6824
-------------------------------------   ---- 
End-of-path arrival time (ps)           6824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072999  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell23   4884   6824  1072999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6810
-------------------------------------   ---- 
End-of-path arrival time (ps)           6810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell18   1250   1250  1066161  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell20   5560   6810  1073013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073078p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  1071151  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   2996   4246  1073078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1073239p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073239  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell29   4644   6584  1073239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073290p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1067772  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell19     6343   6533  1073290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073396p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell20   1250   1250  1065886  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell21   5177   6427  1073396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073464p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell19   1250   1250  1065408  RISE       1
\UART:BUART:txn\/main_2    macrocell17   5109   6359  1073464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073541p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072983  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell25   4342   6282  1073541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  1073542  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell18   5031   6281  1073542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073552p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072999  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell25   4331   6271  1073552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073559p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1065008  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell25   5015   6265  1073559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1073576p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1068037  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell29   4997   6247  1073576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073576p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1068037  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell31   4997   6247  1073576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073785p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073239  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell27   4098   6038  1073785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073850p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell18   1250   1250  1066161  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell19   4723   5973  1073850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073867p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell25   1250   1250  1066047  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell24   4706   5956  1073867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073867p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1066047  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell26   4706   5956  1073867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073910p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell19   1250   1250  1065408  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell19   4663   5913  1073910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073950p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1068422  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell19     2293   5873  1073950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell20   1250   1250  1065886  RISE       1
\UART:BUART:txn\/main_4    macrocell17   4616   5866  1073957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074361  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell27   3522   5462  1074361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074410p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell26   1250   1250  1067468  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell24   4163   5413  1074410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074410p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1067468  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell26   4163   5413  1074410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1074455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1068037  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell30   4118   5368  1074455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074467p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell19   1250   1250  1065408  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell20   4106   5356  1074467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074512p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell26   1250   1250  1067468  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell31   4061   5311  1074512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074513p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074361  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell29   3371   5311  1074513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074525p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074525  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell25   3358   5298  1074525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074525  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell23   3341   5281  1074542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074606p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1067772  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell21     5028   5218  1074606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074697p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell29   1250   1250  1070808  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell23   3877   5127  1074697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  1071151  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell24   3779   5029  1074794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071151  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell26   3779   5029  1074794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074984p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074984  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell27   2899   4839  1074984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  1073542  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell20   3397   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075189p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  1073542  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell19   3384   4634  1075189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075241p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072999  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell24   2643   4583  1075241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075241p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072999  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell26   2643   4583  1075241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072983  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell24   2642   4582  1075242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072983  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell26   2642   4582  1075242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075250p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074361  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell30   2633   4573  1075250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075296p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell25   1250   1250  1066047  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell28   3278   4528  1075296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075304p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1066047  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell23   3269   4519  1075304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1066047  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell25   3240   4490  1075334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075466p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1065414  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell23   3107   4357  1075466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  1065414  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell28   3104   4354  1075469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075529p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4294
-------------------------------------   ---- 
End-of-path arrival time (ps)           4294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1067772  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell20     4104   4294  1075529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075565p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074525  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell24   2318   4258  1075565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075565p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074525  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell26   2318   4258  1075565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073239  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell30   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071151  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell31   2962   4212  1075611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1065414  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell25   2944   4194  1075630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1075665  RISE       1
\UART:BUART:txn\/main_5                      macrocell17     3968   4158  1075665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075710p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell32   1250   1250  1075710  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell26   2863   4113  1075710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell18   1250   1250  1066161  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell18   2832   4082  1075741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075761p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1067772  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell18     3873   4063  1075761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell20   1250   1250  1065886  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell20   2786   4036  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell20   1250   1250  1065886  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell19   2777   4027  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell17   1250   1250  1075805  RISE       1
\UART:BUART:txn\/main_0  macrocell17   2768   4018  1075805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell24     1250   1250  1072917  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   3050   4300  1075903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076273p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell21   1250   1250  1073542  RISE       1
\UART:BUART:txn\/main_6   macrocell17   2300   3550  1076273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell17         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076347p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell29   1250   1250  1070808  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell29   2227   3477  1076347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1076347p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell29   1250   1250  1070808  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell31   2227   3477  1076347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076406p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3417
-------------------------------------   ---- 
End-of-path arrival time (ps)           3417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1075665  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell18     3227   3417  1076406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3411
-------------------------------------   ---- 
End-of-path arrival time (ps)           3411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1075665  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell20     3221   3411  1076412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1079337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell31    1250   1250  1079337  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell3   2247   3497  1079337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motores:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Motores:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19983529p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                               -500
------------------------------------   -------- 
End-of-path required time (ps)         19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15971
-------------------------------------   ----- 
End-of-path arrival time (ps)           15971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:runmode_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:runmode_enable\/q         macrocell10    1250   1250  19983529  RISE       1
\PWM_Motores:PWMUDB:status_2\/main_0          macrocell1     9056  10306  19983529  RISE       1
\PWM_Motores:PWMUDB:status_2\/q               macrocell1     3350  13656  19983529  RISE       1
\PWM_Motores:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2315  15971  19983529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motores:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Motores:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19985241p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                              -6060
------------------------------------   -------- 
End-of-path required time (ps)         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8699
-------------------------------------   ---- 
End-of-path arrival time (ps)           8699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:runmode_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  19983529  RISE       1
\PWM_Motores:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   7449   8699  19985241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:runmode_enable\/q
Path End       : Net_1587/main_0
Capture Clock  : Net_1587/clock_0
Path slack     : 19986195p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         19996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10295
-------------------------------------   ----- 
End-of-path arrival time (ps)           10295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:runmode_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:runmode_enable\/q  macrocell10   1250   1250  19983529  RISE       1
Net_1587/main_0                        macrocell16   9045  10295  19986195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1587/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Motores:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Motores:PWMUDB:status_0\/clock_0
Path slack     : 19986919p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9571
-------------------------------------   ---- 
End-of-path arrival time (ps)           9571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  19986919  RISE       1
\PWM_Motores:PWMUDB:status_0\/main_1        macrocell13     7061   9571  19986919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:status_0\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Motores:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Motores:PWMUDB:prevCompare1\/clock_0
Path slack     : 19986926p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9564
-------------------------------------   ---- 
End-of-path arrival time (ps)           9564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  19986919  RISE       1
\PWM_Motores:PWMUDB:prevCompare1\/main_0    macrocell11     7054   9564  19986926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:prevCompare1\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Motores:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Motores:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19987833p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                              -6060
------------------------------------   -------- 
End-of-path required time (ps)         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  19984934  RISE       1
\PWM_Motores:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   3817   6107  19987833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1565/main_1
Capture Clock  : Net_1565/clock_0
Path slack     : 19989212p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  19986919  RISE       1
Net_1565/main_1                             macrocell15     4768   7278  19989212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1565/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:runmode_enable\/q
Path End       : Net_1565/main_0
Capture Clock  : Net_1565/clock_0
Path slack     : 19991514p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:runmode_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:runmode_enable\/q  macrocell10   1250   1250  19983529  RISE       1
Net_1565/main_0                        macrocell15   3726   4976  19991514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1565/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Motores:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Motores:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992940p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:genblk1:ctrlreg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  19992940  RISE       1
\PWM_Motores:PWMUDB:runmode_enable\/main_0      macrocell10    2340   3550  19992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:runmode_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:prevCompare2\/q
Path End       : \PWM_Motores:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Motores:PWMUDB:status_1\/clock_0
Path slack     : 19992944p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:prevCompare2\/clock_0                  macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:prevCompare2\/q   macrocell12   1250   1250  19992944  RISE       1
\PWM_Motores:PWMUDB:status_1\/main_0  macrocell14   2296   3546  19992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:status_1\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:prevCompare1\/q
Path End       : \PWM_Motores:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Motores:PWMUDB:status_0\/clock_0
Path slack     : 19992951p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                              -3510
------------------------------------   -------- 
End-of-path required time (ps)         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:prevCompare1\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:prevCompare1\/q   macrocell11   1250   1250  19992951  RISE       1
\PWM_Motores:PWMUDB:status_0\/main_0  macrocell13   2289   3539  19992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:status_0\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:status_1\/q
Path End       : \PWM_Motores:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Motores:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995940p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                               -500
------------------------------------   -------- 
End-of-path required time (ps)         19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:status_1\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:status_1\/q               macrocell14    1250   1250  19995940  RISE       1
\PWM_Motores:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2310   3560  19995940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motores:PWMUDB:status_0\/q
Path End       : \PWM_Motores:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Motores:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995954p

Capture Clock Arrival Time                    0
+ Clock path delay                            0
+ Cycle adjust (CLK:R#1 vs. CLK:R#2)   20000000
- Setup time                               -500
------------------------------------   -------- 
End-of-path required time (ps)         19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:status_0\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Motores:PWMUDB:status_0\/q               macrocell13    1250   1250  19995954  RISE       1
\PWM_Motores:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2296   3546  19995954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Motores:PWMUDB:genblk8:stsreg\/clock                  statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

