#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561715116150 .scope module, "bus_synchronizer_tb" "bus_synchronizer_tb" 2 4;
 .timescale -9 -9;
P_0x561715101cd0 .param/l "BUS_WIDTH" 0 2 7, +C4<00000000000000000000000000000100>;
P_0x561715101d10 .param/l "DESTINATION_CLK_PERIOD" 1 2 18, +C4<00000000000000000000000000001100>;
P_0x561715101d50 .param/l "SOURCE_CLK_PERIOD" 1 2 17, +C4<00000000000000000000000000011110>;
P_0x561715101d90 .param/l "STAGE_COUNT" 0 2 6, +C4<00000000000000000000000000000010>;
v0x561715135180_0 .var "asynchronous_data_tb", 3 0;
v0x561715135270_0 .var "clk_tb", 0 0;
v0x561715135330 .array "gray_codes", 15 0, 3 0;
v0x5617151353d0_0 .var/i "i", 31 0;
v0x561715135490_0 .var/i "j", 31 0;
v0x5617151355c0_0 .var "reset_tb", 0 0;
v0x561715135660_0 .net "synchronous_data_tb", 3 0, L_0x561715113240;  1 drivers
E_0x561715113680 .event edge, v0x561715134c30_0;
S_0x5617150dc1a0 .scope module, "U_bus_synchronizer" "bus_synchronizer" 2 97, 3 3 0, S_0x561715116150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "asynchronous_data"
    .port_info 3 /OUTPUT 4 "synchronous_data"
P_0x5617151083d0 .param/l "BUS_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x561715108410 .param/l "STAGE_COUNT" 0 3 4, +C4<00000000000000000000000000000010>;
L_0x561715113240 .functor BUFZ 4, v0x5617151345a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x561715134880_0 .net "asynchronous_data", 3 0, v0x561715135180_0;  1 drivers
v0x561715134960_0 .net "clk", 0 0, v0x561715135270_0;  1 drivers
v0x561715134a50 .array "output_ports", 1 0;
v0x561715134a50_0 .net v0x561715134a50 0, 3 0, v0x561715102700_0; 1 drivers
v0x561715134a50_1 .net v0x561715134a50 1, 3 0, v0x5617151345a0_0; 1 drivers
v0x561715134b40_0 .net "reset", 0 0, v0x5617151355c0_0;  1 drivers
v0x561715134c30_0 .net "synchronous_data", 3 0, L_0x561715113240;  alias, 1 drivers
S_0x5617150dc410 .scope module, "U0_register" "register" 3 21, 4 1 0, S_0x5617150dc1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_0x561715116660 .param/l "BUS_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x561715102600_0 .net "D", 3 0, v0x561715135180_0;  alias, 1 drivers
v0x561715102700_0 .var "Q", 3 0;
v0x561715104740_0 .net "clk", 0 0, v0x561715135270_0;  alias, 1 drivers
v0x561715133db0_0 .net "reset", 0 0, v0x5617151355c0_0;  alias, 1 drivers
E_0x561715114010/0 .event negedge, v0x561715133db0_0;
E_0x561715114010/1 .event posedge, v0x561715104740_0;
E_0x561715114010 .event/or E_0x561715114010/0, E_0x561715114010/1;
S_0x561715133f20 .scope generate, "register_instance[1]" "register_instance[1]" 3 31, 3 31 0, S_0x5617150dc1a0;
 .timescale 0 0;
P_0x561715134130 .param/l "i" 0 3 31, +C4<01>;
S_0x5617151341f0 .scope module, "U_register" "register" 3 35, 4 1 0, S_0x561715133f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_0x5617151343c0 .param/l "BUS_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x561715134490_0 .net "D", 3 0, v0x561715102700_0;  alias, 1 drivers
v0x5617151345a0_0 .var "Q", 3 0;
v0x561715134660_0 .net "clk", 0 0, v0x561715135270_0;  alias, 1 drivers
v0x561715134760_0 .net "reset", 0 0, v0x5617151355c0_0;  alias, 1 drivers
S_0x561715134dc0 .scope task, "initialize" "initialize" 2 70, 2 70 0, S_0x561715116150;
 .timescale -9 -9;
TD_bus_synchronizer_tb.initialize ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561715135270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617151355c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561715135180_0, 0, 4;
    %end;
S_0x561715134fb0 .scope task, "reset" "reset" 2 79, 2 79 0, S_0x561715116150;
 .timescale -9 -9;
TD_bus_synchronizer_tb.reset ;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617151355c0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617151355c0_0, 0, 1;
    %end;
    .scope S_0x5617151341f0;
T_2 ;
    %wait E_0x561715114010;
    %load/vec4 v0x561715134760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5617151345a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561715134490_0;
    %assign/vec4 v0x5617151345a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5617150dc410;
T_3 ;
    %wait E_0x561715114010;
    %load/vec4 v0x561715133db0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561715102700_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561715102600_0;
    %assign/vec4 v0x561715102700_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561715116150;
T_4 ;
    %vpi_call 2 43 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000010, " ns", 32'sb00000000000000000000000000010100 {0 0 0};
    %vpi_call 2 44 "$readmemb", "/home/naveensodad/MAJOR_PROJECT/functional_verification/bus_synchronizer/gray_codes.txt", v0x561715135330 {0 0 0};
    %vpi_call 2 45 "$monitor", "time = %0t, synchronous_data = %b", $time, v0x561715135660_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561715135490_0, 0, 32;
    %vpi_call 2 47 "$dumpfile", "/home/naveensodad/MAJOR_PROJECT/vcdfiles/bus_synchronizer_dump.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561715116150 {0 0 0};
    %fork TD_bus_synchronizer_tb.initialize, S_0x561715134dc0;
    %join;
    %fork TD_bus_synchronizer_tb.reset, S_0x561715134fb0;
    %join;
    %delay 18, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5617151353d0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5617151353d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 4, v0x5617151353d0_0;
    %load/vec4a v0x561715135330, 4;
    %assign/vec4 v0x561715135180_0, 0;
    %delay 30, 0;
    %load/vec4 v0x5617151353d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5617151353d0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x561715116150;
T_5 ;
    %wait E_0x561715113680;
    %load/vec4 v0x561715135490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561715135490_0, 0, 32;
    %load/vec4 v0x561715135490_0;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %delay 24, 0;
    %vpi_call 2 65 "$stop" {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561715116150;
T_6 ;
    %delay 6, 0;
    %load/vec4 v0x561715135270_0;
    %inv;
    %store/vec4 v0x561715135270_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "/home/naveensodad/MAJOR_PROJECT/functional_verification/bus_synchronizer/bus_synchronizer_tb.v";
    "/home/naveensodad/MAJOR_PROJECT/RTL/bus_synchronizer/bus_synchronizer.v";
    "/home/naveensodad/MAJOR_PROJECT/RTL/bus_synchronizer/register.v";
