Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 09:06:31 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.647       -8.423                     30                 1089        0.087        0.000                      0                 1089        3.750        0.000                       0                   426  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.647       -8.423                     30                 1085        0.087        0.000                      0                 1085        3.750        0.000                       0                   426  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    3.624        0.000                      0                    4        0.963        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           30  Failing Endpoints,  Worst Slack       -0.647ns,  Total Violation       -8.423ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.647ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.620ns  (logic 2.682ns (25.255%)  route 7.938ns (74.745%))
  Logic Levels:           12  (CARRY4=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y70         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDSE (Prop_fdse_C_Q)         0.518     5.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=251, routed)         1.038     6.682    sm/D_states_q[5]
    SLICE_X47Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  sm/ram_reg_i_266/O
                         net (fo=1, routed)           0.636     7.442    sm/ram_reg_i_266_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.566 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           0.852     8.418    sm/ram_reg_i_173_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.542 r  sm/ram_reg_i_70/O
                         net (fo=25, routed)          0.901     9.443    sm/M_sm_ra1[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.567 f  sm/ram_reg_i_37/O
                         net (fo=14, routed)          0.899    10.466    sm/M_alum_a[3]
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.124    10.590 r  sm/ram_reg_i_324/O
                         net (fo=2, routed)           0.512    11.102    sm/ram_reg_i_324_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.609 r  sm/ram_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    11.609    sm/ram_reg_i_286_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.837 r  sm/ram_reg_i_231/CO[2]
                         net (fo=1, routed)           0.741    12.578    sm/alum/data6
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.313    12.891 r  sm/ram_reg_i_123/O
                         net (fo=5, routed)           0.337    13.227    sm/ram_reg_i_123_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.351 r  sm/ram_reg_i_42/O
                         net (fo=18, routed)          0.642    13.993    sm/M_alum_out[0]
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    14.117 f  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.420    14.536    sm/D_states_q[1]_i_13_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.124    14.660 r  sm/D_states_q[1]_i_5/O
                         net (fo=4, routed)           0.961    15.622    sm/D_states_q[1]_i_5_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.746 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000    15.746    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X44Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X44Y70         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.272    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X44Y70         FDSE (Setup_fdse_C_D)        0.031    15.099    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -15.746    
  -------------------------------------------------------------------
                         slack                                 -0.647    

Slack (VIOLATED) :        -0.490ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.350ns  (logic 2.558ns (24.714%)  route 7.792ns (75.285%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y70         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDSE (Prop_fdse_C_Q)         0.518     5.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=251, routed)         1.038     6.682    sm/D_states_q[5]
    SLICE_X47Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  sm/ram_reg_i_266/O
                         net (fo=1, routed)           0.636     7.442    sm/ram_reg_i_266_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.566 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           0.852     8.418    sm/ram_reg_i_173_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.542 r  sm/ram_reg_i_70/O
                         net (fo=25, routed)          0.901     9.443    sm/M_sm_ra1[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.567 f  sm/ram_reg_i_37/O
                         net (fo=14, routed)          0.899    10.466    sm/M_alum_a[3]
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.124    10.590 r  sm/ram_reg_i_324/O
                         net (fo=2, routed)           0.512    11.102    sm/ram_reg_i_324_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.609 r  sm/ram_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    11.609    sm/ram_reg_i_286_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.837 r  sm/ram_reg_i_231/CO[2]
                         net (fo=1, routed)           0.741    12.578    sm/alum/data6
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.313    12.891 r  sm/ram_reg_i_123/O
                         net (fo=5, routed)           0.337    13.227    sm/ram_reg_i_123_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.351 r  sm/ram_reg_i_42/O
                         net (fo=18, routed)          0.566    13.917    sm/M_alum_out[0]
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.124    14.041 f  sm/D_states_q[7]_i_11/O
                         net (fo=6, routed)           0.727    14.769    sm/D_states_q[7]_i_11_n_0
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.893 r  sm/D_states_q[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.584    15.476    sm/D_states_q[6]_rep__0_i_1_n_0
    SLICE_X47Y69         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.272    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X47Y69         FDRE (Setup_fdre_C_D)       -0.081    14.987    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                 -0.490    

Slack (VIOLATED) :        -0.487ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 3.098ns (29.498%)  route 7.404ns (70.502%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y70         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDSE (Prop_fdse_C_Q)         0.518     5.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=251, routed)         1.038     6.682    sm/D_states_q[5]
    SLICE_X47Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  sm/ram_reg_i_266/O
                         net (fo=1, routed)           0.636     7.442    sm/ram_reg_i_266_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.566 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           0.852     8.418    sm/ram_reg_i_173_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.542 r  sm/ram_reg_i_70/O
                         net (fo=25, routed)          0.901     9.443    sm/M_sm_ra1[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.567 f  sm/ram_reg_i_37/O
                         net (fo=14, routed)          0.899    10.466    sm/M_alum_a[3]
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.124    10.590 r  sm/ram_reg_i_324/O
                         net (fo=2, routed)           0.512    11.102    sm/ram_reg_i_324_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.609 r  sm/ram_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    11.609    sm/ram_reg_i_286_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.837 r  sm/ram_reg_i_231/CO[2]
                         net (fo=1, routed)           0.741    12.578    sm/alum/data6
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.313    12.891 r  sm/ram_reg_i_123/O
                         net (fo=5, routed)           0.450    13.340    sm/ram_reg_i_123_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.464 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.312    13.776    sm/D_states_q[3]_i_20_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I4_O)        0.124    13.900 f  sm/D_states_q[3]_i_9/O
                         net (fo=1, routed)           0.443    14.344    sm/D_states_q[3]_i_9_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.468 r  sm/D_states_q[3]_i_4/O
                         net (fo=1, routed)           0.000    14.468    sm/D_states_q[3]_i_4_n_0
    SLICE_X44Y73         MUXF7 (Prop_muxf7_I0_O)      0.212    14.680 r  sm/D_states_q_reg[3]_i_2/O
                         net (fo=4, routed)           0.621    15.300    sm/D_states_q_reg[3]_i_2_n_0
    SLICE_X45Y71         LUT3 (Prop_lut3_I1_O)        0.328    15.628 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000    15.628    sm/D_states_d__0[3]
    SLICE_X45Y71         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.426    14.830    sm/clk_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X45Y71         FDRE (Setup_fdre_C_D)        0.075    15.142    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -15.628    
  -------------------------------------------------------------------
                         slack                                 -0.487    

Slack (VIOLATED) :        -0.477ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.438ns  (logic 2.682ns (25.693%)  route 7.756ns (74.307%))
  Logic Levels:           12  (CARRY4=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y70         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDSE (Prop_fdse_C_Q)         0.518     5.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=251, routed)         1.038     6.682    sm/D_states_q[5]
    SLICE_X47Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  sm/ram_reg_i_266/O
                         net (fo=1, routed)           0.636     7.442    sm/ram_reg_i_266_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.566 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           0.852     8.418    sm/ram_reg_i_173_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.542 r  sm/ram_reg_i_70/O
                         net (fo=25, routed)          0.901     9.443    sm/M_sm_ra1[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.567 f  sm/ram_reg_i_37/O
                         net (fo=14, routed)          0.899    10.466    sm/M_alum_a[3]
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.124    10.590 r  sm/ram_reg_i_324/O
                         net (fo=2, routed)           0.512    11.102    sm/ram_reg_i_324_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.609 r  sm/ram_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    11.609    sm/ram_reg_i_286_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.837 f  sm/ram_reg_i_231/CO[2]
                         net (fo=1, routed)           0.741    12.578    sm/alum/data6
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.313    12.891 f  sm/ram_reg_i_123/O
                         net (fo=5, routed)           0.337    13.227    sm/ram_reg_i_123_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.351 f  sm/ram_reg_i_42/O
                         net (fo=18, routed)          0.849    14.200    sm/M_alum_out[0]
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.124    14.324 r  sm/D_states_q[0]_i_8/O
                         net (fo=1, routed)           0.404    14.728    sm/D_states_q[0]_i_8_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    14.852 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.588    15.440    sm/D_states_q[0]_i_2_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I0_O)        0.124    15.564 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.000    15.564    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X49Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.430    14.834    sm/clk_IBUF_BUFG
    SLICE_X49Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X49Y69         FDSE (Setup_fdse_C_D)        0.031    15.088    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -15.564    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.477ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.498ns  (logic 2.682ns (25.547%)  route 7.816ns (74.453%))
  Logic Levels:           12  (CARRY4=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y70         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDSE (Prop_fdse_C_Q)         0.518     5.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=251, routed)         1.038     6.682    sm/D_states_q[5]
    SLICE_X47Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  sm/ram_reg_i_266/O
                         net (fo=1, routed)           0.636     7.442    sm/ram_reg_i_266_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.566 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           0.852     8.418    sm/ram_reg_i_173_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.542 r  sm/ram_reg_i_70/O
                         net (fo=25, routed)          0.901     9.443    sm/M_sm_ra1[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.567 f  sm/ram_reg_i_37/O
                         net (fo=14, routed)          0.899    10.466    sm/M_alum_a[3]
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.124    10.590 r  sm/ram_reg_i_324/O
                         net (fo=2, routed)           0.512    11.102    sm/ram_reg_i_324_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.609 r  sm/ram_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    11.609    sm/ram_reg_i_286_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.837 r  sm/ram_reg_i_231/CO[2]
                         net (fo=1, routed)           0.741    12.578    sm/alum/data6
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.313    12.891 r  sm/ram_reg_i_123/O
                         net (fo=5, routed)           0.337    13.227    sm/ram_reg_i_123_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.351 r  sm/ram_reg_i_42/O
                         net (fo=18, routed)          0.642    13.993    sm/M_alum_out[0]
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    14.117 f  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.420    14.536    sm/D_states_q[1]_i_13_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.124    14.660 r  sm/D_states_q[1]_i_5/O
                         net (fo=4, routed)           0.840    15.500    sm/D_states_q[1]_i_5_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.124    15.624 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    15.624    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X46Y68         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.428    14.832    sm/clk_IBUF_BUFG
    SLICE_X46Y68         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.272    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X46Y68         FDSE (Setup_fdse_C_D)        0.079    15.148    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -15.624    
  -------------------------------------------------------------------
                         slack                                 -0.477    

Slack (VIOLATED) :        -0.475ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.437ns  (logic 2.682ns (25.696%)  route 7.755ns (74.304%))
  Logic Levels:           12  (CARRY4=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y70         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDSE (Prop_fdse_C_Q)         0.518     5.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=251, routed)         1.038     6.682    sm/D_states_q[5]
    SLICE_X47Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  sm/ram_reg_i_266/O
                         net (fo=1, routed)           0.636     7.442    sm/ram_reg_i_266_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.566 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           0.852     8.418    sm/ram_reg_i_173_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.542 r  sm/ram_reg_i_70/O
                         net (fo=25, routed)          0.901     9.443    sm/M_sm_ra1[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.567 f  sm/ram_reg_i_37/O
                         net (fo=14, routed)          0.899    10.466    sm/M_alum_a[3]
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.124    10.590 r  sm/ram_reg_i_324/O
                         net (fo=2, routed)           0.512    11.102    sm/ram_reg_i_324_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.609 r  sm/ram_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    11.609    sm/ram_reg_i_286_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.837 f  sm/ram_reg_i_231/CO[2]
                         net (fo=1, routed)           0.741    12.578    sm/alum/data6
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.313    12.891 f  sm/ram_reg_i_123/O
                         net (fo=5, routed)           0.337    13.227    sm/ram_reg_i_123_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.351 f  sm/ram_reg_i_42/O
                         net (fo=18, routed)          0.849    14.200    sm/M_alum_out[0]
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.124    14.324 r  sm/D_states_q[0]_i_8/O
                         net (fo=1, routed)           0.404    14.728    sm/D_states_q[0]_i_8_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    14.852 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.587    15.439    sm/D_states_q[0]_i_2_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I0_O)        0.124    15.563 r  sm/D_states_q[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    15.563    sm/D_states_q[0]_rep__1_i_1_n_0
    SLICE_X49Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.430    14.834    sm/clk_IBUF_BUFG
    SLICE_X49Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X49Y69         FDSE (Setup_fdse_C_D)        0.032    15.089    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -15.563    
  -------------------------------------------------------------------
                         slack                                 -0.475    

Slack (VIOLATED) :        -0.474ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.445ns  (logic 2.682ns (25.678%)  route 7.763ns (74.322%))
  Logic Levels:           12  (CARRY4=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y70         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDSE (Prop_fdse_C_Q)         0.518     5.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=251, routed)         1.038     6.682    sm/D_states_q[5]
    SLICE_X47Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  sm/ram_reg_i_266/O
                         net (fo=1, routed)           0.636     7.442    sm/ram_reg_i_266_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.566 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           0.852     8.418    sm/ram_reg_i_173_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.542 r  sm/ram_reg_i_70/O
                         net (fo=25, routed)          0.901     9.443    sm/M_sm_ra1[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.567 f  sm/ram_reg_i_37/O
                         net (fo=14, routed)          0.899    10.466    sm/M_alum_a[3]
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.124    10.590 r  sm/ram_reg_i_324/O
                         net (fo=2, routed)           0.512    11.102    sm/ram_reg_i_324_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.609 r  sm/ram_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    11.609    sm/ram_reg_i_286_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.837 r  sm/ram_reg_i_231/CO[2]
                         net (fo=1, routed)           0.741    12.578    sm/alum/data6
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.313    12.891 r  sm/ram_reg_i_123/O
                         net (fo=5, routed)           0.337    13.227    sm/ram_reg_i_123_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.351 r  sm/ram_reg_i_42/O
                         net (fo=18, routed)          0.642    13.993    sm/M_alum_out[0]
    SLICE_X48Y71         LUT6 (Prop_lut6_I1_O)        0.124    14.117 f  sm/D_states_q[1]_i_13/O
                         net (fo=1, routed)           0.420    14.536    sm/D_states_q[1]_i_13_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.124    14.660 r  sm/D_states_q[1]_i_5/O
                         net (fo=4, routed)           0.786    15.447    sm/D_states_q[1]_i_5_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I5_O)        0.124    15.571 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    15.571    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X47Y69         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X47Y69         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.272    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X47Y69         FDSE (Setup_fdse_C_D)        0.029    15.097    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                 -0.474    

Slack (VIOLATED) :        -0.468ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 3.186ns (31.335%)  route 6.982ns (68.665%))
  Logic Levels:           13  (CARRY4=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y70         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDSE (Prop_fdse_C_Q)         0.518     5.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=251, routed)         1.038     6.682    sm/D_states_q[5]
    SLICE_X47Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  sm/ram_reg_i_266/O
                         net (fo=1, routed)           0.636     7.442    sm/ram_reg_i_266_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.566 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           0.852     8.418    sm/ram_reg_i_173_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.542 r  sm/ram_reg_i_70/O
                         net (fo=25, routed)          0.901     9.443    sm/M_sm_ra1[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.567 f  sm/ram_reg_i_37/O
                         net (fo=14, routed)          0.899    10.466    sm/M_alum_a[3]
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.124    10.590 r  sm/ram_reg_i_324/O
                         net (fo=2, routed)           0.512    11.102    sm/ram_reg_i_324_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.609 r  sm/ram_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    11.609    sm/ram_reg_i_286_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.837 r  sm/ram_reg_i_231/CO[2]
                         net (fo=1, routed)           0.741    12.578    sm/alum/data6
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.313    12.891 r  sm/ram_reg_i_123/O
                         net (fo=5, routed)           0.337    13.227    sm/ram_reg_i_123_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.351 r  sm/ram_reg_i_42/O
                         net (fo=18, routed)          0.239    13.591    sm/M_alum_out[0]
    SLICE_X43Y70         LUT6 (Prop_lut6_I2_O)        0.124    13.715 f  sm/D_states_q[2]_i_24/O
                         net (fo=1, routed)           0.000    13.715    sm/D_states_q[2]_i_24_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    13.927 f  sm/D_states_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.464    14.391    sm/D_states_q_reg[2]_i_7_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I4_O)        0.299    14.690 r  sm/D_states_q[2]_i_2/O
                         net (fo=1, routed)           0.000    14.690    sm/D_states_q[2]_i_2_n_0
    SLICE_X46Y71         MUXF7 (Prop_muxf7_I0_O)      0.241    14.931 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.363    15.294    sm/D_states_d__0[2]
    SLICE_X44Y71         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.426    14.830    sm/clk_IBUF_BUFG
    SLICE_X44Y71         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.272    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X44Y71         FDSE (Setup_fdse_C_D)       -0.241    14.826    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                 -0.468    

Slack (VIOLATED) :        -0.435ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.172ns  (logic 3.186ns (31.322%)  route 6.986ns (68.678%))
  Logic Levels:           13  (CARRY4=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y70         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDSE (Prop_fdse_C_Q)         0.518     5.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=251, routed)         1.038     6.682    sm/D_states_q[5]
    SLICE_X47Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  sm/ram_reg_i_266/O
                         net (fo=1, routed)           0.636     7.442    sm/ram_reg_i_266_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.566 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           0.852     8.418    sm/ram_reg_i_173_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.542 r  sm/ram_reg_i_70/O
                         net (fo=25, routed)          0.901     9.443    sm/M_sm_ra1[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.567 f  sm/ram_reg_i_37/O
                         net (fo=14, routed)          0.899    10.466    sm/M_alum_a[3]
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.124    10.590 r  sm/ram_reg_i_324/O
                         net (fo=2, routed)           0.512    11.102    sm/ram_reg_i_324_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.609 r  sm/ram_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    11.609    sm/ram_reg_i_286_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.837 r  sm/ram_reg_i_231/CO[2]
                         net (fo=1, routed)           0.741    12.578    sm/alum/data6
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.313    12.891 r  sm/ram_reg_i_123/O
                         net (fo=5, routed)           0.337    13.227    sm/ram_reg_i_123_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.351 r  sm/ram_reg_i_42/O
                         net (fo=18, routed)          0.239    13.591    sm/M_alum_out[0]
    SLICE_X43Y70         LUT6 (Prop_lut6_I2_O)        0.124    13.715 f  sm/D_states_q[2]_i_24/O
                         net (fo=1, routed)           0.000    13.715    sm/D_states_q[2]_i_24_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    13.927 f  sm/D_states_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.464    14.391    sm/D_states_q_reg[2]_i_7_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I4_O)        0.299    14.690 r  sm/D_states_q[2]_i_2/O
                         net (fo=1, routed)           0.000    14.690    sm/D_states_q[2]_i_2_n_0
    SLICE_X46Y71         MUXF7 (Prop_muxf7_I0_O)      0.241    14.931 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.367    15.298    sm/D_states_d__0[2]
    SLICE_X46Y69         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X46Y69         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.272    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X46Y69         FDSE (Setup_fdse_C_D)       -0.205    14.863    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -15.298    
  -------------------------------------------------------------------
                         slack                                 -0.435    

Slack (VIOLATED) :        -0.413ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[7]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.327ns  (logic 2.558ns (24.770%)  route 7.769ns (75.230%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X46Y70         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDSE (Prop_fdse_C_Q)         0.518     5.644 r  sm/D_states_q_reg[5]/Q
                         net (fo=251, routed)         1.038     6.682    sm/D_states_q[5]
    SLICE_X47Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.806 f  sm/ram_reg_i_266/O
                         net (fo=1, routed)           0.636     7.442    sm/ram_reg_i_266_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.566 r  sm/ram_reg_i_173/O
                         net (fo=1, routed)           0.852     8.418    sm/ram_reg_i_173_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.542 r  sm/ram_reg_i_70/O
                         net (fo=25, routed)          0.901     9.443    sm/M_sm_ra1[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.567 f  sm/ram_reg_i_37/O
                         net (fo=14, routed)          0.899    10.466    sm/M_alum_a[3]
    SLICE_X45Y67         LUT4 (Prop_lut4_I2_O)        0.124    10.590 r  sm/ram_reg_i_324/O
                         net (fo=2, routed)           0.512    11.102    sm/ram_reg_i_324_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.609 r  sm/ram_reg_i_286/CO[3]
                         net (fo=1, routed)           0.000    11.609    sm/ram_reg_i_286_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.837 f  sm/ram_reg_i_231/CO[2]
                         net (fo=1, routed)           0.741    12.578    sm/alum/data6
    SLICE_X43Y70         LUT5 (Prop_lut5_I1_O)        0.313    12.891 f  sm/ram_reg_i_123/O
                         net (fo=5, routed)           0.337    13.227    sm/ram_reg_i_123_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.351 f  sm/ram_reg_i_42/O
                         net (fo=18, routed)          0.566    13.917    sm/M_alum_out[0]
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.124    14.041 r  sm/D_states_q[7]_i_11/O
                         net (fo=6, routed)           0.716    14.758    sm/D_states_q[7]_i_11_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I5_O)        0.124    14.882 r  sm/D_states_q[7]_rep__0_i_1/O
                         net (fo=1, routed)           0.571    15.453    sm/D_states_q[7]_rep__0_i_1_n_0
    SLICE_X46Y69         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X46Y69         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
                         clock pessimism              0.272    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X46Y69         FDSE (Setup_fdse_C_D)       -0.028    15.040    sm/D_states_q_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -15.453    
  -------------------------------------------------------------------
                         slack                                 -0.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.246%)  route 0.271ns (65.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.909    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.822     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X42Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.246%)  route 0.271ns (65.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.909    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.822     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X42Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.246%)  route 0.271ns (65.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.909    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.822     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X42Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.246%)  route 0.271ns (65.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.909    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.822     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X42Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.956%)  route 0.274ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.553     1.497    sr3/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.912    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.821     2.010    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.819    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.956%)  route 0.274ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.553     1.497    sr3/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.912    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.821     2.010    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.819    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.956%)  route 0.274ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.553     1.497    sr3/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.912    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.821     2.010    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.819    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.956%)  route 0.274ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.553     1.497    sr3/clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.274     1.912    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.821     2.010    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.819    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.142%)  route 0.327ns (69.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.327     1.964    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X42Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.818    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.142%)  route 0.327ns (69.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.327     1.964    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.820     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X42Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.818    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y28   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y29   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y68   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y68   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y66   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.963ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 1.018ns (17.130%)  route 4.925ns (82.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X46Y71         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDSE (Prop_fdse_C_Q)         0.518     5.643 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=105, routed)         2.196     7.839    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.152     7.991 r  sm/D_stage_q[3]_i_4/O
                         net (fo=3, routed)           1.573     9.564    sm/D_stage_q[3]_i_4_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.348     9.912 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.156    11.068    fifo_reset_cond/AS[0]
    SLICE_X39Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.424    14.828    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X39Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    14.692    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 1.018ns (17.130%)  route 4.925ns (82.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X46Y71         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDSE (Prop_fdse_C_Q)         0.518     5.643 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=105, routed)         2.196     7.839    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.152     7.991 r  sm/D_stage_q[3]_i_4/O
                         net (fo=3, routed)           1.573     9.564    sm/D_stage_q[3]_i_4_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.348     9.912 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.156    11.068    fifo_reset_cond/AS[0]
    SLICE_X39Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.424    14.828    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X39Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    14.692    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.018ns (17.997%)  route 4.638ns (82.003%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X46Y71         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDSE (Prop_fdse_C_Q)         0.518     5.643 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=105, routed)         2.196     7.839    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.152     7.991 r  sm/D_stage_q[3]_i_4/O
                         net (fo=3, routed)           1.573     9.564    sm/D_stage_q[3]_i_4_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.348     9.912 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.869    10.781    fifo_reset_cond/AS[0]
    SLICE_X37Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.424    14.828    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    14.692    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.018ns (17.997%)  route 4.638ns (82.003%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X46Y71         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDSE (Prop_fdse_C_Q)         0.518     5.643 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=105, routed)         2.196     7.839    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.152     7.991 r  sm/D_stage_q[3]_i_4/O
                         net (fo=3, routed)           1.573     9.564    sm/D_stage_q[3]_i_4_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.348     9.912 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.869    10.781    fifo_reset_cond/AS[0]
    SLICE_X37Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.424    14.828    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    14.692    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  3.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.598%)  route 0.717ns (79.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         0.381     2.016    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.045     2.061 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.336     2.398    fifo_reset_cond/AS[0]
    SLICE_X37Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X37Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.598%)  route 0.717ns (79.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         0.381     2.016    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.045     2.061 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.336     2.398    fifo_reset_cond/AS[0]
    SLICE_X37Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X37Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.591%)  route 0.814ns (81.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         0.381     2.016    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.045     2.061 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.434     2.495    fifo_reset_cond/AS[0]
    SLICE_X39Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X39Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.591%)  route 0.814ns (81.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         0.381     2.016    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.045     2.061 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.434     2.495    fifo_reset_cond/AS[0]
    SLICE_X39Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.819     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X39Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  1.060    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.809ns  (logic 10.798ns (31.020%)  route 24.011ns (68.980%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=2 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=12, routed)          0.944     6.493    L_reg/M_reg_timer[7]
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.325     6.818 f  L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           1.838     8.656    L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I1_O)        0.354     9.010 f  L_reg/L_69a47c94_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.652     9.662    L_reg/L_69a47c94_remainder0__0_carry_i_18__1_n_0
    SLICE_X55Y61         LUT4 (Prop_lut4_I3_O)        0.354    10.016 f  L_reg/L_69a47c94_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.875    10.891    L_reg/L_69a47c94_remainder0__0_carry_i_12__1_n_0
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.332    11.223 f  L_reg/L_69a47c94_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.812    12.035    L_reg/L_69a47c94_remainder0__0_carry_i_14__1_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.159 f  L_reg/L_69a47c94_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.120    13.279    L_reg/L_69a47c94_remainder0__0_carry_i_10__1_n_0
    SLICE_X57Y62         LUT2 (Prop_lut2_I1_O)        0.152    13.431 r  L_reg/L_69a47c94_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.485    13.916    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.624    14.540 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.529    15.070    L_reg/L_69a47c94_remainder0_3[9]
    SLICE_X57Y61         LUT5 (Prop_lut5_I0_O)        0.306    15.376 f  L_reg/i__carry_i_20__4/O
                         net (fo=9, routed)           0.816    16.192    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.152    16.344 r  L_reg/i__carry_i_31__1/O
                         net (fo=2, routed)           0.785    17.128    L_reg/i__carry_i_31__1_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.326    17.454 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.063    18.517    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.641 f  L_reg/i__carry_i_35__1/O
                         net (fo=2, routed)           1.150    19.791    L_reg/i__carry_i_35__1_n_0
    SLICE_X59Y61         LUT2 (Prop_lut2_I1_O)        0.124    19.915 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.793    20.709    L_reg/i__carry_i_16__1_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I3_O)        0.124    20.833 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.660    21.493    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X58Y60         LUT5 (Prop_lut5_I0_O)        0.124    21.617 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.149 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.149    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.371 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.826    23.196    L_reg/L_69a47c94_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.299    23.495 f  L_reg/i__carry_i_28__3/O
                         net (fo=10, routed)          0.830    24.326    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124    24.450 r  L_reg/i__carry_i_22__3/O
                         net (fo=9, routed)           0.653    25.103    L_reg/i__carry_i_22__3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.227 f  L_reg/i__carry_i_20__3/O
                         net (fo=1, routed)           0.812    26.039    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.124    26.163 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           1.189    27.353    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.477 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.512    27.989    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X61Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.374 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.374    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.801 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.459    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.306    29.765 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    30.047    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    30.171 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.454    30.625    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.124    30.749 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.795    31.545    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.669 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.810    32.479    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.603 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.979    33.582    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y60         LUT3 (Prop_lut3_I1_O)        0.124    33.706 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.686    36.392    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.939 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.939    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.799ns  (logic 10.795ns (31.020%)  route 24.004ns (68.980%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=1 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=12, routed)          0.944     6.493    L_reg/M_reg_timer[7]
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.325     6.818 f  L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           1.838     8.656    L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I1_O)        0.354     9.010 f  L_reg/L_69a47c94_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.652     9.662    L_reg/L_69a47c94_remainder0__0_carry_i_18__1_n_0
    SLICE_X55Y61         LUT4 (Prop_lut4_I3_O)        0.354    10.016 f  L_reg/L_69a47c94_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.875    10.891    L_reg/L_69a47c94_remainder0__0_carry_i_12__1_n_0
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.332    11.223 f  L_reg/L_69a47c94_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.812    12.035    L_reg/L_69a47c94_remainder0__0_carry_i_14__1_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.159 f  L_reg/L_69a47c94_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.120    13.279    L_reg/L_69a47c94_remainder0__0_carry_i_10__1_n_0
    SLICE_X57Y62         LUT2 (Prop_lut2_I1_O)        0.152    13.431 r  L_reg/L_69a47c94_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.485    13.916    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.624    14.540 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.529    15.070    L_reg/L_69a47c94_remainder0_3[9]
    SLICE_X57Y61         LUT5 (Prop_lut5_I0_O)        0.306    15.376 f  L_reg/i__carry_i_20__4/O
                         net (fo=9, routed)           0.816    16.192    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.152    16.344 r  L_reg/i__carry_i_31__1/O
                         net (fo=2, routed)           0.785    17.128    L_reg/i__carry_i_31__1_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.326    17.454 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.063    18.517    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.641 f  L_reg/i__carry_i_35__1/O
                         net (fo=2, routed)           1.150    19.791    L_reg/i__carry_i_35__1_n_0
    SLICE_X59Y61         LUT2 (Prop_lut2_I1_O)        0.124    19.915 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.793    20.709    L_reg/i__carry_i_16__1_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I3_O)        0.124    20.833 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.660    21.493    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X58Y60         LUT5 (Prop_lut5_I0_O)        0.124    21.617 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.149 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.149    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.371 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.826    23.196    L_reg/L_69a47c94_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.299    23.495 f  L_reg/i__carry_i_28__3/O
                         net (fo=10, routed)          0.830    24.326    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124    24.450 r  L_reg/i__carry_i_22__3/O
                         net (fo=9, routed)           0.653    25.103    L_reg/i__carry_i_22__3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.227 f  L_reg/i__carry_i_20__3/O
                         net (fo=1, routed)           0.812    26.039    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.124    26.163 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           1.189    27.353    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.477 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.512    27.989    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X61Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.374 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.374    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.801 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.459    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.306    29.765 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    30.047    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    30.171 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.454    30.625    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.124    30.749 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.795    31.545    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.669 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.810    32.479    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.603 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.965    33.568    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.124    33.692 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.693    36.386    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    39.929 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.929    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.327ns  (logic 11.010ns (32.073%)  route 23.317ns (67.927%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=1 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=12, routed)          0.944     6.493    L_reg/M_reg_timer[7]
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.325     6.818 f  L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           1.838     8.656    L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I1_O)        0.354     9.010 f  L_reg/L_69a47c94_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.652     9.662    L_reg/L_69a47c94_remainder0__0_carry_i_18__1_n_0
    SLICE_X55Y61         LUT4 (Prop_lut4_I3_O)        0.354    10.016 f  L_reg/L_69a47c94_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.875    10.891    L_reg/L_69a47c94_remainder0__0_carry_i_12__1_n_0
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.332    11.223 f  L_reg/L_69a47c94_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.812    12.035    L_reg/L_69a47c94_remainder0__0_carry_i_14__1_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.159 f  L_reg/L_69a47c94_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.120    13.279    L_reg/L_69a47c94_remainder0__0_carry_i_10__1_n_0
    SLICE_X57Y62         LUT2 (Prop_lut2_I1_O)        0.152    13.431 r  L_reg/L_69a47c94_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.485    13.916    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.624    14.540 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.529    15.070    L_reg/L_69a47c94_remainder0_3[9]
    SLICE_X57Y61         LUT5 (Prop_lut5_I0_O)        0.306    15.376 f  L_reg/i__carry_i_20__4/O
                         net (fo=9, routed)           0.816    16.192    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.152    16.344 r  L_reg/i__carry_i_31__1/O
                         net (fo=2, routed)           0.785    17.128    L_reg/i__carry_i_31__1_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.326    17.454 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.063    18.517    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.641 f  L_reg/i__carry_i_35__1/O
                         net (fo=2, routed)           1.150    19.791    L_reg/i__carry_i_35__1_n_0
    SLICE_X59Y61         LUT2 (Prop_lut2_I1_O)        0.124    19.915 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.793    20.709    L_reg/i__carry_i_16__1_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I3_O)        0.124    20.833 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.660    21.493    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X58Y60         LUT5 (Prop_lut5_I0_O)        0.124    21.617 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.149 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.149    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.371 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.826    23.196    L_reg/L_69a47c94_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.299    23.495 f  L_reg/i__carry_i_28__3/O
                         net (fo=10, routed)          0.830    24.326    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124    24.450 r  L_reg/i__carry_i_22__3/O
                         net (fo=9, routed)           0.653    25.103    L_reg/i__carry_i_22__3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.227 f  L_reg/i__carry_i_20__3/O
                         net (fo=1, routed)           0.812    26.039    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.124    26.163 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           1.189    27.353    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.477 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.512    27.989    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X61Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.374 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.374    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.801 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.459    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.306    29.765 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    30.047    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    30.171 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.454    30.625    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.124    30.749 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.795    31.545    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.669 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.810    32.479    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.603 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.965    33.568    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.153    33.721 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.006    35.727    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    39.457 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.457    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.106ns  (logic 11.026ns (32.330%)  route 23.079ns (67.670%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=1 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=12, routed)          0.944     6.493    L_reg/M_reg_timer[7]
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.325     6.818 f  L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           1.838     8.656    L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I1_O)        0.354     9.010 f  L_reg/L_69a47c94_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.652     9.662    L_reg/L_69a47c94_remainder0__0_carry_i_18__1_n_0
    SLICE_X55Y61         LUT4 (Prop_lut4_I3_O)        0.354    10.016 f  L_reg/L_69a47c94_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.875    10.891    L_reg/L_69a47c94_remainder0__0_carry_i_12__1_n_0
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.332    11.223 f  L_reg/L_69a47c94_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.812    12.035    L_reg/L_69a47c94_remainder0__0_carry_i_14__1_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.159 f  L_reg/L_69a47c94_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.120    13.279    L_reg/L_69a47c94_remainder0__0_carry_i_10__1_n_0
    SLICE_X57Y62         LUT2 (Prop_lut2_I1_O)        0.152    13.431 r  L_reg/L_69a47c94_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.485    13.916    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.624    14.540 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.529    15.070    L_reg/L_69a47c94_remainder0_3[9]
    SLICE_X57Y61         LUT5 (Prop_lut5_I0_O)        0.306    15.376 f  L_reg/i__carry_i_20__4/O
                         net (fo=9, routed)           0.816    16.192    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.152    16.344 r  L_reg/i__carry_i_31__1/O
                         net (fo=2, routed)           0.785    17.128    L_reg/i__carry_i_31__1_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.326    17.454 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.063    18.517    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.641 f  L_reg/i__carry_i_35__1/O
                         net (fo=2, routed)           1.150    19.791    L_reg/i__carry_i_35__1_n_0
    SLICE_X59Y61         LUT2 (Prop_lut2_I1_O)        0.124    19.915 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.793    20.709    L_reg/i__carry_i_16__1_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I3_O)        0.124    20.833 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.660    21.493    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X58Y60         LUT5 (Prop_lut5_I0_O)        0.124    21.617 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.149 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.149    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.371 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.826    23.196    L_reg/L_69a47c94_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.299    23.495 f  L_reg/i__carry_i_28__3/O
                         net (fo=10, routed)          0.830    24.326    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124    24.450 r  L_reg/i__carry_i_22__3/O
                         net (fo=9, routed)           0.653    25.103    L_reg/i__carry_i_22__3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.227 f  L_reg/i__carry_i_20__3/O
                         net (fo=1, routed)           0.812    26.039    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.124    26.163 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           1.189    27.353    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.477 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.512    27.989    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X61Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.374 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.374    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.801 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.459    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.306    29.765 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    30.047    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    30.171 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.454    30.625    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.124    30.749 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.795    31.545    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.669 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.810    32.479    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.603 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.436    33.039    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.116    33.155 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.297    35.452    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.783    39.236 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.236    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.102ns  (logic 10.777ns (31.601%)  route 23.325ns (68.399%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=1 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=12, routed)          0.944     6.493    L_reg/M_reg_timer[7]
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.325     6.818 f  L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           1.838     8.656    L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I1_O)        0.354     9.010 f  L_reg/L_69a47c94_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.652     9.662    L_reg/L_69a47c94_remainder0__0_carry_i_18__1_n_0
    SLICE_X55Y61         LUT4 (Prop_lut4_I3_O)        0.354    10.016 f  L_reg/L_69a47c94_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.875    10.891    L_reg/L_69a47c94_remainder0__0_carry_i_12__1_n_0
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.332    11.223 f  L_reg/L_69a47c94_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.812    12.035    L_reg/L_69a47c94_remainder0__0_carry_i_14__1_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.159 f  L_reg/L_69a47c94_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.120    13.279    L_reg/L_69a47c94_remainder0__0_carry_i_10__1_n_0
    SLICE_X57Y62         LUT2 (Prop_lut2_I1_O)        0.152    13.431 r  L_reg/L_69a47c94_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.485    13.916    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.624    14.540 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.529    15.070    L_reg/L_69a47c94_remainder0_3[9]
    SLICE_X57Y61         LUT5 (Prop_lut5_I0_O)        0.306    15.376 f  L_reg/i__carry_i_20__4/O
                         net (fo=9, routed)           0.816    16.192    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.152    16.344 r  L_reg/i__carry_i_31__1/O
                         net (fo=2, routed)           0.785    17.128    L_reg/i__carry_i_31__1_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.326    17.454 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.063    18.517    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.641 f  L_reg/i__carry_i_35__1/O
                         net (fo=2, routed)           1.150    19.791    L_reg/i__carry_i_35__1_n_0
    SLICE_X59Y61         LUT2 (Prop_lut2_I1_O)        0.124    19.915 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.793    20.709    L_reg/i__carry_i_16__1_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I3_O)        0.124    20.833 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.660    21.493    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X58Y60         LUT5 (Prop_lut5_I0_O)        0.124    21.617 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.149 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.149    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.371 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.826    23.196    L_reg/L_69a47c94_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.299    23.495 f  L_reg/i__carry_i_28__3/O
                         net (fo=10, routed)          0.830    24.326    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124    24.450 r  L_reg/i__carry_i_22__3/O
                         net (fo=9, routed)           0.653    25.103    L_reg/i__carry_i_22__3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.227 f  L_reg/i__carry_i_20__3/O
                         net (fo=1, routed)           0.812    26.039    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.124    26.163 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           1.189    27.353    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.477 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.512    27.989    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X61Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.374 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.374    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.801 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.459    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.306    29.765 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    30.047    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    30.171 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.454    30.625    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.124    30.749 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.795    31.545    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.669 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.810    32.479    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.603 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.447    33.050    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.124    33.174 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.532    35.706    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.232 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.232    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.889ns  (logic 10.825ns (31.942%)  route 23.064ns (68.058%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=1 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=12, routed)          0.944     6.493    L_reg/M_reg_timer[7]
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.325     6.818 f  L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           1.838     8.656    L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I1_O)        0.354     9.010 f  L_reg/L_69a47c94_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.652     9.662    L_reg/L_69a47c94_remainder0__0_carry_i_18__1_n_0
    SLICE_X55Y61         LUT4 (Prop_lut4_I3_O)        0.354    10.016 f  L_reg/L_69a47c94_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.875    10.891    L_reg/L_69a47c94_remainder0__0_carry_i_12__1_n_0
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.332    11.223 f  L_reg/L_69a47c94_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.812    12.035    L_reg/L_69a47c94_remainder0__0_carry_i_14__1_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.159 f  L_reg/L_69a47c94_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.120    13.279    L_reg/L_69a47c94_remainder0__0_carry_i_10__1_n_0
    SLICE_X57Y62         LUT2 (Prop_lut2_I1_O)        0.152    13.431 r  L_reg/L_69a47c94_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.485    13.916    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.624    14.540 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.529    15.070    L_reg/L_69a47c94_remainder0_3[9]
    SLICE_X57Y61         LUT5 (Prop_lut5_I0_O)        0.306    15.376 f  L_reg/i__carry_i_20__4/O
                         net (fo=9, routed)           0.816    16.192    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.152    16.344 r  L_reg/i__carry_i_31__1/O
                         net (fo=2, routed)           0.785    17.128    L_reg/i__carry_i_31__1_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.326    17.454 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.063    18.517    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.641 f  L_reg/i__carry_i_35__1/O
                         net (fo=2, routed)           1.150    19.791    L_reg/i__carry_i_35__1_n_0
    SLICE_X59Y61         LUT2 (Prop_lut2_I1_O)        0.124    19.915 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.793    20.709    L_reg/i__carry_i_16__1_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I3_O)        0.124    20.833 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.660    21.493    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X58Y60         LUT5 (Prop_lut5_I0_O)        0.124    21.617 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.149 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.149    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.371 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.826    23.196    L_reg/L_69a47c94_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.299    23.495 f  L_reg/i__carry_i_28__3/O
                         net (fo=10, routed)          0.830    24.326    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124    24.450 r  L_reg/i__carry_i_22__3/O
                         net (fo=9, routed)           0.653    25.103    L_reg/i__carry_i_22__3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.227 f  L_reg/i__carry_i_20__3/O
                         net (fo=1, routed)           0.812    26.039    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.124    26.163 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           1.189    27.353    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.477 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.512    27.989    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X61Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.374 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.374    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.801 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.459    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.306    29.765 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    30.047    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    30.171 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.454    30.625    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.124    30.749 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.795    31.545    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.669 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.810    32.479    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.603 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.436    33.039    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I3_O)        0.124    33.163 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.282    35.445    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.019 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.019    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.797ns  (logic 10.985ns (32.502%)  route 22.812ns (67.498%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=1 LUT4=5 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.419     5.549 r  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=12, routed)          0.944     6.493    L_reg/M_reg_timer[7]
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.325     6.818 f  L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           1.838     8.656    L_reg/L_69a47c94_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I1_O)        0.354     9.010 f  L_reg/L_69a47c94_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.652     9.662    L_reg/L_69a47c94_remainder0__0_carry_i_18__1_n_0
    SLICE_X55Y61         LUT4 (Prop_lut4_I3_O)        0.354    10.016 f  L_reg/L_69a47c94_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.875    10.891    L_reg/L_69a47c94_remainder0__0_carry_i_12__1_n_0
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.332    11.223 f  L_reg/L_69a47c94_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.812    12.035    L_reg/L_69a47c94_remainder0__0_carry_i_14__1_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.159 f  L_reg/L_69a47c94_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.120    13.279    L_reg/L_69a47c94_remainder0__0_carry_i_10__1_n_0
    SLICE_X57Y62         LUT2 (Prop_lut2_I1_O)        0.152    13.431 r  L_reg/L_69a47c94_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.485    13.916    timerseg_driver/decimal_renderer/i__carry__1_i_1__4[0]
    SLICE_X56Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.624    14.540 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.529    15.070    L_reg/L_69a47c94_remainder0_3[9]
    SLICE_X57Y61         LUT5 (Prop_lut5_I0_O)        0.306    15.376 f  L_reg/i__carry_i_20__4/O
                         net (fo=9, routed)           0.816    16.192    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I0_O)        0.152    16.344 r  L_reg/i__carry_i_31__1/O
                         net (fo=2, routed)           0.785    17.128    L_reg/i__carry_i_31__1_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.326    17.454 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           1.063    18.517    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.641 f  L_reg/i__carry_i_35__1/O
                         net (fo=2, routed)           1.150    19.791    L_reg/i__carry_i_35__1_n_0
    SLICE_X59Y61         LUT2 (Prop_lut2_I1_O)        0.124    19.915 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.793    20.709    L_reg/i__carry_i_16__1_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I3_O)        0.124    20.833 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.660    21.493    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X58Y60         LUT5 (Prop_lut5_I0_O)        0.124    21.617 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    21.617    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.149 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.149    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.371 f  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.826    23.196    L_reg/L_69a47c94_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.299    23.495 f  L_reg/i__carry_i_28__3/O
                         net (fo=10, routed)          0.830    24.326    L_reg/D_registers_q_reg[6][2]_1
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124    24.450 r  L_reg/i__carry_i_22__3/O
                         net (fo=9, routed)           0.653    25.103    L_reg/i__carry_i_22__3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.227 f  L_reg/i__carry_i_20__3/O
                         net (fo=1, routed)           0.812    26.039    L_reg/i__carry_i_20__3_n_0
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.124    26.163 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           1.189    27.353    L_reg/i__carry_i_9__3_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I1_O)        0.124    27.477 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.512    27.989    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X61Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.374 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.374    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.488 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.488    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.801 r  timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.459    timerseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.306    29.765 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    30.047    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X60Y60         LUT5 (Prop_lut5_I4_O)        0.124    30.171 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.454    30.625    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.124    30.749 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.795    31.545    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.669 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.810    32.479    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.603 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.447    33.050    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I2_O)        0.117    33.167 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.019    35.186    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    38.927 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.927    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.032ns  (logic 10.581ns (32.033%)  route 22.451ns (67.967%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=2 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          0.987     6.575    L_reg/D_registers_q_reg[2][9]_0[6]
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.152     6.727 r  L_reg/L_69a47c94_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           1.154     7.881    L_reg/L_69a47c94_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I2_O)        0.326     8.207 r  L_reg/L_69a47c94_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.500     8.707    L_reg/L_69a47c94_remainder0__0_carry__1_i_8_n_0
    SLICE_X40Y64         LUT2 (Prop_lut2_I1_O)        0.118     8.825 f  L_reg/L_69a47c94_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           1.115     9.940    L_reg/L_69a47c94_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I4_O)        0.326    10.266 r  L_reg/L_69a47c94_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.026    11.292    L_reg/L_69a47c94_remainder0__0_carry_i_10_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.416 r  L_reg/L_69a47c94_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.416    aseg_driver/decimal_renderer/i__carry_i_28__0_0[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.963 r  aseg_driver/decimal_renderer/L_69a47c94_remainder0__0_carry/O[2]
                         net (fo=6, routed)           0.860    12.823    L_reg/L_69a47c94_remainder0[2]
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.330    13.153 r  L_reg/i__carry_i_17__0/O
                         net (fo=8, routed)           0.863    14.017    L_reg/i__carry_i_17__0_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I2_O)        0.326    14.343 f  L_reg/i__carry_i_37/O
                         net (fo=1, routed)           0.707    15.049    L_reg/i__carry_i_37_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.124    15.173 r  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.951    16.124    L_reg/i__carry_i_33_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.248 f  L_reg/i__carry_i_34/O
                         net (fo=2, routed)           1.166    17.414    L_reg/i__carry_i_34_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I0_O)        0.124    17.538 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.619    18.157    L_reg/i__carry_i_16_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.124    18.281 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.808    19.089    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X37Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.213 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.213    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.745 r  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.745    aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.058 f  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.108    21.167    L_reg/L_69a47c94_remainder0_inferred__1/i__carry__2[3]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.306    21.473 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.995    22.468    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.592 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.477    24.069    L_reg/i__carry_i_22_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I5_O)        0.124    24.193 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.712    24.905    L_reg/i__carry_i_20_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I3_O)        0.124    25.029 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.967    25.996    L_reg/i__carry_i_9_n_0
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.120 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.193    26.313    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[2]
    SLICE_X36Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.698 r  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.698    aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.812 r  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.812    aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.125 r  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.655    27.780    aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.306    28.086 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.162    28.248    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I4_O)        0.124    28.372 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.833    29.205    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.152    29.357 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.432    29.789    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.326    30.115 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.147    31.262    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I0_O)        0.153    31.415 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.013    34.428    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    38.164 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.164    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.985ns  (logic 10.566ns (32.032%)  route 22.419ns (67.968%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=2 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          0.987     6.575    L_reg/D_registers_q_reg[2][9]_0[6]
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.152     6.727 r  L_reg/L_69a47c94_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           1.154     7.881    L_reg/L_69a47c94_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I2_O)        0.326     8.207 r  L_reg/L_69a47c94_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.500     8.707    L_reg/L_69a47c94_remainder0__0_carry__1_i_8_n_0
    SLICE_X40Y64         LUT2 (Prop_lut2_I1_O)        0.118     8.825 f  L_reg/L_69a47c94_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           1.115     9.940    L_reg/L_69a47c94_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I4_O)        0.326    10.266 r  L_reg/L_69a47c94_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.026    11.292    L_reg/L_69a47c94_remainder0__0_carry_i_10_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.416 r  L_reg/L_69a47c94_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.416    aseg_driver/decimal_renderer/i__carry_i_28__0_0[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.963 r  aseg_driver/decimal_renderer/L_69a47c94_remainder0__0_carry/O[2]
                         net (fo=6, routed)           0.860    12.823    L_reg/L_69a47c94_remainder0[2]
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.330    13.153 r  L_reg/i__carry_i_17__0/O
                         net (fo=8, routed)           0.863    14.017    L_reg/i__carry_i_17__0_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I2_O)        0.326    14.343 f  L_reg/i__carry_i_37/O
                         net (fo=1, routed)           0.707    15.049    L_reg/i__carry_i_37_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.124    15.173 r  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.951    16.124    L_reg/i__carry_i_33_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.248 f  L_reg/i__carry_i_34/O
                         net (fo=2, routed)           1.166    17.414    L_reg/i__carry_i_34_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I0_O)        0.124    17.538 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.619    18.157    L_reg/i__carry_i_16_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.124    18.281 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.808    19.089    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X37Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.213 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.213    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.745 r  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.745    aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.058 f  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.108    21.167    L_reg/L_69a47c94_remainder0_inferred__1/i__carry__2[3]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.306    21.473 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.995    22.468    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.592 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.477    24.069    L_reg/i__carry_i_22_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I5_O)        0.124    24.193 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.712    24.905    L_reg/i__carry_i_20_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I3_O)        0.124    25.029 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.967    25.996    L_reg/i__carry_i_9_n_0
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.120 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.193    26.313    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[2]
    SLICE_X36Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.698 r  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.698    aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.812 r  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.812    aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.125 f  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.655    27.780    aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.306    28.086 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.162    28.248    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I4_O)        0.124    28.372 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.833    29.205    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.152    29.357 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.432    29.789    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.326    30.115 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.963    31.078    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I0_O)        0.146    31.224 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.165    34.389    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    38.117 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.117    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.947ns  (logic 10.227ns (31.040%)  route 22.720ns (68.960%))
  Logic Levels:           30  (CARRY4=6 LUT2=4 LUT3=3 LUT4=2 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=16, routed)          0.987     6.575    L_reg/D_registers_q_reg[2][9]_0[6]
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.152     6.727 r  L_reg/L_69a47c94_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           1.154     7.881    L_reg/L_69a47c94_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I2_O)        0.326     8.207 r  L_reg/L_69a47c94_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.500     8.707    L_reg/L_69a47c94_remainder0__0_carry__1_i_8_n_0
    SLICE_X40Y64         LUT2 (Prop_lut2_I1_O)        0.118     8.825 f  L_reg/L_69a47c94_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           1.115     9.940    L_reg/L_69a47c94_remainder0__0_carry__1_i_7_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I4_O)        0.326    10.266 r  L_reg/L_69a47c94_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.026    11.292    L_reg/L_69a47c94_remainder0__0_carry_i_10_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.416 r  L_reg/L_69a47c94_remainder0__0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.416    aseg_driver/decimal_renderer/i__carry_i_28__0_0[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.963 r  aseg_driver/decimal_renderer/L_69a47c94_remainder0__0_carry/O[2]
                         net (fo=6, routed)           0.860    12.823    L_reg/L_69a47c94_remainder0[2]
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.330    13.153 r  L_reg/i__carry_i_17__0/O
                         net (fo=8, routed)           0.863    14.017    L_reg/i__carry_i_17__0_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I2_O)        0.326    14.343 f  L_reg/i__carry_i_37/O
                         net (fo=1, routed)           0.707    15.049    L_reg/i__carry_i_37_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.124    15.173 r  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.951    16.124    L_reg/i__carry_i_33_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.248 f  L_reg/i__carry_i_34/O
                         net (fo=2, routed)           1.166    17.414    L_reg/i__carry_i_34_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I0_O)        0.124    17.538 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.619    18.157    L_reg/i__carry_i_16_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.124    18.281 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.808    19.089    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X37Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.213 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.213    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.745 r  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.745    aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.058 f  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.108    21.167    L_reg/L_69a47c94_remainder0_inferred__1/i__carry__2[3]
    SLICE_X36Y63         LUT5 (Prop_lut5_I0_O)        0.306    21.473 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.995    22.468    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    22.592 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.477    24.069    L_reg/i__carry_i_22_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I5_O)        0.124    24.193 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.712    24.905    L_reg/i__carry_i_20_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I3_O)        0.124    25.029 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.967    25.996    L_reg/i__carry_i_9_n_0
    SLICE_X37Y59         LUT2 (Prop_lut2_I1_O)        0.124    26.120 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.193    26.313    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15[2]
    SLICE_X36Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.698 r  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.698    aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.812 r  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.812    aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.125 f  aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.655    27.780    aseg_driver/decimal_renderer/L_69a47c94_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.306    28.086 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.162    28.248    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I4_O)        0.124    28.372 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.511    28.883    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.007 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.808    29.815    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.124    29.939 f  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.149    30.088    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.124    30.212 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.834    31.046    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.124    31.170 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.392    34.562    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    38.079 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.079    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.396ns (76.926%)  route 0.419ns (23.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.419     2.119    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.351 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.351    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1671886846[1].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.438ns (70.478%)  route 0.603ns (29.522%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.593     1.537    forLoop_idx_0_1671886846[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_1671886846[1].cond_butt_sel_desel/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1671886846[1].cond_butt_sel_desel/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.154     1.855    forLoop_idx_0_1671886846[1].cond_butt_sel_desel/D_ctr_q_reg[10]
    SLICE_X64Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.900 r  forLoop_idx_0_1671886846[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           0.448     2.348    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.578 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.578    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1671886846[0].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.421ns (66.849%)  route 0.704ns (33.151%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.593     1.537    forLoop_idx_0_1671886846[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  forLoop_idx_0_1671886846[0].cond_butt_sel_desel/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1671886846[0].cond_butt_sel_desel/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.166     1.843    forLoop_idx_0_1671886846[0].cond_butt_sel_desel/D_ctr_q_reg[10]
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  forLoop_idx_0_1671886846[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=14, routed)          0.539     2.427    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.662 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.662    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.383ns (60.131%)  route 0.917ns (39.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.551     1.495    display/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.917     2.553    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.795 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.795    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.369ns (59.352%)  route 0.937ns (40.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.551     1.495    display/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.937     2.573    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.801 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.801    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.386ns (58.766%)  route 0.972ns (41.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.551     1.495    display/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.972     2.608    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.853 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.853    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 1.628ns (36.669%)  route 2.811ns (63.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.225     3.729    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.853 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.439    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 1.628ns (36.669%)  route 2.811ns (63.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.225     3.729    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.853 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.439    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 1.628ns (36.669%)  route 2.811ns (63.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.225     3.729    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.853 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.439    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 1.628ns (36.669%)  route 2.811ns (63.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.225     3.729    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.853 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.439    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 1.628ns (36.669%)  route 2.811ns (63.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.225     3.729    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.853 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.439    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.101ns  (logic 1.618ns (39.460%)  route 2.483ns (60.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.849     3.343    forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.467 r  forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.634     4.101    forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.508     4.912    forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.060ns  (logic 1.611ns (39.678%)  route 2.449ns (60.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.631     3.118    forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.242 r  forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.818     4.060    forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.508     4.912    forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.726ns  (logic 1.619ns (43.438%)  route 2.108ns (56.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.565     3.060    forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.184 r  forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.543     3.726    forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.502     4.906    forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.697ns  (logic 1.617ns (43.745%)  route 2.080ns (56.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.403     2.896    forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.020 r  forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.677     3.697    forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.497     4.901    forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.608ns  (logic 1.615ns (44.761%)  route 1.993ns (55.239%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.470     2.961    forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.085 r  forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.523     3.608    forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.502     4.906    forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.311ns (31.061%)  route 0.691ns (68.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.575     0.841    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.886 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.115     1.002    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y67         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.855     2.045    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y67         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.304ns (28.931%)  route 0.746ns (71.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.570     0.828    forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.873 r  forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.176     1.050    forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.856     2.046    forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_1841616449[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1841616449[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.313ns (29.719%)  route 0.741ns (70.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.546     0.815    forLoop_idx_0_1841616449[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.860 r  forLoop_idx_0_1841616449[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.195     1.055    forLoop_idx_0_1841616449[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_1841616449[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.851     2.041    forLoop_idx_0_1841616449[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_1841616449[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.306ns (27.927%)  route 0.790ns (72.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.538     0.799    forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.844 r  forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.252     1.096    forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.851     2.041    forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y78         SRLC32E                                      r  forLoop_idx_0_1841616449[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.099ns  (logic 0.307ns (27.965%)  route 0.792ns (72.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.603     0.865    forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.910 r  forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.189     1.099    forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.856     2.046    forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_1841616449[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.300ns (24.249%)  route 0.936ns (75.751%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.633     0.887    forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.932 r  forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.303     1.236    forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.861     2.051    forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1671886846[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.307ns (24.565%)  route 0.943ns (75.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.712     0.974    forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.019 r  forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.231     1.250    forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.861     2.051    forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y53         SRLC32E                                      r  forLoop_idx_0_1671886846[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.316ns (23.354%)  route 1.038ns (76.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.849     1.121    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.166 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.355    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.316ns (23.354%)  route 1.038ns (76.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.849     1.121    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.166 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.355    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.316ns (23.354%)  route 1.038ns (76.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.849     1.121    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.166 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.355    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





