// Seed: 4066390368
program module_0 ();
  logic id_1;
  assign module_2.id_2 = 0;
endprogram
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri id_3,
    input tri1 id_4,
    output tri id_5,
    input supply1 id_6,
    input tri id_7
    , id_12,
    output tri0 id_8,
    input tri1 id_9,
    input tri0 id_10
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    output logic id_2
);
  module_0 modCall_1 ();
  initial id_2 <= 1;
endmodule
