--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/k/i/kiarash/Documents/6.111/FPGA_Telephony/my jizz/transport/transport.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/k/i/kiarash/Documents/6.111/FPGA_Telephony/my jizz/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
switch<0>   |    8.729(R)|   -4.141(R)|clock_27mhz_BUFGP |   0.000|
switch<1>   |    8.179(R)|   -4.069(R)|clock_27mhz_BUFGP |   0.000|
switch<2>   |    8.120(R)|   -4.010(R)|clock_27mhz_BUFGP |   0.000|
switch<3>   |    8.038(R)|   -3.928(R)|clock_27mhz_BUFGP |   0.000|
switch<4>   |    6.903(R)|   -2.100(R)|clock_27mhz_BUFGP |   0.000|
switch<5>   |    7.738(R)|   -3.186(R)|clock_27mhz_BUFGP |   0.000|
switch<6>   |    7.847(R)|   -3.511(R)|clock_27mhz_BUFGP |   0.000|
switch<7>   |    7.614(R)|   -3.278(R)|clock_27mhz_BUFGP |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
disp_clock  |   10.314(R)|clock_27mhz_BUFGP |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |    8.498|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec 10 16:46:18 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 374 MB



