library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 10
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n4918_o : std_logic;
  signal n4919_o : std_logic;
  signal n4920_o : std_logic;
  signal n4921_o : std_logic;
  signal n4922_o : std_logic;
  signal n4923_o : std_logic;
  signal n4924_o : std_logic;
  signal n4925_o : std_logic;
  signal n4926_o : std_logic;
  signal n4927_o : std_logic_vector (2 downto 0);
begin
  o <= n4927_o;
  -- vhdl_source/peres.vhdl:13:17
  n4918_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n4919_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n4920_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n4921_o <= n4919_o xor n4920_o;
  -- vhdl_source/peres.vhdl:15:17
  n4922_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n4923_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n4924_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n4925_o <= n4923_o and n4924_o;
  -- vhdl_source/peres.vhdl:15:21
  n4926_o <= n4922_o xor n4925_o;
  n4927_o <= n4918_o & n4921_o & n4926_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n3979_o : std_logic;
  signal n3980_o : std_logic;
  signal n3981_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n3982 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3985_o : std_logic;
  signal n3986_o : std_logic;
  signal n3987_o : std_logic;
  signal n3988_o : std_logic;
  signal n3989_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n3990 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3993_o : std_logic;
  signal n3994_o : std_logic;
  signal n3995_o : std_logic;
  signal n3996_o : std_logic;
  signal n3997_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n3998 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4001_o : std_logic;
  signal n4002_o : std_logic;
  signal n4003_o : std_logic;
  signal n4004_o : std_logic;
  signal n4005_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n4006 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4009_o : std_logic;
  signal n4010_o : std_logic;
  signal n4011_o : std_logic;
  signal n4012_o : std_logic;
  signal n4013_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n4014 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4017_o : std_logic;
  signal n4018_o : std_logic;
  signal n4019_o : std_logic;
  signal n4020_o : std_logic;
  signal n4021_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n4022 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4025_o : std_logic;
  signal n4026_o : std_logic;
  signal n4027_o : std_logic;
  signal n4028_o : std_logic;
  signal n4029_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n4030 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4033_o : std_logic;
  signal n4034_o : std_logic;
  signal n4035_o : std_logic;
  signal n4036_o : std_logic;
  signal n4037_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n4038 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4041_o : std_logic;
  signal n4042_o : std_logic;
  signal n4043_o : std_logic;
  signal n4044_o : std_logic;
  signal n4045_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n4046 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4049_o : std_logic;
  signal n4050_o : std_logic;
  signal n4051_o : std_logic;
  signal n4052_o : std_logic;
  signal n4053_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n4054 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4057_o : std_logic;
  signal n4058_o : std_logic;
  signal n4059_o : std_logic;
  signal n4060_o : std_logic;
  signal n4061_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n4062 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4065_o : std_logic;
  signal n4066_o : std_logic;
  signal n4067_o : std_logic;
  signal n4068_o : std_logic;
  signal n4069_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n4070 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4073_o : std_logic;
  signal n4074_o : std_logic;
  signal n4075_o : std_logic;
  signal n4076_o : std_logic;
  signal n4077_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n4078 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4081_o : std_logic;
  signal n4082_o : std_logic;
  signal n4083_o : std_logic;
  signal n4084_o : std_logic;
  signal n4085_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n4086 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4089_o : std_logic;
  signal n4090_o : std_logic;
  signal n4091_o : std_logic;
  signal n4092_o : std_logic;
  signal n4093_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n4094 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4097_o : std_logic;
  signal n4098_o : std_logic;
  signal n4099_o : std_logic;
  signal n4100_o : std_logic;
  signal n4101_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n4102 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4105_o : std_logic;
  signal n4106_o : std_logic;
  signal n4107_o : std_logic;
  signal n4108_o : std_logic;
  signal n4109_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n4110 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4113_o : std_logic;
  signal n4114_o : std_logic;
  signal n4115_o : std_logic;
  signal n4116_o : std_logic;
  signal n4117_o : std_logic;
  signal n4118_o : std_logic;
  signal n4119_o : std_logic;
  signal n4120_o : std_logic;
  signal n4121_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n4122 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4125_o : std_logic;
  signal n4126_o : std_logic;
  signal n4127_o : std_logic;
  signal n4128_o : std_logic;
  signal n4129_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n4130 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4133_o : std_logic;
  signal n4134_o : std_logic;
  signal n4135_o : std_logic;
  signal n4136_o : std_logic;
  signal n4137_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n4138 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4141_o : std_logic;
  signal n4142_o : std_logic;
  signal n4143_o : std_logic;
  signal n4144_o : std_logic;
  signal n4145_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n4146 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4149_o : std_logic;
  signal n4150_o : std_logic;
  signal n4151_o : std_logic;
  signal n4152_o : std_logic;
  signal n4153_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n4154 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4157_o : std_logic;
  signal n4158_o : std_logic;
  signal n4159_o : std_logic;
  signal n4160_o : std_logic;
  signal n4161_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n4162 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4165_o : std_logic;
  signal n4166_o : std_logic;
  signal n4167_o : std_logic;
  signal n4168_o : std_logic;
  signal n4169_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n4170 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4173_o : std_logic;
  signal n4174_o : std_logic;
  signal n4175_o : std_logic;
  signal n4176_o : std_logic;
  signal n4177_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n4178 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4181_o : std_logic;
  signal n4182_o : std_logic;
  signal n4183_o : std_logic;
  signal n4184_o : std_logic;
  signal n4185_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n4186 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4189_o : std_logic;
  signal n4190_o : std_logic;
  signal n4191_o : std_logic;
  signal n4192_o : std_logic;
  signal n4193_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n4194 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4197_o : std_logic;
  signal n4198_o : std_logic;
  signal n4199_o : std_logic;
  signal n4200_o : std_logic;
  signal n4201_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n4202 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4205_o : std_logic;
  signal n4206_o : std_logic;
  signal n4207_o : std_logic;
  signal n4208_o : std_logic;
  signal n4209_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n4210 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4213_o : std_logic;
  signal n4214_o : std_logic;
  signal n4215_o : std_logic;
  signal n4216_o : std_logic;
  signal n4217_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n4218 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4221_o : std_logic;
  signal n4222_o : std_logic;
  signal n4223_o : std_logic;
  signal n4224_o : std_logic;
  signal n4225_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n4226 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4229_o : std_logic;
  signal n4230_o : std_logic;
  signal n4231_o : std_logic;
  signal n4232_o : std_logic;
  signal n4233_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n4234 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4237_o : std_logic;
  signal n4238_o : std_logic;
  signal n4239_o : std_logic;
  signal n4240_o : std_logic;
  signal n4241_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n4242 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4245_o : std_logic;
  signal n4246_o : std_logic;
  signal n4247_o : std_logic_vector (1 downto 0);
  signal n4248_o : std_logic;
  signal n4249_o : std_logic;
  signal n4250_o : std_logic;
  signal n4251_o : std_logic_vector (1 downto 0);
  signal n4252_o : std_logic;
  signal n4253_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n4254 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4257_o : std_logic;
  signal n4258_o : std_logic;
  signal n4259_o : std_logic;
  signal n4260_o : std_logic;
  signal n4261_o : std_logic;
  signal n4262_o : std_logic_vector (1 downto 0);
  signal n4263_o : std_logic;
  signal n4264_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n4265 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4268_o : std_logic;
  signal n4269_o : std_logic;
  signal n4270_o : std_logic;
  signal n4271_o : std_logic;
  signal n4272_o : std_logic;
  signal n4273_o : std_logic_vector (1 downto 0);
  signal n4274_o : std_logic;
  signal n4275_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n4276 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4279_o : std_logic;
  signal n4280_o : std_logic;
  signal n4281_o : std_logic;
  signal n4282_o : std_logic;
  signal n4283_o : std_logic;
  signal n4284_o : std_logic_vector (1 downto 0);
  signal n4285_o : std_logic;
  signal n4286_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n4287 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4290_o : std_logic;
  signal n4291_o : std_logic;
  signal n4292_o : std_logic;
  signal n4293_o : std_logic;
  signal n4294_o : std_logic;
  signal n4295_o : std_logic_vector (1 downto 0);
  signal n4296_o : std_logic;
  signal n4297_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n4298 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4301_o : std_logic;
  signal n4302_o : std_logic;
  signal n4303_o : std_logic;
  signal n4304_o : std_logic;
  signal n4305_o : std_logic;
  signal n4306_o : std_logic_vector (1 downto 0);
  signal n4307_o : std_logic;
  signal n4308_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n4309 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4312_o : std_logic;
  signal n4313_o : std_logic;
  signal n4314_o : std_logic;
  signal n4315_o : std_logic;
  signal n4316_o : std_logic;
  signal n4317_o : std_logic_vector (1 downto 0);
  signal n4318_o : std_logic;
  signal n4319_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n4320 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4323_o : std_logic;
  signal n4324_o : std_logic;
  signal n4325_o : std_logic;
  signal n4326_o : std_logic;
  signal n4327_o : std_logic;
  signal n4328_o : std_logic_vector (1 downto 0);
  signal n4329_o : std_logic;
  signal n4330_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n4331 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4334_o : std_logic;
  signal n4335_o : std_logic;
  signal n4336_o : std_logic;
  signal n4337_o : std_logic;
  signal n4338_o : std_logic;
  signal n4339_o : std_logic_vector (1 downto 0);
  signal n4340_o : std_logic;
  signal n4341_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n4342 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4345_o : std_logic;
  signal n4346_o : std_logic;
  signal n4347_o : std_logic;
  signal n4348_o : std_logic;
  signal n4349_o : std_logic;
  signal n4350_o : std_logic_vector (1 downto 0);
  signal n4351_o : std_logic;
  signal n4352_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n4353 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4356_o : std_logic;
  signal n4357_o : std_logic;
  signal n4358_o : std_logic;
  signal n4359_o : std_logic;
  signal n4360_o : std_logic;
  signal n4361_o : std_logic_vector (1 downto 0);
  signal n4362_o : std_logic;
  signal n4363_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n4364 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4367_o : std_logic;
  signal n4368_o : std_logic;
  signal n4369_o : std_logic;
  signal n4370_o : std_logic;
  signal n4371_o : std_logic;
  signal n4372_o : std_logic_vector (1 downto 0);
  signal n4373_o : std_logic;
  signal n4374_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n4375 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4378_o : std_logic;
  signal n4379_o : std_logic;
  signal n4380_o : std_logic;
  signal n4381_o : std_logic;
  signal n4382_o : std_logic;
  signal n4383_o : std_logic_vector (1 downto 0);
  signal n4384_o : std_logic;
  signal n4385_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n4386 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4389_o : std_logic;
  signal n4390_o : std_logic;
  signal n4391_o : std_logic;
  signal n4392_o : std_logic;
  signal n4393_o : std_logic;
  signal n4394_o : std_logic_vector (1 downto 0);
  signal n4395_o : std_logic;
  signal n4396_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n4397 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4400_o : std_logic;
  signal n4401_o : std_logic;
  signal n4402_o : std_logic;
  signal n4403_o : std_logic;
  signal n4404_o : std_logic;
  signal n4405_o : std_logic_vector (1 downto 0);
  signal n4406_o : std_logic;
  signal n4407_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n4408 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4411_o : std_logic;
  signal n4412_o : std_logic;
  signal n4413_o : std_logic;
  signal n4414_o : std_logic;
  signal n4415_o : std_logic;
  signal n4416_o : std_logic_vector (1 downto 0);
  signal n4417_o : std_logic;
  signal n4418_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n4419 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4422_o : std_logic;
  signal n4423_o : std_logic;
  signal n4424_o : std_logic;
  signal n4425_o : std_logic;
  signal n4426_o : std_logic;
  signal n4427_o : std_logic_vector (1 downto 0);
  signal n4428_o : std_logic;
  signal n4429_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n4430 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4433_o : std_logic;
  signal n4434_o : std_logic;
  signal n4435_o : std_logic;
  signal n4436_o : std_logic;
  signal n4437_o : std_logic;
  signal n4438_o : std_logic;
  signal n4439_o : std_logic;
  signal n4440_o : std_logic_vector (1 downto 0);
  signal cnot_4_n4441 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n4444_o : std_logic;
  signal n4445_o : std_logic;
  signal n4446_o : std_logic;
  signal n4447_o : std_logic;
  signal n4448_o : std_logic_vector (1 downto 0);
  signal n4449_o : std_logic;
  signal n4450_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n4451 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4454_o : std_logic;
  signal n4455_o : std_logic;
  signal n4456_o : std_logic;
  signal n4457_o : std_logic;
  signal n4458_o : std_logic;
  signal n4459_o : std_logic_vector (1 downto 0);
  signal n4460_o : std_logic;
  signal n4461_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n4462 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4465_o : std_logic;
  signal n4466_o : std_logic;
  signal n4467_o : std_logic;
  signal n4468_o : std_logic;
  signal n4469_o : std_logic;
  signal n4470_o : std_logic_vector (1 downto 0);
  signal n4471_o : std_logic;
  signal n4472_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n4473 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4476_o : std_logic;
  signal n4477_o : std_logic;
  signal n4478_o : std_logic;
  signal n4479_o : std_logic;
  signal n4480_o : std_logic;
  signal n4481_o : std_logic_vector (1 downto 0);
  signal n4482_o : std_logic;
  signal n4483_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n4484 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4487_o : std_logic;
  signal n4488_o : std_logic;
  signal n4489_o : std_logic;
  signal n4490_o : std_logic;
  signal n4491_o : std_logic;
  signal n4492_o : std_logic_vector (1 downto 0);
  signal n4493_o : std_logic;
  signal n4494_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n4495 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4498_o : std_logic;
  signal n4499_o : std_logic;
  signal n4500_o : std_logic;
  signal n4501_o : std_logic;
  signal n4502_o : std_logic;
  signal n4503_o : std_logic_vector (1 downto 0);
  signal n4504_o : std_logic;
  signal n4505_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n4506 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4509_o : std_logic;
  signal n4510_o : std_logic;
  signal n4511_o : std_logic;
  signal n4512_o : std_logic;
  signal n4513_o : std_logic;
  signal n4514_o : std_logic_vector (1 downto 0);
  signal n4515_o : std_logic;
  signal n4516_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n4517 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4520_o : std_logic;
  signal n4521_o : std_logic;
  signal n4522_o : std_logic;
  signal n4523_o : std_logic;
  signal n4524_o : std_logic;
  signal n4525_o : std_logic_vector (1 downto 0);
  signal n4526_o : std_logic;
  signal n4527_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n4528 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4531_o : std_logic;
  signal n4532_o : std_logic;
  signal n4533_o : std_logic;
  signal n4534_o : std_logic;
  signal n4535_o : std_logic;
  signal n4536_o : std_logic_vector (1 downto 0);
  signal n4537_o : std_logic;
  signal n4538_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n4539 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4542_o : std_logic;
  signal n4543_o : std_logic;
  signal n4544_o : std_logic;
  signal n4545_o : std_logic;
  signal n4546_o : std_logic;
  signal n4547_o : std_logic_vector (1 downto 0);
  signal n4548_o : std_logic;
  signal n4549_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n4550 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4553_o : std_logic;
  signal n4554_o : std_logic;
  signal n4555_o : std_logic;
  signal n4556_o : std_logic;
  signal n4557_o : std_logic;
  signal n4558_o : std_logic_vector (1 downto 0);
  signal n4559_o : std_logic;
  signal n4560_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n4561 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4564_o : std_logic;
  signal n4565_o : std_logic;
  signal n4566_o : std_logic;
  signal n4567_o : std_logic;
  signal n4568_o : std_logic;
  signal n4569_o : std_logic_vector (1 downto 0);
  signal n4570_o : std_logic;
  signal n4571_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n4572 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4575_o : std_logic;
  signal n4576_o : std_logic;
  signal n4577_o : std_logic;
  signal n4578_o : std_logic;
  signal n4579_o : std_logic;
  signal n4580_o : std_logic_vector (1 downto 0);
  signal n4581_o : std_logic;
  signal n4582_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n4583 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4586_o : std_logic;
  signal n4587_o : std_logic;
  signal n4588_o : std_logic;
  signal n4589_o : std_logic;
  signal n4590_o : std_logic;
  signal n4591_o : std_logic_vector (1 downto 0);
  signal n4592_o : std_logic;
  signal n4593_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n4594 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4597_o : std_logic;
  signal n4598_o : std_logic;
  signal n4599_o : std_logic;
  signal n4600_o : std_logic;
  signal n4601_o : std_logic;
  signal n4602_o : std_logic_vector (1 downto 0);
  signal n4603_o : std_logic;
  signal n4604_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n4605 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4608_o : std_logic;
  signal n4609_o : std_logic;
  signal n4610_o : std_logic;
  signal n4611_o : std_logic;
  signal n4612_o : std_logic;
  signal n4613_o : std_logic_vector (1 downto 0);
  signal n4614_o : std_logic;
  signal n4615_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n4616 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4619_o : std_logic;
  signal n4620_o : std_logic;
  signal n4621_o : std_logic;
  signal n4622_o : std_logic;
  signal n4623_o : std_logic;
  signal n4624_o : std_logic_vector (1 downto 0);
  signal n4625_o : std_logic;
  signal n4626_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n4627 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4630_o : std_logic;
  signal n4631_o : std_logic;
  signal n4632_o : std_logic;
  signal n4633_o : std_logic;
  signal n4634_o : std_logic_vector (1 downto 0);
  signal n4635_o : std_logic;
  signal n4636_o : std_logic;
  signal n4637_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n4638 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4641_o : std_logic;
  signal n4642_o : std_logic;
  signal n4643_o : std_logic;
  signal n4644_o : std_logic;
  signal n4645_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n4646 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4649_o : std_logic;
  signal n4650_o : std_logic;
  signal n4651_o : std_logic;
  signal n4652_o : std_logic;
  signal n4653_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n4654 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4657_o : std_logic;
  signal n4658_o : std_logic;
  signal n4659_o : std_logic;
  signal n4660_o : std_logic;
  signal n4661_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n4662 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4665_o : std_logic;
  signal n4666_o : std_logic;
  signal n4667_o : std_logic;
  signal n4668_o : std_logic;
  signal n4669_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n4670 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4673_o : std_logic;
  signal n4674_o : std_logic;
  signal n4675_o : std_logic;
  signal n4676_o : std_logic;
  signal n4677_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n4678 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4681_o : std_logic;
  signal n4682_o : std_logic;
  signal n4683_o : std_logic;
  signal n4684_o : std_logic;
  signal n4685_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n4686 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4689_o : std_logic;
  signal n4690_o : std_logic;
  signal n4691_o : std_logic;
  signal n4692_o : std_logic;
  signal n4693_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n4694 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4697_o : std_logic;
  signal n4698_o : std_logic;
  signal n4699_o : std_logic;
  signal n4700_o : std_logic;
  signal n4701_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n4702 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4705_o : std_logic;
  signal n4706_o : std_logic;
  signal n4707_o : std_logic;
  signal n4708_o : std_logic;
  signal n4709_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n4710 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4713_o : std_logic;
  signal n4714_o : std_logic;
  signal n4715_o : std_logic;
  signal n4716_o : std_logic;
  signal n4717_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n4718 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4721_o : std_logic;
  signal n4722_o : std_logic;
  signal n4723_o : std_logic;
  signal n4724_o : std_logic;
  signal n4725_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n4726 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4729_o : std_logic;
  signal n4730_o : std_logic;
  signal n4731_o : std_logic;
  signal n4732_o : std_logic;
  signal n4733_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n4734 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4737_o : std_logic;
  signal n4738_o : std_logic;
  signal n4739_o : std_logic;
  signal n4740_o : std_logic;
  signal n4741_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n4742 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4745_o : std_logic;
  signal n4746_o : std_logic;
  signal n4747_o : std_logic;
  signal n4748_o : std_logic;
  signal n4749_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n4750 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4753_o : std_logic;
  signal n4754_o : std_logic;
  signal n4755_o : std_logic;
  signal n4756_o : std_logic;
  signal n4757_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n4758 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4761_o : std_logic;
  signal n4762_o : std_logic;
  signal n4763_o : std_logic;
  signal n4764_o : std_logic;
  signal n4765_o : std_logic;
  signal n4766_o : std_logic;
  signal n4767_o : std_logic;
  signal n4768_o : std_logic;
  signal n4769_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n4770 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4773_o : std_logic;
  signal n4774_o : std_logic;
  signal n4775_o : std_logic;
  signal n4776_o : std_logic;
  signal n4777_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n4778 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4781_o : std_logic;
  signal n4782_o : std_logic;
  signal n4783_o : std_logic;
  signal n4784_o : std_logic;
  signal n4785_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n4786 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4789_o : std_logic;
  signal n4790_o : std_logic;
  signal n4791_o : std_logic;
  signal n4792_o : std_logic;
  signal n4793_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n4794 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4797_o : std_logic;
  signal n4798_o : std_logic;
  signal n4799_o : std_logic;
  signal n4800_o : std_logic;
  signal n4801_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n4802 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4805_o : std_logic;
  signal n4806_o : std_logic;
  signal n4807_o : std_logic;
  signal n4808_o : std_logic;
  signal n4809_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n4810 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4813_o : std_logic;
  signal n4814_o : std_logic;
  signal n4815_o : std_logic;
  signal n4816_o : std_logic;
  signal n4817_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n4818 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4821_o : std_logic;
  signal n4822_o : std_logic;
  signal n4823_o : std_logic;
  signal n4824_o : std_logic;
  signal n4825_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n4826 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4829_o : std_logic;
  signal n4830_o : std_logic;
  signal n4831_o : std_logic;
  signal n4832_o : std_logic;
  signal n4833_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n4834 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4837_o : std_logic;
  signal n4838_o : std_logic;
  signal n4839_o : std_logic;
  signal n4840_o : std_logic;
  signal n4841_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n4842 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4845_o : std_logic;
  signal n4846_o : std_logic;
  signal n4847_o : std_logic;
  signal n4848_o : std_logic;
  signal n4849_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n4850 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4853_o : std_logic;
  signal n4854_o : std_logic;
  signal n4855_o : std_logic;
  signal n4856_o : std_logic;
  signal n4857_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n4858 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4861_o : std_logic;
  signal n4862_o : std_logic;
  signal n4863_o : std_logic;
  signal n4864_o : std_logic;
  signal n4865_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n4866 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4869_o : std_logic;
  signal n4870_o : std_logic;
  signal n4871_o : std_logic;
  signal n4872_o : std_logic;
  signal n4873_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n4874 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4877_o : std_logic;
  signal n4878_o : std_logic;
  signal n4879_o : std_logic;
  signal n4880_o : std_logic;
  signal n4881_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n4882 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4885_o : std_logic;
  signal n4886_o : std_logic;
  signal n4887_o : std_logic;
  signal n4888_o : std_logic;
  signal n4889_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n4890 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4893_o : std_logic;
  signal n4894_o : std_logic;
  signal n4895_o : std_logic;
  signal n4896_o : std_logic;
  signal n4897_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n4898 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4901_o : std_logic;
  signal n4902_o : std_logic;
  signal n4903_o : std_logic_vector (17 downto 0);
  signal n4904_o : std_logic_vector (17 downto 0);
  signal n4905_o : std_logic_vector (17 downto 0);
  signal n4906_o : std_logic_vector (17 downto 0);
  signal n4907_o : std_logic_vector (17 downto 0);
  signal n4908_o : std_logic_vector (17 downto 0);
  signal n4909_o : std_logic_vector (17 downto 0);
  signal n4910_o : std_logic_vector (17 downto 0);
  signal n4911_o : std_logic_vector (17 downto 0);
  signal n4912_o : std_logic_vector (17 downto 0);
  signal n4913_o : std_logic_vector (17 downto 0);
  signal n4914_o : std_logic_vector (17 downto 0);
  signal n4915_o : std_logic_vector (17 downto 0);
  signal n4916_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n4903_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n4904_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n4905_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n4906_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n4907_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n4908_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n4909_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n4910_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n4911_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n4912_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n4913_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n4914_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n4915_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n4916_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n3979_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3980_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3981_o <= n3979_o & n3980_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n3982 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n3981_o,
    o => gen1_n1_cnot1_j_o);
  n3985_o <= gen1_n1_cnot1_j_n3982 (1);
  n3986_o <= gen1_n1_cnot1_j_n3982 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3987_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3988_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3989_o <= n3987_o & n3988_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n3990 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n3989_o,
    o => gen1_n2_cnot1_j_o);
  n3993_o <= gen1_n2_cnot1_j_n3990 (1);
  n3994_o <= gen1_n2_cnot1_j_n3990 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3995_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3996_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3997_o <= n3995_o & n3996_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n3998 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n3997_o,
    o => gen1_n3_cnot1_j_o);
  n4001_o <= gen1_n3_cnot1_j_n3998 (1);
  n4002_o <= gen1_n3_cnot1_j_n3998 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4003_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4004_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4005_o <= n4003_o & n4004_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n4006 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n4005_o,
    o => gen1_n4_cnot1_j_o);
  n4009_o <= gen1_n4_cnot1_j_n4006 (1);
  n4010_o <= gen1_n4_cnot1_j_n4006 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4011_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4012_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4013_o <= n4011_o & n4012_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n4014 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n4013_o,
    o => gen1_n5_cnot1_j_o);
  n4017_o <= gen1_n5_cnot1_j_n4014 (1);
  n4018_o <= gen1_n5_cnot1_j_n4014 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4019_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4020_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4021_o <= n4019_o & n4020_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n4022 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n4021_o,
    o => gen1_n6_cnot1_j_o);
  n4025_o <= gen1_n6_cnot1_j_n4022 (1);
  n4026_o <= gen1_n6_cnot1_j_n4022 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4027_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4028_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4029_o <= n4027_o & n4028_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n4030 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n4029_o,
    o => gen1_n7_cnot1_j_o);
  n4033_o <= gen1_n7_cnot1_j_n4030 (1);
  n4034_o <= gen1_n7_cnot1_j_n4030 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4035_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4036_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4037_o <= n4035_o & n4036_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n4038 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n4037_o,
    o => gen1_n8_cnot1_j_o);
  n4041_o <= gen1_n8_cnot1_j_n4038 (1);
  n4042_o <= gen1_n8_cnot1_j_n4038 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4043_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4044_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4045_o <= n4043_o & n4044_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n4046 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n4045_o,
    o => gen1_n9_cnot1_j_o);
  n4049_o <= gen1_n9_cnot1_j_n4046 (1);
  n4050_o <= gen1_n9_cnot1_j_n4046 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4051_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4052_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4053_o <= n4051_o & n4052_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n4054 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n4053_o,
    o => gen1_n10_cnot1_j_o);
  n4057_o <= gen1_n10_cnot1_j_n4054 (1);
  n4058_o <= gen1_n10_cnot1_j_n4054 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4059_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4060_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4061_o <= n4059_o & n4060_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n4062 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n4061_o,
    o => gen1_n11_cnot1_j_o);
  n4065_o <= gen1_n11_cnot1_j_n4062 (1);
  n4066_o <= gen1_n11_cnot1_j_n4062 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4067_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4068_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4069_o <= n4067_o & n4068_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n4070 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n4069_o,
    o => gen1_n12_cnot1_j_o);
  n4073_o <= gen1_n12_cnot1_j_n4070 (1);
  n4074_o <= gen1_n12_cnot1_j_n4070 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4075_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4076_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4077_o <= n4075_o & n4076_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n4078 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n4077_o,
    o => gen1_n13_cnot1_j_o);
  n4081_o <= gen1_n13_cnot1_j_n4078 (1);
  n4082_o <= gen1_n13_cnot1_j_n4078 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4083_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4084_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4085_o <= n4083_o & n4084_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n4086 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n4085_o,
    o => gen1_n14_cnot1_j_o);
  n4089_o <= gen1_n14_cnot1_j_n4086 (1);
  n4090_o <= gen1_n14_cnot1_j_n4086 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4091_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4092_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4093_o <= n4091_o & n4092_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n4094 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n4093_o,
    o => gen1_n15_cnot1_j_o);
  n4097_o <= gen1_n15_cnot1_j_n4094 (1);
  n4098_o <= gen1_n15_cnot1_j_n4094 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4099_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4100_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4101_o <= n4099_o & n4100_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n4102 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n4101_o,
    o => gen1_n16_cnot1_j_o);
  n4105_o <= gen1_n16_cnot1_j_n4102 (1);
  n4106_o <= gen1_n16_cnot1_j_n4102 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4107_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4108_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4109_o <= n4107_o & n4108_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n4110 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n4109_o,
    o => gen1_n17_cnot1_j_o);
  n4113_o <= gen1_n17_cnot1_j_n4110 (1);
  n4114_o <= gen1_n17_cnot1_j_n4110 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n4115_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n4116_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n4117_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n4118_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4119_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4120_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4121_o <= n4119_o & n4120_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n4122 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n4121_o,
    o => gen2_n17_cnot2_j_o);
  n4125_o <= gen2_n17_cnot2_j_n4122 (1);
  n4126_o <= gen2_n17_cnot2_j_n4122 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4127_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4128_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4129_o <= n4127_o & n4128_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n4130 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n4129_o,
    o => gen2_n16_cnot2_j_o);
  n4133_o <= gen2_n16_cnot2_j_n4130 (1);
  n4134_o <= gen2_n16_cnot2_j_n4130 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4135_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4136_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4137_o <= n4135_o & n4136_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n4138 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n4137_o,
    o => gen2_n15_cnot2_j_o);
  n4141_o <= gen2_n15_cnot2_j_n4138 (1);
  n4142_o <= gen2_n15_cnot2_j_n4138 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4143_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4144_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4145_o <= n4143_o & n4144_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n4146 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n4145_o,
    o => gen2_n14_cnot2_j_o);
  n4149_o <= gen2_n14_cnot2_j_n4146 (1);
  n4150_o <= gen2_n14_cnot2_j_n4146 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4151_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4152_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4153_o <= n4151_o & n4152_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n4154 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n4153_o,
    o => gen2_n13_cnot2_j_o);
  n4157_o <= gen2_n13_cnot2_j_n4154 (1);
  n4158_o <= gen2_n13_cnot2_j_n4154 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4159_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4160_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4161_o <= n4159_o & n4160_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n4162 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n4161_o,
    o => gen2_n12_cnot2_j_o);
  n4165_o <= gen2_n12_cnot2_j_n4162 (1);
  n4166_o <= gen2_n12_cnot2_j_n4162 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4167_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4168_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4169_o <= n4167_o & n4168_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n4170 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n4169_o,
    o => gen2_n11_cnot2_j_o);
  n4173_o <= gen2_n11_cnot2_j_n4170 (1);
  n4174_o <= gen2_n11_cnot2_j_n4170 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4175_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4176_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4177_o <= n4175_o & n4176_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n4178 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n4177_o,
    o => gen2_n10_cnot2_j_o);
  n4181_o <= gen2_n10_cnot2_j_n4178 (1);
  n4182_o <= gen2_n10_cnot2_j_n4178 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4183_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4184_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4185_o <= n4183_o & n4184_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n4186 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n4185_o,
    o => gen2_n9_cnot2_j_o);
  n4189_o <= gen2_n9_cnot2_j_n4186 (1);
  n4190_o <= gen2_n9_cnot2_j_n4186 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4191_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4192_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4193_o <= n4191_o & n4192_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n4194 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n4193_o,
    o => gen2_n8_cnot2_j_o);
  n4197_o <= gen2_n8_cnot2_j_n4194 (1);
  n4198_o <= gen2_n8_cnot2_j_n4194 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4199_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4200_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4201_o <= n4199_o & n4200_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n4202 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n4201_o,
    o => gen2_n7_cnot2_j_o);
  n4205_o <= gen2_n7_cnot2_j_n4202 (1);
  n4206_o <= gen2_n7_cnot2_j_n4202 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4207_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4208_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4209_o <= n4207_o & n4208_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n4210 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n4209_o,
    o => gen2_n6_cnot2_j_o);
  n4213_o <= gen2_n6_cnot2_j_n4210 (1);
  n4214_o <= gen2_n6_cnot2_j_n4210 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4215_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4216_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4217_o <= n4215_o & n4216_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n4218 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n4217_o,
    o => gen2_n5_cnot2_j_o);
  n4221_o <= gen2_n5_cnot2_j_n4218 (1);
  n4222_o <= gen2_n5_cnot2_j_n4218 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4223_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4224_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4225_o <= n4223_o & n4224_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n4226 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n4225_o,
    o => gen2_n4_cnot2_j_o);
  n4229_o <= gen2_n4_cnot2_j_n4226 (1);
  n4230_o <= gen2_n4_cnot2_j_n4226 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4231_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4232_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4233_o <= n4231_o & n4232_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n4234 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n4233_o,
    o => gen2_n3_cnot2_j_o);
  n4237_o <= gen2_n3_cnot2_j_n4234 (1);
  n4238_o <= gen2_n3_cnot2_j_n4234 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4239_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4240_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4241_o <= n4239_o & n4240_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n4242 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n4241_o,
    o => gen2_n2_cnot2_j_o);
  n4245_o <= gen2_n2_cnot2_j_n4242 (1);
  n4246_o <= gen2_n2_cnot2_j_n4242 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n4247_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n4248_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4249_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4250_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4251_o <= n4249_o & n4250_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4252_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4253_o <= n4251_o & n4252_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n4254 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n4253_o,
    o => gen3_n1_ccnot3_j_o);
  n4257_o <= gen3_n1_ccnot3_j_n4254 (2);
  n4258_o <= gen3_n1_ccnot3_j_n4254 (1);
  n4259_o <= gen3_n1_ccnot3_j_n4254 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4260_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4261_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4262_o <= n4260_o & n4261_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4263_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4264_o <= n4262_o & n4263_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n4265 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n4264_o,
    o => gen3_n2_ccnot3_j_o);
  n4268_o <= gen3_n2_ccnot3_j_n4265 (2);
  n4269_o <= gen3_n2_ccnot3_j_n4265 (1);
  n4270_o <= gen3_n2_ccnot3_j_n4265 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4271_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4272_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4273_o <= n4271_o & n4272_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4274_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4275_o <= n4273_o & n4274_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n4276 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n4275_o,
    o => gen3_n3_ccnot3_j_o);
  n4279_o <= gen3_n3_ccnot3_j_n4276 (2);
  n4280_o <= gen3_n3_ccnot3_j_n4276 (1);
  n4281_o <= gen3_n3_ccnot3_j_n4276 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4282_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4283_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4284_o <= n4282_o & n4283_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4285_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4286_o <= n4284_o & n4285_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n4287 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n4286_o,
    o => gen3_n4_ccnot3_j_o);
  n4290_o <= gen3_n4_ccnot3_j_n4287 (2);
  n4291_o <= gen3_n4_ccnot3_j_n4287 (1);
  n4292_o <= gen3_n4_ccnot3_j_n4287 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4293_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4294_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4295_o <= n4293_o & n4294_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4296_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4297_o <= n4295_o & n4296_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n4298 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n4297_o,
    o => gen3_n5_ccnot3_j_o);
  n4301_o <= gen3_n5_ccnot3_j_n4298 (2);
  n4302_o <= gen3_n5_ccnot3_j_n4298 (1);
  n4303_o <= gen3_n5_ccnot3_j_n4298 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4304_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4305_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4306_o <= n4304_o & n4305_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4307_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4308_o <= n4306_o & n4307_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n4309 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n4308_o,
    o => gen3_n6_ccnot3_j_o);
  n4312_o <= gen3_n6_ccnot3_j_n4309 (2);
  n4313_o <= gen3_n6_ccnot3_j_n4309 (1);
  n4314_o <= gen3_n6_ccnot3_j_n4309 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4315_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4316_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4317_o <= n4315_o & n4316_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4318_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4319_o <= n4317_o & n4318_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n4320 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n4319_o,
    o => gen3_n7_ccnot3_j_o);
  n4323_o <= gen3_n7_ccnot3_j_n4320 (2);
  n4324_o <= gen3_n7_ccnot3_j_n4320 (1);
  n4325_o <= gen3_n7_ccnot3_j_n4320 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4326_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4327_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4328_o <= n4326_o & n4327_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4329_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4330_o <= n4328_o & n4329_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n4331 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n4330_o,
    o => gen3_n8_ccnot3_j_o);
  n4334_o <= gen3_n8_ccnot3_j_n4331 (2);
  n4335_o <= gen3_n8_ccnot3_j_n4331 (1);
  n4336_o <= gen3_n8_ccnot3_j_n4331 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4337_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4338_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4339_o <= n4337_o & n4338_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4340_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4341_o <= n4339_o & n4340_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n4342 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n4341_o,
    o => gen3_n9_ccnot3_j_o);
  n4345_o <= gen3_n9_ccnot3_j_n4342 (2);
  n4346_o <= gen3_n9_ccnot3_j_n4342 (1);
  n4347_o <= gen3_n9_ccnot3_j_n4342 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4348_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4349_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4350_o <= n4348_o & n4349_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4351_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4352_o <= n4350_o & n4351_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n4353 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n4352_o,
    o => gen3_n10_ccnot3_j_o);
  n4356_o <= gen3_n10_ccnot3_j_n4353 (2);
  n4357_o <= gen3_n10_ccnot3_j_n4353 (1);
  n4358_o <= gen3_n10_ccnot3_j_n4353 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4359_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4360_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4361_o <= n4359_o & n4360_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4362_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4363_o <= n4361_o & n4362_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n4364 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n4363_o,
    o => gen3_n11_ccnot3_j_o);
  n4367_o <= gen3_n11_ccnot3_j_n4364 (2);
  n4368_o <= gen3_n11_ccnot3_j_n4364 (1);
  n4369_o <= gen3_n11_ccnot3_j_n4364 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4370_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4371_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4372_o <= n4370_o & n4371_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4373_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4374_o <= n4372_o & n4373_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n4375 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n4374_o,
    o => gen3_n12_ccnot3_j_o);
  n4378_o <= gen3_n12_ccnot3_j_n4375 (2);
  n4379_o <= gen3_n12_ccnot3_j_n4375 (1);
  n4380_o <= gen3_n12_ccnot3_j_n4375 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4381_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4382_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4383_o <= n4381_o & n4382_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4384_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4385_o <= n4383_o & n4384_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n4386 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n4385_o,
    o => gen3_n13_ccnot3_j_o);
  n4389_o <= gen3_n13_ccnot3_j_n4386 (2);
  n4390_o <= gen3_n13_ccnot3_j_n4386 (1);
  n4391_o <= gen3_n13_ccnot3_j_n4386 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4392_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4393_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4394_o <= n4392_o & n4393_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4395_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4396_o <= n4394_o & n4395_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n4397 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n4396_o,
    o => gen3_n14_ccnot3_j_o);
  n4400_o <= gen3_n14_ccnot3_j_n4397 (2);
  n4401_o <= gen3_n14_ccnot3_j_n4397 (1);
  n4402_o <= gen3_n14_ccnot3_j_n4397 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4403_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4404_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4405_o <= n4403_o & n4404_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4406_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4407_o <= n4405_o & n4406_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n4408 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n4407_o,
    o => gen3_n15_ccnot3_j_o);
  n4411_o <= gen3_n15_ccnot3_j_n4408 (2);
  n4412_o <= gen3_n15_ccnot3_j_n4408 (1);
  n4413_o <= gen3_n15_ccnot3_j_n4408 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4414_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4415_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4416_o <= n4414_o & n4415_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4417_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4418_o <= n4416_o & n4417_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n4419 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n4418_o,
    o => gen3_n16_ccnot3_j_o);
  n4422_o <= gen3_n16_ccnot3_j_n4419 (2);
  n4423_o <= gen3_n16_ccnot3_j_n4419 (1);
  n4424_o <= gen3_n16_ccnot3_j_n4419 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4425_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4426_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4427_o <= n4425_o & n4426_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4428_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4429_o <= n4427_o & n4428_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n4430 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n4429_o,
    o => gen3_n17_ccnot3_j_o);
  n4433_o <= gen3_n17_ccnot3_j_n4430 (2);
  n4434_o <= gen3_n17_ccnot3_j_n4430 (1);
  n4435_o <= gen3_n17_ccnot3_j_n4430 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n4436_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n4437_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n4438_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n4439_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n4440_o <= n4438_o & n4439_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n4441 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n4440_o,
    o => cnot_4_o);
  n4444_o <= cnot_4_n4441 (1);
  n4445_o <= cnot_4_n4441 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4446_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4447_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4448_o <= n4446_o & n4447_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4449_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4450_o <= n4448_o & n4449_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n4451 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n4450_o,
    o => gen4_n16_peres4_j_o);
  n4454_o <= gen4_n16_peres4_j_n4451 (2);
  n4455_o <= gen4_n16_peres4_j_n4451 (1);
  n4456_o <= gen4_n16_peres4_j_n4451 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4457_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4458_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4459_o <= n4457_o & n4458_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4460_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4461_o <= n4459_o & n4460_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n4462 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n4461_o,
    o => gen4_n15_peres4_j_o);
  n4465_o <= gen4_n15_peres4_j_n4462 (2);
  n4466_o <= gen4_n15_peres4_j_n4462 (1);
  n4467_o <= gen4_n15_peres4_j_n4462 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4468_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4469_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4470_o <= n4468_o & n4469_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4471_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4472_o <= n4470_o & n4471_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n4473 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n4472_o,
    o => gen4_n14_peres4_j_o);
  n4476_o <= gen4_n14_peres4_j_n4473 (2);
  n4477_o <= gen4_n14_peres4_j_n4473 (1);
  n4478_o <= gen4_n14_peres4_j_n4473 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4479_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4480_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4481_o <= n4479_o & n4480_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4482_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4483_o <= n4481_o & n4482_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n4484 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n4483_o,
    o => gen4_n13_peres4_j_o);
  n4487_o <= gen4_n13_peres4_j_n4484 (2);
  n4488_o <= gen4_n13_peres4_j_n4484 (1);
  n4489_o <= gen4_n13_peres4_j_n4484 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4490_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4491_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4492_o <= n4490_o & n4491_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4493_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4494_o <= n4492_o & n4493_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n4495 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n4494_o,
    o => gen4_n12_peres4_j_o);
  n4498_o <= gen4_n12_peres4_j_n4495 (2);
  n4499_o <= gen4_n12_peres4_j_n4495 (1);
  n4500_o <= gen4_n12_peres4_j_n4495 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4501_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4502_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4503_o <= n4501_o & n4502_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4504_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4505_o <= n4503_o & n4504_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n4506 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n4505_o,
    o => gen4_n11_peres4_j_o);
  n4509_o <= gen4_n11_peres4_j_n4506 (2);
  n4510_o <= gen4_n11_peres4_j_n4506 (1);
  n4511_o <= gen4_n11_peres4_j_n4506 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4512_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4513_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4514_o <= n4512_o & n4513_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4515_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4516_o <= n4514_o & n4515_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n4517 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n4516_o,
    o => gen4_n10_peres4_j_o);
  n4520_o <= gen4_n10_peres4_j_n4517 (2);
  n4521_o <= gen4_n10_peres4_j_n4517 (1);
  n4522_o <= gen4_n10_peres4_j_n4517 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4523_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4524_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4525_o <= n4523_o & n4524_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4526_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4527_o <= n4525_o & n4526_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n4528 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n4527_o,
    o => gen4_n9_peres4_j_o);
  n4531_o <= gen4_n9_peres4_j_n4528 (2);
  n4532_o <= gen4_n9_peres4_j_n4528 (1);
  n4533_o <= gen4_n9_peres4_j_n4528 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4534_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4535_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4536_o <= n4534_o & n4535_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4537_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4538_o <= n4536_o & n4537_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n4539 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n4538_o,
    o => gen4_n8_peres4_j_o);
  n4542_o <= gen4_n8_peres4_j_n4539 (2);
  n4543_o <= gen4_n8_peres4_j_n4539 (1);
  n4544_o <= gen4_n8_peres4_j_n4539 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4545_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4546_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4547_o <= n4545_o & n4546_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4548_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4549_o <= n4547_o & n4548_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n4550 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n4549_o,
    o => gen4_n7_peres4_j_o);
  n4553_o <= gen4_n7_peres4_j_n4550 (2);
  n4554_o <= gen4_n7_peres4_j_n4550 (1);
  n4555_o <= gen4_n7_peres4_j_n4550 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4556_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4557_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4558_o <= n4556_o & n4557_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4559_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4560_o <= n4558_o & n4559_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n4561 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n4560_o,
    o => gen4_n6_peres4_j_o);
  n4564_o <= gen4_n6_peres4_j_n4561 (2);
  n4565_o <= gen4_n6_peres4_j_n4561 (1);
  n4566_o <= gen4_n6_peres4_j_n4561 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4567_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4568_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4569_o <= n4567_o & n4568_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4570_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4571_o <= n4569_o & n4570_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n4572 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n4571_o,
    o => gen4_n5_peres4_j_o);
  n4575_o <= gen4_n5_peres4_j_n4572 (2);
  n4576_o <= gen4_n5_peres4_j_n4572 (1);
  n4577_o <= gen4_n5_peres4_j_n4572 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4578_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4579_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4580_o <= n4578_o & n4579_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4581_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4582_o <= n4580_o & n4581_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n4583 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n4582_o,
    o => gen4_n4_peres4_j_o);
  n4586_o <= gen4_n4_peres4_j_n4583 (2);
  n4587_o <= gen4_n4_peres4_j_n4583 (1);
  n4588_o <= gen4_n4_peres4_j_n4583 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4589_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4590_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4591_o <= n4589_o & n4590_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4592_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4593_o <= n4591_o & n4592_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n4594 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n4593_o,
    o => gen4_n3_peres4_j_o);
  n4597_o <= gen4_n3_peres4_j_n4594 (2);
  n4598_o <= gen4_n3_peres4_j_n4594 (1);
  n4599_o <= gen4_n3_peres4_j_n4594 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4600_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4601_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4602_o <= n4600_o & n4601_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4603_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4604_o <= n4602_o & n4603_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n4605 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n4604_o,
    o => gen4_n2_peres4_j_o);
  n4608_o <= gen4_n2_peres4_j_n4605 (2);
  n4609_o <= gen4_n2_peres4_j_n4605 (1);
  n4610_o <= gen4_n2_peres4_j_n4605 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4611_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4612_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4613_o <= n4611_o & n4612_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4614_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4615_o <= n4613_o & n4614_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n4616 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n4615_o,
    o => gen4_n1_peres4_j_o);
  n4619_o <= gen4_n1_peres4_j_n4616 (2);
  n4620_o <= gen4_n1_peres4_j_n4616 (1);
  n4621_o <= gen4_n1_peres4_j_n4616 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4622_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4623_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4624_o <= n4622_o & n4623_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4625_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4626_o <= n4624_o & n4625_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n4627 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n4626_o,
    o => gen4_n0_peres4_j_o);
  n4630_o <= gen4_n0_peres4_j_n4627 (2);
  n4631_o <= gen4_n0_peres4_j_n4627 (1);
  n4632_o <= gen4_n0_peres4_j_n4627 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n4633_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n4634_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4635_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4636_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4637_o <= n4635_o & n4636_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n4638 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n4637_o,
    o => gen5_n1_cnot5_j_o);
  n4641_o <= gen5_n1_cnot5_j_n4638 (1);
  n4642_o <= gen5_n1_cnot5_j_n4638 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4643_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4644_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4645_o <= n4643_o & n4644_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n4646 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n4645_o,
    o => gen5_n2_cnot5_j_o);
  n4649_o <= gen5_n2_cnot5_j_n4646 (1);
  n4650_o <= gen5_n2_cnot5_j_n4646 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4651_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4652_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4653_o <= n4651_o & n4652_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n4654 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n4653_o,
    o => gen5_n3_cnot5_j_o);
  n4657_o <= gen5_n3_cnot5_j_n4654 (1);
  n4658_o <= gen5_n3_cnot5_j_n4654 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4659_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4660_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4661_o <= n4659_o & n4660_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n4662 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n4661_o,
    o => gen5_n4_cnot5_j_o);
  n4665_o <= gen5_n4_cnot5_j_n4662 (1);
  n4666_o <= gen5_n4_cnot5_j_n4662 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4667_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4668_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4669_o <= n4667_o & n4668_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n4670 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n4669_o,
    o => gen5_n5_cnot5_j_o);
  n4673_o <= gen5_n5_cnot5_j_n4670 (1);
  n4674_o <= gen5_n5_cnot5_j_n4670 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4675_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4676_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4677_o <= n4675_o & n4676_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n4678 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n4677_o,
    o => gen5_n6_cnot5_j_o);
  n4681_o <= gen5_n6_cnot5_j_n4678 (1);
  n4682_o <= gen5_n6_cnot5_j_n4678 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4683_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4684_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4685_o <= n4683_o & n4684_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n4686 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n4685_o,
    o => gen5_n7_cnot5_j_o);
  n4689_o <= gen5_n7_cnot5_j_n4686 (1);
  n4690_o <= gen5_n7_cnot5_j_n4686 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4691_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4692_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4693_o <= n4691_o & n4692_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n4694 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n4693_o,
    o => gen5_n8_cnot5_j_o);
  n4697_o <= gen5_n8_cnot5_j_n4694 (1);
  n4698_o <= gen5_n8_cnot5_j_n4694 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4699_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4700_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4701_o <= n4699_o & n4700_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n4702 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n4701_o,
    o => gen5_n9_cnot5_j_o);
  n4705_o <= gen5_n9_cnot5_j_n4702 (1);
  n4706_o <= gen5_n9_cnot5_j_n4702 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4707_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4708_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4709_o <= n4707_o & n4708_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n4710 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n4709_o,
    o => gen5_n10_cnot5_j_o);
  n4713_o <= gen5_n10_cnot5_j_n4710 (1);
  n4714_o <= gen5_n10_cnot5_j_n4710 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4715_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4716_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4717_o <= n4715_o & n4716_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n4718 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n4717_o,
    o => gen5_n11_cnot5_j_o);
  n4721_o <= gen5_n11_cnot5_j_n4718 (1);
  n4722_o <= gen5_n11_cnot5_j_n4718 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4723_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4724_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4725_o <= n4723_o & n4724_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n4726 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n4725_o,
    o => gen5_n12_cnot5_j_o);
  n4729_o <= gen5_n12_cnot5_j_n4726 (1);
  n4730_o <= gen5_n12_cnot5_j_n4726 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4731_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4732_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4733_o <= n4731_o & n4732_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n4734 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n4733_o,
    o => gen5_n13_cnot5_j_o);
  n4737_o <= gen5_n13_cnot5_j_n4734 (1);
  n4738_o <= gen5_n13_cnot5_j_n4734 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4739_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4740_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4741_o <= n4739_o & n4740_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n4742 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n4741_o,
    o => gen5_n14_cnot5_j_o);
  n4745_o <= gen5_n14_cnot5_j_n4742 (1);
  n4746_o <= gen5_n14_cnot5_j_n4742 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4747_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4748_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4749_o <= n4747_o & n4748_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n4750 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n4749_o,
    o => gen5_n15_cnot5_j_o);
  n4753_o <= gen5_n15_cnot5_j_n4750 (1);
  n4754_o <= gen5_n15_cnot5_j_n4750 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4755_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4756_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4757_o <= n4755_o & n4756_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n4758 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n4757_o,
    o => gen5_n16_cnot5_j_o);
  n4761_o <= gen5_n16_cnot5_j_n4758 (1);
  n4762_o <= gen5_n16_cnot5_j_n4758 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n4763_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n4764_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n4765_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n4766_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4767_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4768_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4769_o <= n4767_o & n4768_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n4770 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n4769_o,
    o => gen6_n1_cnot1_j_o);
  n4773_o <= gen6_n1_cnot1_j_n4770 (1);
  n4774_o <= gen6_n1_cnot1_j_n4770 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4775_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4776_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4777_o <= n4775_o & n4776_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n4778 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n4777_o,
    o => gen6_n2_cnot1_j_o);
  n4781_o <= gen6_n2_cnot1_j_n4778 (1);
  n4782_o <= gen6_n2_cnot1_j_n4778 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4783_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4784_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4785_o <= n4783_o & n4784_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n4786 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n4785_o,
    o => gen6_n3_cnot1_j_o);
  n4789_o <= gen6_n3_cnot1_j_n4786 (1);
  n4790_o <= gen6_n3_cnot1_j_n4786 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4791_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4792_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4793_o <= n4791_o & n4792_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n4794 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n4793_o,
    o => gen6_n4_cnot1_j_o);
  n4797_o <= gen6_n4_cnot1_j_n4794 (1);
  n4798_o <= gen6_n4_cnot1_j_n4794 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4799_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4800_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4801_o <= n4799_o & n4800_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n4802 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n4801_o,
    o => gen6_n5_cnot1_j_o);
  n4805_o <= gen6_n5_cnot1_j_n4802 (1);
  n4806_o <= gen6_n5_cnot1_j_n4802 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4807_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4808_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4809_o <= n4807_o & n4808_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n4810 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n4809_o,
    o => gen6_n6_cnot1_j_o);
  n4813_o <= gen6_n6_cnot1_j_n4810 (1);
  n4814_o <= gen6_n6_cnot1_j_n4810 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4815_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4816_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4817_o <= n4815_o & n4816_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n4818 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n4817_o,
    o => gen6_n7_cnot1_j_o);
  n4821_o <= gen6_n7_cnot1_j_n4818 (1);
  n4822_o <= gen6_n7_cnot1_j_n4818 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4823_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4824_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4825_o <= n4823_o & n4824_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n4826 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n4825_o,
    o => gen6_n8_cnot1_j_o);
  n4829_o <= gen6_n8_cnot1_j_n4826 (1);
  n4830_o <= gen6_n8_cnot1_j_n4826 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4831_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4832_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4833_o <= n4831_o & n4832_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n4834 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n4833_o,
    o => gen6_n9_cnot1_j_o);
  n4837_o <= gen6_n9_cnot1_j_n4834 (1);
  n4838_o <= gen6_n9_cnot1_j_n4834 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4839_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4840_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4841_o <= n4839_o & n4840_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n4842 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n4841_o,
    o => gen6_n10_cnot1_j_o);
  n4845_o <= gen6_n10_cnot1_j_n4842 (1);
  n4846_o <= gen6_n10_cnot1_j_n4842 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4847_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4848_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4849_o <= n4847_o & n4848_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n4850 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n4849_o,
    o => gen6_n11_cnot1_j_o);
  n4853_o <= gen6_n11_cnot1_j_n4850 (1);
  n4854_o <= gen6_n11_cnot1_j_n4850 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4855_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4856_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4857_o <= n4855_o & n4856_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n4858 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n4857_o,
    o => gen6_n12_cnot1_j_o);
  n4861_o <= gen6_n12_cnot1_j_n4858 (1);
  n4862_o <= gen6_n12_cnot1_j_n4858 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4863_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4864_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4865_o <= n4863_o & n4864_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n4866 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n4865_o,
    o => gen6_n13_cnot1_j_o);
  n4869_o <= gen6_n13_cnot1_j_n4866 (1);
  n4870_o <= gen6_n13_cnot1_j_n4866 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4871_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4872_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4873_o <= n4871_o & n4872_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n4874 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n4873_o,
    o => gen6_n14_cnot1_j_o);
  n4877_o <= gen6_n14_cnot1_j_n4874 (1);
  n4878_o <= gen6_n14_cnot1_j_n4874 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4879_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4880_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4881_o <= n4879_o & n4880_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n4882 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n4881_o,
    o => gen6_n15_cnot1_j_o);
  n4885_o <= gen6_n15_cnot1_j_n4882 (1);
  n4886_o <= gen6_n15_cnot1_j_n4882 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4887_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4888_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4889_o <= n4887_o & n4888_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n4890 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n4889_o,
    o => gen6_n16_cnot1_j_o);
  n4893_o <= gen6_n16_cnot1_j_n4890 (1);
  n4894_o <= gen6_n16_cnot1_j_n4890 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4895_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4896_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4897_o <= n4895_o & n4896_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n4898 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n4897_o,
    o => gen6_n17_cnot1_j_o);
  n4901_o <= gen6_n17_cnot1_j_n4898 (1);
  n4902_o <= gen6_n17_cnot1_j_n4898 (0);
  n4903_o <= n4113_o & n4105_o & n4097_o & n4089_o & n4081_o & n4073_o & n4065_o & n4057_o & n4049_o & n4041_o & n4033_o & n4025_o & n4017_o & n4009_o & n4001_o & n3993_o & n3985_o & n4115_o;
  n4904_o <= n4114_o & n4106_o & n4098_o & n4090_o & n4082_o & n4074_o & n4066_o & n4058_o & n4050_o & n4042_o & n4034_o & n4026_o & n4018_o & n4010_o & n4002_o & n3994_o & n3986_o & n4116_o;
  n4905_o <= n4118_o & n4125_o & n4133_o & n4141_o & n4149_o & n4157_o & n4165_o & n4173_o & n4181_o & n4189_o & n4197_o & n4205_o & n4213_o & n4221_o & n4229_o & n4237_o & n4245_o & n4117_o;
  n4906_o <= n4126_o & n4134_o & n4142_o & n4150_o & n4158_o & n4166_o & n4174_o & n4182_o & n4190_o & n4198_o & n4206_o & n4214_o & n4222_o & n4230_o & n4238_o & n4246_o & n4247_o;
  n4907_o <= n4435_o & n4424_o & n4413_o & n4402_o & n4391_o & n4380_o & n4369_o & n4358_o & n4347_o & n4336_o & n4325_o & n4314_o & n4303_o & n4292_o & n4281_o & n4270_o & n4259_o & n4248_o;
  n4908_o <= n4436_o & n4434_o & n4423_o & n4412_o & n4401_o & n4390_o & n4379_o & n4368_o & n4357_o & n4346_o & n4335_o & n4324_o & n4313_o & n4302_o & n4291_o & n4280_o & n4269_o & n4258_o;
  n4909_o <= n4437_o & n4433_o & n4422_o & n4411_o & n4400_o & n4389_o & n4378_o & n4367_o & n4356_o & n4345_o & n4334_o & n4323_o & n4312_o & n4301_o & n4290_o & n4279_o & n4268_o & n4257_o;
  n4910_o <= n4444_o & n4454_o & n4465_o & n4476_o & n4487_o & n4498_o & n4509_o & n4520_o & n4531_o & n4542_o & n4553_o & n4564_o & n4575_o & n4586_o & n4597_o & n4608_o & n4619_o & n4630_o;
  n4911_o <= n4456_o & n4467_o & n4478_o & n4489_o & n4500_o & n4511_o & n4522_o & n4533_o & n4544_o & n4555_o & n4566_o & n4577_o & n4588_o & n4599_o & n4610_o & n4621_o & n4632_o & n4633_o;
  n4912_o <= n4445_o & n4455_o & n4466_o & n4477_o & n4488_o & n4499_o & n4510_o & n4521_o & n4532_o & n4543_o & n4554_o & n4565_o & n4576_o & n4587_o & n4598_o & n4609_o & n4620_o & n4631_o;
  n4913_o <= n4762_o & n4754_o & n4746_o & n4738_o & n4730_o & n4722_o & n4714_o & n4706_o & n4698_o & n4690_o & n4682_o & n4674_o & n4666_o & n4658_o & n4650_o & n4642_o & n4634_o;
  n4914_o <= n4764_o & n4761_o & n4753_o & n4745_o & n4737_o & n4729_o & n4721_o & n4713_o & n4705_o & n4697_o & n4689_o & n4681_o & n4673_o & n4665_o & n4657_o & n4649_o & n4641_o & n4763_o;
  n4915_o <= n4901_o & n4893_o & n4885_o & n4877_o & n4869_o & n4861_o & n4853_o & n4845_o & n4837_o & n4829_o & n4821_o & n4813_o & n4805_o & n4797_o & n4789_o & n4781_o & n4773_o & n4765_o;
  n4916_o <= n4902_o & n4894_o & n4886_o & n4878_o & n4870_o & n4862_o & n4854_o & n4846_o & n4838_o & n4830_o & n4822_o & n4814_o & n4806_o & n4798_o & n4790_o & n4782_o & n4774_o & n4766_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n3970_o : std_logic_vector (1 downto 0);
  signal n3971_o : std_logic;
  signal n3972_o : std_logic;
  signal n3973_o : std_logic;
  signal n3974_o : std_logic;
  signal n3975_o : std_logic;
  signal n3976_o : std_logic_vector (2 downto 0);
begin
  o <= n3976_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n3970_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n3971_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n3972_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n3973_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n3974_o <= n3972_o and n3973_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n3975_o <= n3971_o xor n3974_o;
  n3976_o <= n3970_o & n3975_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic;
  signal n3967_o : std_logic;
  signal n3968_o : std_logic_vector (1 downto 0);
begin
  o <= n3968_o;
  -- vhdl_source/cnot.vhdl:24:17
  n3964_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n3965_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n3966_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n3967_o <= n3965_o xor n3966_o;
  n3968_o <= n3964_o & n3967_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_9 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_9;

architecture rtl of angleh_lookup_17_9 is
  signal n3944_o : std_logic;
  signal n3945_o : std_logic;
  signal n3946_o : std_logic;
  signal n3947_o : std_logic;
  signal n3948_o : std_logic;
  signal n3949_o : std_logic;
  signal n3950_o : std_logic;
  signal n3951_o : std_logic;
  signal n3952_o : std_logic;
  signal n3953_o : std_logic;
  signal n3954_o : std_logic;
  signal n3955_o : std_logic;
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic;
  signal n3961_o : std_logic;
  signal n3962_o : std_logic_vector (16 downto 0);
begin
  o <= n3962_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3944_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3945_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3946_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3947_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3948_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3949_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3950_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3951_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3952_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3953_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3954_o <= not n3953_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3955_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3956_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3957_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3958_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3959_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3960_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3961_o <= i (0);
  n3962_o <= n3944_o & n3945_o & n3946_o & n3947_o & n3948_o & n3949_o & n3950_o & n3951_o & n3952_o & n3954_o & n3955_o & n3956_o & n3957_o & n3958_o & n3959_o & n3960_o & n3961_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3871 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3874_o : std_logic;
  signal n3875_o : std_logic;
  signal n3876_o : std_logic;
  signal n3877_o : std_logic;
  signal n3878_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3879 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3882_o : std_logic;
  signal n3883_o : std_logic;
  signal n3884_o : std_logic;
  signal n3885_o : std_logic;
  signal n3886_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3887 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3890_o : std_logic;
  signal n3891_o : std_logic;
  signal n3892_o : std_logic;
  signal n3893_o : std_logic;
  signal n3894_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3895 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3898_o : std_logic;
  signal n3899_o : std_logic;
  signal n3900_o : std_logic;
  signal n3901_o : std_logic;
  signal n3902_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3903 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3906_o : std_logic;
  signal n3907_o : std_logic;
  signal n3908_o : std_logic;
  signal n3909_o : std_logic;
  signal n3910_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3911 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3914_o : std_logic;
  signal n3915_o : std_logic;
  signal n3916_o : std_logic;
  signal n3917_o : std_logic;
  signal n3918_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3919 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3922_o : std_logic;
  signal n3923_o : std_logic;
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3927 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3930_o : std_logic;
  signal n3931_o : std_logic;
  signal n3932_o : std_logic;
  signal n3933_o : std_logic;
  signal n3934_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3935 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3938_o : std_logic;
  signal n3939_o : std_logic;
  signal n3940_o : std_logic;
  signal n3941_o : std_logic_vector (8 downto 0);
  signal n3942_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n3940_o;
  o <= n3941_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3942_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3868_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3869_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3870_o <= n3868_o & n3869_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3871 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3870_o,
    o => gen1_n0_cnot0_o);
  n3874_o <= gen1_n0_cnot0_n3871 (1);
  n3875_o <= gen1_n0_cnot0_n3871 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3876_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3877_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3878_o <= n3876_o & n3877_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3879 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3878_o,
    o => gen1_n1_cnot0_o);
  n3882_o <= gen1_n1_cnot0_n3879 (1);
  n3883_o <= gen1_n1_cnot0_n3879 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3884_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3885_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3886_o <= n3884_o & n3885_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3887 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3886_o,
    o => gen1_n2_cnot0_o);
  n3890_o <= gen1_n2_cnot0_n3887 (1);
  n3891_o <= gen1_n2_cnot0_n3887 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3892_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3893_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3894_o <= n3892_o & n3893_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3895 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3894_o,
    o => gen1_n3_cnot0_o);
  n3898_o <= gen1_n3_cnot0_n3895 (1);
  n3899_o <= gen1_n3_cnot0_n3895 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3900_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3901_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3902_o <= n3900_o & n3901_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3903 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3902_o,
    o => gen1_n4_cnot0_o);
  n3906_o <= gen1_n4_cnot0_n3903 (1);
  n3907_o <= gen1_n4_cnot0_n3903 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3908_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3909_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3910_o <= n3908_o & n3909_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3911 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3910_o,
    o => gen1_n5_cnot0_o);
  n3914_o <= gen1_n5_cnot0_n3911 (1);
  n3915_o <= gen1_n5_cnot0_n3911 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3916_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3917_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3918_o <= n3916_o & n3917_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3919 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3918_o,
    o => gen1_n6_cnot0_o);
  n3922_o <= gen1_n6_cnot0_n3919 (1);
  n3923_o <= gen1_n6_cnot0_n3919 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3924_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3925_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3926_o <= n3924_o & n3925_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3927 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3926_o,
    o => gen1_n7_cnot0_o);
  n3930_o <= gen1_n7_cnot0_n3927 (1);
  n3931_o <= gen1_n7_cnot0_n3927 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3932_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3933_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3934_o <= n3932_o & n3933_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3935 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3934_o,
    o => gen1_n8_cnot0_o);
  n3938_o <= gen1_n8_cnot0_n3935 (1);
  n3939_o <= gen1_n8_cnot0_n3935 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3940_o <= ctrl_prop (9);
  n3941_o <= n3939_o & n3931_o & n3923_o & n3915_o & n3907_o & n3899_o & n3891_o & n3883_o & n3875_o;
  n3942_o <= n3938_o & n3930_o & n3922_o & n3914_o & n3906_o & n3898_o & n3890_o & n3882_o & n3874_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_8 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_8;

architecture rtl of angleh_lookup_17_8 is
  signal n3847_o : std_logic;
  signal n3848_o : std_logic;
  signal n3849_o : std_logic;
  signal n3850_o : std_logic;
  signal n3851_o : std_logic;
  signal n3852_o : std_logic;
  signal n3853_o : std_logic;
  signal n3854_o : std_logic;
  signal n3855_o : std_logic;
  signal n3856_o : std_logic;
  signal n3857_o : std_logic;
  signal n3858_o : std_logic;
  signal n3859_o : std_logic;
  signal n3860_o : std_logic;
  signal n3861_o : std_logic;
  signal n3862_o : std_logic;
  signal n3863_o : std_logic;
  signal n3864_o : std_logic;
  signal n3865_o : std_logic_vector (16 downto 0);
begin
  o <= n3865_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3847_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3848_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3849_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3850_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3851_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3852_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3853_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3854_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3855_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3856_o <= not n3855_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3857_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3858_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3859_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3860_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3861_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3862_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3863_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3864_o <= i (0);
  n3865_o <= n3847_o & n3848_o & n3849_o & n3850_o & n3851_o & n3852_o & n3853_o & n3854_o & n3856_o & n3857_o & n3858_o & n3859_o & n3860_o & n3861_o & n3862_o & n3863_o & n3864_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n3779_o : std_logic;
  signal n3780_o : std_logic;
  signal n3781_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3782 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic;
  signal n3788_o : std_logic;
  signal n3789_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3790 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic;
  signal n3796_o : std_logic;
  signal n3797_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3798 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3801_o : std_logic;
  signal n3802_o : std_logic;
  signal n3803_o : std_logic;
  signal n3804_o : std_logic;
  signal n3805_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3806 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3809_o : std_logic;
  signal n3810_o : std_logic;
  signal n3811_o : std_logic;
  signal n3812_o : std_logic;
  signal n3813_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3814 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3817_o : std_logic;
  signal n3818_o : std_logic;
  signal n3819_o : std_logic;
  signal n3820_o : std_logic;
  signal n3821_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3822 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3825_o : std_logic;
  signal n3826_o : std_logic;
  signal n3827_o : std_logic;
  signal n3828_o : std_logic;
  signal n3829_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3830 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3833_o : std_logic;
  signal n3834_o : std_logic;
  signal n3835_o : std_logic;
  signal n3836_o : std_logic;
  signal n3837_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3838 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3841_o : std_logic;
  signal n3842_o : std_logic;
  signal n3843_o : std_logic;
  signal n3844_o : std_logic_vector (7 downto 0);
  signal n3845_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n3843_o;
  o <= n3844_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3845_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3779_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3780_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3781_o <= n3779_o & n3780_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3782 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3781_o,
    o => gen1_n0_cnot0_o);
  n3785_o <= gen1_n0_cnot0_n3782 (1);
  n3786_o <= gen1_n0_cnot0_n3782 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3787_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3788_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3789_o <= n3787_o & n3788_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3790 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3789_o,
    o => gen1_n1_cnot0_o);
  n3793_o <= gen1_n1_cnot0_n3790 (1);
  n3794_o <= gen1_n1_cnot0_n3790 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3795_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3796_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3797_o <= n3795_o & n3796_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3798 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3797_o,
    o => gen1_n2_cnot0_o);
  n3801_o <= gen1_n2_cnot0_n3798 (1);
  n3802_o <= gen1_n2_cnot0_n3798 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3803_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3804_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3805_o <= n3803_o & n3804_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3806 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3805_o,
    o => gen1_n3_cnot0_o);
  n3809_o <= gen1_n3_cnot0_n3806 (1);
  n3810_o <= gen1_n3_cnot0_n3806 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3811_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3812_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3813_o <= n3811_o & n3812_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3814 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3813_o,
    o => gen1_n4_cnot0_o);
  n3817_o <= gen1_n4_cnot0_n3814 (1);
  n3818_o <= gen1_n4_cnot0_n3814 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3819_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3820_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3821_o <= n3819_o & n3820_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3822 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3821_o,
    o => gen1_n5_cnot0_o);
  n3825_o <= gen1_n5_cnot0_n3822 (1);
  n3826_o <= gen1_n5_cnot0_n3822 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3827_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3828_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3829_o <= n3827_o & n3828_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3830 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3829_o,
    o => gen1_n6_cnot0_o);
  n3833_o <= gen1_n6_cnot0_n3830 (1);
  n3834_o <= gen1_n6_cnot0_n3830 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3835_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3836_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3837_o <= n3835_o & n3836_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3838 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3837_o,
    o => gen1_n7_cnot0_o);
  n3841_o <= gen1_n7_cnot0_n3838 (1);
  n3842_o <= gen1_n7_cnot0_n3838 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3843_o <= ctrl_prop (8);
  n3844_o <= n3842_o & n3834_o & n3826_o & n3818_o & n3810_o & n3802_o & n3794_o & n3786_o;
  n3845_o <= n3841_o & n3833_o & n3825_o & n3817_o & n3809_o & n3801_o & n3793_o & n3785_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_7 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_7;

architecture rtl of angleh_lookup_17_7 is
  signal n3758_o : std_logic;
  signal n3759_o : std_logic;
  signal n3760_o : std_logic;
  signal n3761_o : std_logic;
  signal n3762_o : std_logic;
  signal n3763_o : std_logic;
  signal n3764_o : std_logic;
  signal n3765_o : std_logic;
  signal n3766_o : std_logic;
  signal n3767_o : std_logic;
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic;
  signal n3774_o : std_logic;
  signal n3775_o : std_logic;
  signal n3776_o : std_logic_vector (16 downto 0);
begin
  o <= n3776_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3758_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3759_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3760_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3761_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3762_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3763_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3764_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3765_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3766_o <= not n3765_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3767_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3768_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3769_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3770_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3771_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3772_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3773_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3774_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3775_o <= i (0);
  n3776_o <= n3758_o & n3759_o & n3760_o & n3761_o & n3762_o & n3763_o & n3764_o & n3766_o & n3767_o & n3768_o & n3769_o & n3770_o & n3771_o & n3772_o & n3773_o & n3774_o & n3775_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n3698_o : std_logic;
  signal n3699_o : std_logic;
  signal n3700_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3701 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3704_o : std_logic;
  signal n3705_o : std_logic;
  signal n3706_o : std_logic;
  signal n3707_o : std_logic;
  signal n3708_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3709 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3712_o : std_logic;
  signal n3713_o : std_logic;
  signal n3714_o : std_logic;
  signal n3715_o : std_logic;
  signal n3716_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3717 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3720_o : std_logic;
  signal n3721_o : std_logic;
  signal n3722_o : std_logic;
  signal n3723_o : std_logic;
  signal n3724_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3725 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3728_o : std_logic;
  signal n3729_o : std_logic;
  signal n3730_o : std_logic;
  signal n3731_o : std_logic;
  signal n3732_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3733 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3736_o : std_logic;
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3741 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3749 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3752_o : std_logic;
  signal n3753_o : std_logic;
  signal n3754_o : std_logic;
  signal n3755_o : std_logic_vector (6 downto 0);
  signal n3756_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n3754_o;
  o <= n3755_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3756_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3698_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3699_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3700_o <= n3698_o & n3699_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3701 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3700_o,
    o => gen1_n0_cnot0_o);
  n3704_o <= gen1_n0_cnot0_n3701 (1);
  n3705_o <= gen1_n0_cnot0_n3701 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3706_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3707_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3708_o <= n3706_o & n3707_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3709 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3708_o,
    o => gen1_n1_cnot0_o);
  n3712_o <= gen1_n1_cnot0_n3709 (1);
  n3713_o <= gen1_n1_cnot0_n3709 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3714_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3715_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3716_o <= n3714_o & n3715_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3717 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3716_o,
    o => gen1_n2_cnot0_o);
  n3720_o <= gen1_n2_cnot0_n3717 (1);
  n3721_o <= gen1_n2_cnot0_n3717 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3722_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3723_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3724_o <= n3722_o & n3723_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3725 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3724_o,
    o => gen1_n3_cnot0_o);
  n3728_o <= gen1_n3_cnot0_n3725 (1);
  n3729_o <= gen1_n3_cnot0_n3725 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3730_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3731_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3732_o <= n3730_o & n3731_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3733 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3732_o,
    o => gen1_n4_cnot0_o);
  n3736_o <= gen1_n4_cnot0_n3733 (1);
  n3737_o <= gen1_n4_cnot0_n3733 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3738_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3739_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3740_o <= n3738_o & n3739_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3741 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3740_o,
    o => gen1_n5_cnot0_o);
  n3744_o <= gen1_n5_cnot0_n3741 (1);
  n3745_o <= gen1_n5_cnot0_n3741 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3746_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3747_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3748_o <= n3746_o & n3747_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3749 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3748_o,
    o => gen1_n6_cnot0_o);
  n3752_o <= gen1_n6_cnot0_n3749 (1);
  n3753_o <= gen1_n6_cnot0_n3749 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3754_o <= ctrl_prop (7);
  n3755_o <= n3753_o & n3745_o & n3737_o & n3729_o & n3721_o & n3713_o & n3705_o;
  n3756_o <= n3752_o & n3744_o & n3736_o & n3728_o & n3720_o & n3712_o & n3704_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_6;

architecture rtl of angleh_lookup_17_6 is
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic;
  signal n3680_o : std_logic;
  signal n3681_o : std_logic;
  signal n3682_o : std_logic;
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic;
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic;
  signal n3691_o : std_logic;
  signal n3692_o : std_logic;
  signal n3693_o : std_logic;
  signal n3694_o : std_logic;
  signal n3695_o : std_logic_vector (16 downto 0);
begin
  o <= n3695_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3677_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3678_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3679_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3680_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3681_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3682_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3683_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3684_o <= not n3683_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3685_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3686_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3687_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3688_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3689_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3690_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3691_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3692_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3693_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3694_o <= i (0);
  n3695_o <= n3677_o & n3678_o & n3679_o & n3680_o & n3681_o & n3682_o & n3684_o & n3685_o & n3686_o & n3687_o & n3688_o & n3689_o & n3690_o & n3691_o & n3692_o & n3693_o & n3694_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3625_o : std_logic;
  signal n3626_o : std_logic;
  signal n3627_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3628 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3631_o : std_logic;
  signal n3632_o : std_logic;
  signal n3633_o : std_logic;
  signal n3634_o : std_logic;
  signal n3635_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3636 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3639_o : std_logic;
  signal n3640_o : std_logic;
  signal n3641_o : std_logic;
  signal n3642_o : std_logic;
  signal n3643_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3644 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3647_o : std_logic;
  signal n3648_o : std_logic;
  signal n3649_o : std_logic;
  signal n3650_o : std_logic;
  signal n3651_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3652 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic;
  signal n3658_o : std_logic;
  signal n3659_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3660 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3663_o : std_logic;
  signal n3664_o : std_logic;
  signal n3665_o : std_logic;
  signal n3666_o : std_logic;
  signal n3667_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3668 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic;
  signal n3674_o : std_logic_vector (5 downto 0);
  signal n3675_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3673_o;
  o <= n3674_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3675_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3625_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3626_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3627_o <= n3625_o & n3626_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3628 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3627_o,
    o => gen1_n0_cnot0_o);
  n3631_o <= gen1_n0_cnot0_n3628 (1);
  n3632_o <= gen1_n0_cnot0_n3628 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3633_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3634_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3635_o <= n3633_o & n3634_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3636 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3635_o,
    o => gen1_n1_cnot0_o);
  n3639_o <= gen1_n1_cnot0_n3636 (1);
  n3640_o <= gen1_n1_cnot0_n3636 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3641_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3642_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3643_o <= n3641_o & n3642_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3644 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3643_o,
    o => gen1_n2_cnot0_o);
  n3647_o <= gen1_n2_cnot0_n3644 (1);
  n3648_o <= gen1_n2_cnot0_n3644 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3649_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3650_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3651_o <= n3649_o & n3650_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3652 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3651_o,
    o => gen1_n3_cnot0_o);
  n3655_o <= gen1_n3_cnot0_n3652 (1);
  n3656_o <= gen1_n3_cnot0_n3652 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3657_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3658_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3659_o <= n3657_o & n3658_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3660 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3659_o,
    o => gen1_n4_cnot0_o);
  n3663_o <= gen1_n4_cnot0_n3660 (1);
  n3664_o <= gen1_n4_cnot0_n3660 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3665_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3666_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3667_o <= n3665_o & n3666_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3668 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3667_o,
    o => gen1_n5_cnot0_o);
  n3671_o <= gen1_n5_cnot0_n3668 (1);
  n3672_o <= gen1_n5_cnot0_n3668 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3673_o <= ctrl_prop (6);
  n3674_o <= n3672_o & n3664_o & n3656_o & n3648_o & n3640_o & n3632_o;
  n3675_o <= n3671_o & n3663_o & n3655_o & n3647_o & n3639_o & n3631_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n3604_o : std_logic;
  signal n3605_o : std_logic;
  signal n3606_o : std_logic;
  signal n3607_o : std_logic;
  signal n3608_o : std_logic;
  signal n3609_o : std_logic;
  signal n3610_o : std_logic;
  signal n3611_o : std_logic;
  signal n3612_o : std_logic;
  signal n3613_o : std_logic;
  signal n3614_o : std_logic;
  signal n3615_o : std_logic;
  signal n3616_o : std_logic;
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic;
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic_vector (16 downto 0);
begin
  o <= n3622_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3604_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3605_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3606_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3607_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3608_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3609_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3610_o <= not n3609_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3611_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3612_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3613_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3614_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3615_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3616_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3617_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3618_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3619_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3620_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3621_o <= i (0);
  n3622_o <= n3604_o & n3605_o & n3606_o & n3607_o & n3608_o & n3610_o & n3611_o & n3612_o & n3613_o & n3614_o & n3615_o & n3616_o & n3617_o & n3618_o & n3619_o & n3620_o & n3621_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3563 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3566_o : std_logic;
  signal n3567_o : std_logic;
  signal n3568_o : std_logic;
  signal n3569_o : std_logic;
  signal n3570_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3571 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3574_o : std_logic;
  signal n3575_o : std_logic;
  signal n3576_o : std_logic;
  signal n3577_o : std_logic;
  signal n3578_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3579 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3582_o : std_logic;
  signal n3583_o : std_logic;
  signal n3584_o : std_logic;
  signal n3585_o : std_logic;
  signal n3586_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3587 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3590_o : std_logic;
  signal n3591_o : std_logic;
  signal n3592_o : std_logic;
  signal n3593_o : std_logic;
  signal n3594_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3595 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3598_o : std_logic;
  signal n3599_o : std_logic;
  signal n3600_o : std_logic;
  signal n3601_o : std_logic_vector (4 downto 0);
  signal n3602_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3600_o;
  o <= n3601_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3602_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3560_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3561_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3562_o <= n3560_o & n3561_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3563 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3562_o,
    o => gen1_n0_cnot0_o);
  n3566_o <= gen1_n0_cnot0_n3563 (1);
  n3567_o <= gen1_n0_cnot0_n3563 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3568_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3569_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3570_o <= n3568_o & n3569_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3571 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3570_o,
    o => gen1_n1_cnot0_o);
  n3574_o <= gen1_n1_cnot0_n3571 (1);
  n3575_o <= gen1_n1_cnot0_n3571 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3576_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3577_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3578_o <= n3576_o & n3577_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3579 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3578_o,
    o => gen1_n2_cnot0_o);
  n3582_o <= gen1_n2_cnot0_n3579 (1);
  n3583_o <= gen1_n2_cnot0_n3579 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3584_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3585_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3586_o <= n3584_o & n3585_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3587 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3586_o,
    o => gen1_n3_cnot0_o);
  n3590_o <= gen1_n3_cnot0_n3587 (1);
  n3591_o <= gen1_n3_cnot0_n3587 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3592_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3593_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3594_o <= n3592_o & n3593_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3595 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3594_o,
    o => gen1_n4_cnot0_o);
  n3598_o <= gen1_n4_cnot0_n3595 (1);
  n3599_o <= gen1_n4_cnot0_n3595 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3600_o <= ctrl_prop (5);
  n3601_o <= n3599_o & n3591_o & n3583_o & n3575_o & n3567_o;
  n3602_o <= n3598_o & n3590_o & n3582_o & n3574_o & n3566_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n3537_o : std_logic;
  signal n3538_o : std_logic;
  signal n3539_o : std_logic;
  signal n3540_o : std_logic;
  signal n3541_o : std_logic;
  signal n3542_o : std_logic;
  signal n3543_o : std_logic;
  signal n3544_o : std_logic;
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic;
  signal n3548_o : std_logic;
  signal n3549_o : std_logic;
  signal n3550_o : std_logic;
  signal n3551_o : std_logic;
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic_vector (16 downto 0);
begin
  o <= n3557_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3537_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3538_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3539_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3540_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3541_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3542_o <= not n3541_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3543_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3544_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3545_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3546_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3547_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3548_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3549_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3550_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3551_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3552_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3553_o <= not n3552_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3554_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3555_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3556_o <= not n3555_o;
  n3557_o <= n3537_o & n3538_o & n3539_o & n3540_o & n3542_o & n3543_o & n3544_o & n3545_o & n3546_o & n3547_o & n3548_o & n3549_o & n3550_o & n3551_o & n3553_o & n3554_o & n3556_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3504 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3507_o : std_logic;
  signal n3508_o : std_logic;
  signal n3509_o : std_logic;
  signal n3510_o : std_logic;
  signal n3511_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3512 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3515_o : std_logic;
  signal n3516_o : std_logic;
  signal n3517_o : std_logic;
  signal n3518_o : std_logic;
  signal n3519_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3520 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3523_o : std_logic;
  signal n3524_o : std_logic;
  signal n3525_o : std_logic;
  signal n3526_o : std_logic;
  signal n3527_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3528 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3531_o : std_logic;
  signal n3532_o : std_logic;
  signal n3533_o : std_logic;
  signal n3534_o : std_logic_vector (3 downto 0);
  signal n3535_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3533_o;
  o <= n3534_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3535_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3501_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3502_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3503_o <= n3501_o & n3502_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3504 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3503_o,
    o => gen1_n0_cnot0_o);
  n3507_o <= gen1_n0_cnot0_n3504 (1);
  n3508_o <= gen1_n0_cnot0_n3504 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3509_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3510_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3511_o <= n3509_o & n3510_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3512 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3511_o,
    o => gen1_n1_cnot0_o);
  n3515_o <= gen1_n1_cnot0_n3512 (1);
  n3516_o <= gen1_n1_cnot0_n3512 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3517_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3518_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3519_o <= n3517_o & n3518_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3520 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3519_o,
    o => gen1_n2_cnot0_o);
  n3523_o <= gen1_n2_cnot0_n3520 (1);
  n3524_o <= gen1_n2_cnot0_n3520 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3525_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3526_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3527_o <= n3525_o & n3526_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3528 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3527_o,
    o => gen1_n3_cnot0_o);
  n3531_o <= gen1_n3_cnot0_n3528 (1);
  n3532_o <= gen1_n3_cnot0_n3528 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3533_o <= ctrl_prop (4);
  n3534_o <= n3532_o & n3524_o & n3516_o & n3508_o;
  n3535_o <= n3531_o & n3523_o & n3515_o & n3507_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n3476_o : std_logic;
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic;
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic;
  signal n3488_o : std_logic;
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic;
  signal n3494_o : std_logic;
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic;
  signal n3498_o : std_logic_vector (16 downto 0);
begin
  o <= n3498_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3476_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3477_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3478_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3479_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3480_o <= not n3479_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3481_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3482_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3483_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3484_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3485_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3486_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3487_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3488_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3489_o <= not n3488_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3490_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3491_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3492_o <= not n3491_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3493_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3494_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3495_o <= not n3494_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3496_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3497_o <= not n3496_o;
  n3498_o <= n3476_o & n3477_o & n3478_o & n3480_o & n3481_o & n3482_o & n3483_o & n3484_o & n3485_o & n3486_o & n3487_o & n3489_o & n3490_o & n3492_o & n3493_o & n3495_o & n3497_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3451 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3454_o : std_logic;
  signal n3455_o : std_logic;
  signal n3456_o : std_logic;
  signal n3457_o : std_logic;
  signal n3458_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3459 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3462_o : std_logic;
  signal n3463_o : std_logic;
  signal n3464_o : std_logic;
  signal n3465_o : std_logic;
  signal n3466_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3467 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3470_o : std_logic;
  signal n3471_o : std_logic;
  signal n3472_o : std_logic;
  signal n3473_o : std_logic_vector (2 downto 0);
  signal n3474_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3472_o;
  o <= n3473_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3474_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3448_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3449_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3450_o <= n3448_o & n3449_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3451 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3450_o,
    o => gen1_n0_cnot0_o);
  n3454_o <= gen1_n0_cnot0_n3451 (1);
  n3455_o <= gen1_n0_cnot0_n3451 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3456_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3457_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3458_o <= n3456_o & n3457_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3459 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3458_o,
    o => gen1_n1_cnot0_o);
  n3462_o <= gen1_n1_cnot0_n3459 (1);
  n3463_o <= gen1_n1_cnot0_n3459 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3464_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3465_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3466_o <= n3464_o & n3465_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3467 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3466_o,
    o => gen1_n2_cnot0_o);
  n3470_o <= gen1_n2_cnot0_n3467 (1);
  n3471_o <= gen1_n2_cnot0_n3467 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3472_o <= ctrl_prop (3);
  n3473_o <= n3471_o & n3463_o & n3455_o;
  n3474_o <= n3470_o & n3462_o & n3454_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic;
  signal n3428_o : std_logic;
  signal n3429_o : std_logic;
  signal n3430_o : std_logic;
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic;
  signal n3434_o : std_logic;
  signal n3435_o : std_logic;
  signal n3436_o : std_logic;
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic;
  signal n3442_o : std_logic;
  signal n3443_o : std_logic;
  signal n3444_o : std_logic;
  signal n3445_o : std_logic_vector (16 downto 0);
begin
  o <= n3445_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3423_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3424_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3425_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3426_o <= not n3425_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3427_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3428_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3429_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3430_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3431_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3432_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3433_o <= not n3432_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3434_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3435_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3436_o <= not n3435_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3437_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3438_o <= not n3437_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3439_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3440_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3441_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3442_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3443_o <= not n3442_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3444_o <= i (0);
  n3445_o <= n3423_o & n3424_o & n3426_o & n3427_o & n3428_o & n3429_o & n3430_o & n3431_o & n3433_o & n3434_o & n3436_o & n3438_o & n3439_o & n3440_o & n3441_o & n3443_o & n3444_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3406 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3409_o : std_logic;
  signal n3410_o : std_logic;
  signal n3411_o : std_logic;
  signal n3412_o : std_logic;
  signal n3413_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3414 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic;
  signal n3420_o : std_logic_vector (1 downto 0);
  signal n3421_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3419_o;
  o <= n3420_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3421_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3403_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3404_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3405_o <= n3403_o & n3404_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3406 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3405_o,
    o => gen1_n0_cnot0_o);
  n3409_o <= gen1_n0_cnot0_n3406 (1);
  n3410_o <= gen1_n0_cnot0_n3406 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3411_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3412_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3413_o <= n3411_o & n3412_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3414 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3413_o,
    o => gen1_n1_cnot0_o);
  n3417_o <= gen1_n1_cnot0_n3414 (1);
  n3418_o <= gen1_n1_cnot0_n3414 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3419_o <= ctrl_prop (2);
  n3420_o <= n3418_o & n3410_o;
  n3421_o <= n3417_o & n3409_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n3374_o : std_logic;
  signal n3375_o : std_logic;
  signal n3376_o : std_logic;
  signal n3377_o : std_logic;
  signal n3378_o : std_logic;
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic;
  signal n3385_o : std_logic;
  signal n3386_o : std_logic;
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic;
  signal n3390_o : std_logic;
  signal n3391_o : std_logic;
  signal n3392_o : std_logic;
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic;
  signal n3398_o : std_logic;
  signal n3399_o : std_logic;
  signal n3400_o : std_logic_vector (16 downto 0);
begin
  o <= n3400_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3374_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3375_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3376_o <= not n3375_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3377_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3378_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3379_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3380_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3381_o <= not n3380_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3382_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3383_o <= not n3382_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3384_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3385_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3386_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3387_o <= not n3386_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3388_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3389_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3390_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3391_o <= not n3390_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3392_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3393_o <= not n3392_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3394_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3395_o <= not n3394_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3396_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3397_o <= not n3396_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3398_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3399_o <= not n3398_o;
  n3400_o <= n3374_o & n3376_o & n3377_o & n3378_o & n3379_o & n3381_o & n3383_o & n3384_o & n3385_o & n3387_o & n3388_o & n3389_o & n3391_o & n3393_o & n3395_o & n3397_o & n3399_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n3242_o : std_logic;
  signal n3243_o : std_logic;
  signal n3244_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3245 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3253 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3256_o : std_logic;
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3261 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3264_o : std_logic;
  signal n3265_o : std_logic;
  signal n3266_o : std_logic;
  signal n3267_o : std_logic;
  signal n3268_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3269 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3272_o : std_logic;
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic;
  signal n3276_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3277 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3280_o : std_logic;
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3285 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3288_o : std_logic;
  signal n3289_o : std_logic;
  signal n3290_o : std_logic;
  signal n3291_o : std_logic;
  signal n3292_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3293 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3296_o : std_logic;
  signal n3297_o : std_logic;
  signal n3298_o : std_logic;
  signal n3299_o : std_logic;
  signal n3300_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3301 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic;
  signal n3308_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3309 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3312_o : std_logic;
  signal n3313_o : std_logic;
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3317 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3320_o : std_logic;
  signal n3321_o : std_logic;
  signal n3322_o : std_logic;
  signal n3323_o : std_logic;
  signal n3324_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3325 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3328_o : std_logic;
  signal n3329_o : std_logic;
  signal n3330_o : std_logic;
  signal n3331_o : std_logic;
  signal n3332_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3333 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3336_o : std_logic;
  signal n3337_o : std_logic;
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3341 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3344_o : std_logic;
  signal n3345_o : std_logic;
  signal n3346_o : std_logic;
  signal n3347_o : std_logic;
  signal n3348_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3349 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3352_o : std_logic;
  signal n3353_o : std_logic;
  signal n3354_o : std_logic;
  signal n3355_o : std_logic;
  signal n3356_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3357 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic;
  signal n3364_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3365 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3368_o : std_logic;
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic_vector (15 downto 0);
  signal n3372_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n3370_o;
  o <= n3371_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3372_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3242_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3243_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3244_o <= n3242_o & n3243_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3245 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3244_o,
    o => gen1_n0_cnot0_o);
  n3248_o <= gen1_n0_cnot0_n3245 (1);
  n3249_o <= gen1_n0_cnot0_n3245 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3250_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3251_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3252_o <= n3250_o & n3251_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3253 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3252_o,
    o => gen1_n1_cnot0_o);
  n3256_o <= gen1_n1_cnot0_n3253 (1);
  n3257_o <= gen1_n1_cnot0_n3253 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3258_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3259_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3260_o <= n3258_o & n3259_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3261 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3260_o,
    o => gen1_n2_cnot0_o);
  n3264_o <= gen1_n2_cnot0_n3261 (1);
  n3265_o <= gen1_n2_cnot0_n3261 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3266_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3267_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3268_o <= n3266_o & n3267_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3269 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3268_o,
    o => gen1_n3_cnot0_o);
  n3272_o <= gen1_n3_cnot0_n3269 (1);
  n3273_o <= gen1_n3_cnot0_n3269 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3274_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3275_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3276_o <= n3274_o & n3275_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3277 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3276_o,
    o => gen1_n4_cnot0_o);
  n3280_o <= gen1_n4_cnot0_n3277 (1);
  n3281_o <= gen1_n4_cnot0_n3277 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3282_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3283_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3284_o <= n3282_o & n3283_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3285 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3284_o,
    o => gen1_n5_cnot0_o);
  n3288_o <= gen1_n5_cnot0_n3285 (1);
  n3289_o <= gen1_n5_cnot0_n3285 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3290_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3291_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3292_o <= n3290_o & n3291_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3293 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3292_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n3296_o <= gen1_n6_cnot0_n3293 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n3297_o <= gen1_n6_cnot0_n3293 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3298_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3299_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3300_o <= n3298_o & n3299_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3301 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3300_o,
    o => gen1_n7_cnot0_o);
  n3304_o <= gen1_n7_cnot0_n3301 (1);
  n3305_o <= gen1_n7_cnot0_n3301 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3306_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3307_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3308_o <= n3306_o & n3307_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3309 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3308_o,
    o => gen1_n8_cnot0_o);
  n3312_o <= gen1_n8_cnot0_n3309 (1);
  n3313_o <= gen1_n8_cnot0_n3309 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3314_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3315_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3316_o <= n3314_o & n3315_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3317 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3316_o,
    o => gen1_n9_cnot0_o);
  n3320_o <= gen1_n9_cnot0_n3317 (1);
  n3321_o <= gen1_n9_cnot0_n3317 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3322_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3323_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3324_o <= n3322_o & n3323_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3325 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3324_o,
    o => gen1_n10_cnot0_o);
  n3328_o <= gen1_n10_cnot0_n3325 (1);
  n3329_o <= gen1_n10_cnot0_n3325 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3330_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3331_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3332_o <= n3330_o & n3331_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3333 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3332_o,
    o => gen1_n11_cnot0_o);
  n3336_o <= gen1_n11_cnot0_n3333 (1);
  n3337_o <= gen1_n11_cnot0_n3333 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3338_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3339_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3340_o <= n3338_o & n3339_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3341 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3340_o,
    o => gen1_n12_cnot0_o);
  n3344_o <= gen1_n12_cnot0_n3341 (1);
  n3345_o <= gen1_n12_cnot0_n3341 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3346_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3347_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3348_o <= n3346_o & n3347_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3349 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3348_o,
    o => gen1_n13_cnot0_o);
  n3352_o <= gen1_n13_cnot0_n3349 (1);
  n3353_o <= gen1_n13_cnot0_n3349 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3354_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3355_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3356_o <= n3354_o & n3355_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3357 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3356_o,
    o => gen1_n14_cnot0_o);
  n3360_o <= gen1_n14_cnot0_n3357 (1);
  n3361_o <= gen1_n14_cnot0_n3357 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3362_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3363_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3364_o <= n3362_o & n3363_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3365 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3364_o,
    o => gen1_n15_cnot0_o);
  n3368_o <= gen1_n15_cnot0_n3365 (1);
  n3369_o <= gen1_n15_cnot0_n3365 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3370_o <= ctrl_prop (16);
  n3371_o <= n3369_o & n3361_o & n3353_o & n3345_o & n3337_o & n3329_o & n3321_o & n3313_o & n3305_o & n3297_o & n3289_o & n3281_o & n3273_o & n3265_o & n3257_o & n3249_o;
  n3372_o <= n3368_o & n3360_o & n3352_o & n3344_o & n3336_o & n3328_o & n3320_o & n3312_o & n3304_o & n3296_o & n3288_o & n3280_o & n3272_o & n3264_o & n3256_o & n3248_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3104 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3112 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3115_o : std_logic;
  signal n3116_o : std_logic;
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3120 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3123_o : std_logic;
  signal n3124_o : std_logic;
  signal n3125_o : std_logic;
  signal n3126_o : std_logic;
  signal n3127_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3128 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic;
  signal n3134_o : std_logic;
  signal n3135_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3136 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3139_o : std_logic;
  signal n3140_o : std_logic;
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3144 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3147_o : std_logic;
  signal n3148_o : std_logic;
  signal n3149_o : std_logic;
  signal n3150_o : std_logic;
  signal n3151_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3152 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3155_o : std_logic;
  signal n3156_o : std_logic;
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3160 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3168 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3176 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3179_o : std_logic;
  signal n3180_o : std_logic;
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3184 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic;
  signal n3190_o : std_logic;
  signal n3191_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3192 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3200 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3208 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3211_o : std_logic;
  signal n3212_o : std_logic;
  signal n3213_o : std_logic;
  signal n3214_o : std_logic;
  signal n3215_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3216 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic;
  signal n3222_o : std_logic;
  signal n3223_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3224 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n3232 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic_vector (16 downto 0);
  signal n3239_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n3237_o;
  o <= n3238_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3239_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3101_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3102_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3103_o <= n3101_o & n3102_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3104 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3103_o,
    o => gen1_n0_cnot0_o);
  n3107_o <= gen1_n0_cnot0_n3104 (1);
  n3108_o <= gen1_n0_cnot0_n3104 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3109_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3110_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3111_o <= n3109_o & n3110_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3112 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3111_o,
    o => gen1_n1_cnot0_o);
  n3115_o <= gen1_n1_cnot0_n3112 (1);
  n3116_o <= gen1_n1_cnot0_n3112 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3117_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3118_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3119_o <= n3117_o & n3118_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3120 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3119_o,
    o => gen1_n2_cnot0_o);
  n3123_o <= gen1_n2_cnot0_n3120 (1);
  n3124_o <= gen1_n2_cnot0_n3120 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3125_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3126_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3127_o <= n3125_o & n3126_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3128 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3127_o,
    o => gen1_n3_cnot0_o);
  n3131_o <= gen1_n3_cnot0_n3128 (1);
  n3132_o <= gen1_n3_cnot0_n3128 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3133_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3134_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3135_o <= n3133_o & n3134_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3136 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3135_o,
    o => gen1_n4_cnot0_o);
  n3139_o <= gen1_n4_cnot0_n3136 (1);
  n3140_o <= gen1_n4_cnot0_n3136 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3141_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3142_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3143_o <= n3141_o & n3142_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3144 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3143_o,
    o => gen1_n5_cnot0_o);
  n3147_o <= gen1_n5_cnot0_n3144 (1);
  n3148_o <= gen1_n5_cnot0_n3144 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3149_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3150_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3151_o <= n3149_o & n3150_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3152 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3151_o,
    o => gen1_n6_cnot0_o);
  n3155_o <= gen1_n6_cnot0_n3152 (1);
  n3156_o <= gen1_n6_cnot0_n3152 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3157_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3158_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3159_o <= n3157_o & n3158_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3160 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3159_o,
    o => gen1_n7_cnot0_o);
  n3163_o <= gen1_n7_cnot0_n3160 (1);
  n3164_o <= gen1_n7_cnot0_n3160 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3165_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3166_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3167_o <= n3165_o & n3166_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3168 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3167_o,
    o => gen1_n8_cnot0_o);
  n3171_o <= gen1_n8_cnot0_n3168 (1);
  n3172_o <= gen1_n8_cnot0_n3168 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3173_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3174_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3175_o <= n3173_o & n3174_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3176 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3175_o,
    o => gen1_n9_cnot0_o);
  n3179_o <= gen1_n9_cnot0_n3176 (1);
  n3180_o <= gen1_n9_cnot0_n3176 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3181_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3182_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3183_o <= n3181_o & n3182_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3184 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3183_o,
    o => gen1_n10_cnot0_o);
  n3187_o <= gen1_n10_cnot0_n3184 (1);
  n3188_o <= gen1_n10_cnot0_n3184 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3189_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3190_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3191_o <= n3189_o & n3190_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3192 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3191_o,
    o => gen1_n11_cnot0_o);
  n3195_o <= gen1_n11_cnot0_n3192 (1);
  n3196_o <= gen1_n11_cnot0_n3192 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3197_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3198_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3199_o <= n3197_o & n3198_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3200 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3199_o,
    o => gen1_n12_cnot0_o);
  n3203_o <= gen1_n12_cnot0_n3200 (1);
  n3204_o <= gen1_n12_cnot0_n3200 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3205_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3206_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3207_o <= n3205_o & n3206_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3208 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3207_o,
    o => gen1_n13_cnot0_o);
  n3211_o <= gen1_n13_cnot0_n3208 (1);
  n3212_o <= gen1_n13_cnot0_n3208 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3213_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3214_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3215_o <= n3213_o & n3214_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3216 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3215_o,
    o => gen1_n14_cnot0_o);
  n3219_o <= gen1_n14_cnot0_n3216 (1);
  n3220_o <= gen1_n14_cnot0_n3216 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3221_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3222_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3223_o <= n3221_o & n3222_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3224 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3223_o,
    o => gen1_n15_cnot0_o);
  n3227_o <= gen1_n15_cnot0_n3224 (1);
  n3228_o <= gen1_n15_cnot0_n3224 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3229_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3230_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3231_o <= n3229_o & n3230_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n3232 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n3231_o,
    o => gen1_n16_cnot0_o);
  n3235_o <= gen1_n16_cnot0_n3232 (1);
  n3236_o <= gen1_n16_cnot0_n3232 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3237_o <= ctrl_prop (17);
  n3238_o <= n3236_o & n3228_o & n3220_o & n3212_o & n3204_o & n3196_o & n3188_o & n3180_o & n3172_o & n3164_o & n3156_o & n3148_o & n3140_o & n3132_o & n3124_o & n3116_o & n3108_o;
  n3239_o <= n3235_o & n3227_o & n3219_o & n3211_o & n3203_o & n3195_o & n3187_o & n3179_o & n3171_o & n3163_o & n3155_o & n3147_o & n3139_o & n3131_o & n3123_o & n3115_o & n3107_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2218 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2226 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2234 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2242 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2245_o : std_logic;
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2250 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2253_o : std_logic;
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2258 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2266 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2274 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2277_o : std_logic;
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2282 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2290 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2298 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2306 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2314 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2322 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2330 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2338 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2350 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2358 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2366 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2374 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2382 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2390 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2398 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2406 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2414 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2422 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2430 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2438 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2446 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2454 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2462 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic_vector (1 downto 0);
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic_vector (1 downto 0);
  signal n2472_o : std_logic;
  signal n2473_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2474 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic_vector (1 downto 0);
  signal n2483_o : std_logic;
  signal n2484_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2485 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic_vector (1 downto 0);
  signal n2494_o : std_logic;
  signal n2495_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2496 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic_vector (1 downto 0);
  signal n2505_o : std_logic;
  signal n2506_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2507 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic_vector (1 downto 0);
  signal n2516_o : std_logic;
  signal n2517_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2518 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic_vector (1 downto 0);
  signal n2527_o : std_logic;
  signal n2528_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2529 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic;
  signal n2537_o : std_logic_vector (1 downto 0);
  signal n2538_o : std_logic;
  signal n2539_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2540 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2543_o : std_logic;
  signal n2544_o : std_logic;
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic_vector (1 downto 0);
  signal n2549_o : std_logic;
  signal n2550_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2551 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic_vector (1 downto 0);
  signal n2560_o : std_logic;
  signal n2561_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2562 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic;
  signal n2570_o : std_logic_vector (1 downto 0);
  signal n2571_o : std_logic;
  signal n2572_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2573 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2576_o : std_logic;
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic_vector (1 downto 0);
  signal n2582_o : std_logic;
  signal n2583_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2584 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic;
  signal n2592_o : std_logic_vector (1 downto 0);
  signal n2593_o : std_logic;
  signal n2594_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2595 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2598_o : std_logic;
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic_vector (1 downto 0);
  signal n2604_o : std_logic;
  signal n2605_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2606 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic_vector (1 downto 0);
  signal n2615_o : std_logic;
  signal n2616_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2617 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic_vector (1 downto 0);
  signal n2626_o : std_logic;
  signal n2627_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2628 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic_vector (1 downto 0);
  signal n2637_o : std_logic;
  signal n2638_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2639 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2650 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic_vector (1 downto 0);
  signal n2658_o : std_logic;
  signal n2659_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2660 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic_vector (1 downto 0);
  signal n2669_o : std_logic;
  signal n2670_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2671 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic_vector (1 downto 0);
  signal n2680_o : std_logic;
  signal n2681_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2682 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic;
  signal n2690_o : std_logic_vector (1 downto 0);
  signal n2691_o : std_logic;
  signal n2692_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2693 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2696_o : std_logic;
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic_vector (1 downto 0);
  signal n2702_o : std_logic;
  signal n2703_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2704 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic_vector (1 downto 0);
  signal n2713_o : std_logic;
  signal n2714_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2715 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic;
  signal n2722_o : std_logic;
  signal n2723_o : std_logic_vector (1 downto 0);
  signal n2724_o : std_logic;
  signal n2725_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2726 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic_vector (1 downto 0);
  signal n2735_o : std_logic;
  signal n2736_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2737 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic_vector (1 downto 0);
  signal n2746_o : std_logic;
  signal n2747_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2748 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic;
  signal n2754_o : std_logic;
  signal n2755_o : std_logic;
  signal n2756_o : std_logic_vector (1 downto 0);
  signal n2757_o : std_logic;
  signal n2758_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2759 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic;
  signal n2765_o : std_logic;
  signal n2766_o : std_logic;
  signal n2767_o : std_logic_vector (1 downto 0);
  signal n2768_o : std_logic;
  signal n2769_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2770 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic_vector (1 downto 0);
  signal n2779_o : std_logic;
  signal n2780_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2781 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic;
  signal n2787_o : std_logic;
  signal n2788_o : std_logic;
  signal n2789_o : std_logic_vector (1 downto 0);
  signal n2790_o : std_logic;
  signal n2791_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2792 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2795_o : std_logic;
  signal n2796_o : std_logic;
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic_vector (1 downto 0);
  signal n2801_o : std_logic;
  signal n2802_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2803 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic;
  signal n2811_o : std_logic_vector (1 downto 0);
  signal n2812_o : std_logic;
  signal n2813_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2814 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic;
  signal n2820_o : std_logic;
  signal n2821_o : std_logic;
  signal n2822_o : std_logic_vector (1 downto 0);
  signal n2823_o : std_logic;
  signal n2824_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2825 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic;
  signal n2832_o : std_logic_vector (1 downto 0);
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2836 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic;
  signal n2842_o : std_logic;
  signal n2843_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2844 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2852 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2860 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2863_o : std_logic;
  signal n2864_o : std_logic;
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2868 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic;
  signal n2875_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2876 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2884 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2887_o : std_logic;
  signal n2888_o : std_logic;
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2892 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2895_o : std_logic;
  signal n2896_o : std_logic;
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2900 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2908 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2916 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2924 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2932 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2940 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2948 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic;
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2960 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2968 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic;
  signal n2974_o : std_logic;
  signal n2975_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2976 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic;
  signal n2982_o : std_logic;
  signal n2983_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2984 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2992 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2995_o : std_logic;
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3000 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3003_o : std_logic;
  signal n3004_o : std_logic;
  signal n3005_o : std_logic;
  signal n3006_o : std_logic;
  signal n3007_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3008 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3011_o : std_logic;
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3016 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3024 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3032 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3040 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3048 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3056 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3064 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3067_o : std_logic;
  signal n3068_o : std_logic;
  signal n3069_o : std_logic;
  signal n3070_o : std_logic;
  signal n3071_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3072 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic;
  signal n3078_o : std_logic;
  signal n3079_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3080 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic_vector (16 downto 0);
  signal n3086_o : std_logic_vector (16 downto 0);
  signal n3087_o : std_logic_vector (16 downto 0);
  signal n3088_o : std_logic_vector (16 downto 0);
  signal n3089_o : std_logic_vector (16 downto 0);
  signal n3090_o : std_logic_vector (16 downto 0);
  signal n3091_o : std_logic_vector (16 downto 0);
  signal n3092_o : std_logic_vector (16 downto 0);
  signal n3093_o : std_logic_vector (16 downto 0);
  signal n3094_o : std_logic_vector (16 downto 0);
  signal n3095_o : std_logic_vector (16 downto 0);
  signal n3096_o : std_logic_vector (16 downto 0);
  signal n3097_o : std_logic_vector (16 downto 0);
  signal n3098_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3085_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3086_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3087_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3088_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3089_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3090_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3091_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3092_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3093_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3094_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3095_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3096_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3097_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3098_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2215_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2216_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2217_o <= n2215_o & n2216_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2218 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2217_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2221_o <= gen1_n1_cnot1_j_n2218 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2222_o <= gen1_n1_cnot1_j_n2218 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2223_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2224_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2225_o <= n2223_o & n2224_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2226 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2225_o,
    o => gen1_n2_cnot1_j_o);
  n2229_o <= gen1_n2_cnot1_j_n2226 (1);
  n2230_o <= gen1_n2_cnot1_j_n2226 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2231_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2232_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2233_o <= n2231_o & n2232_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2234 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2233_o,
    o => gen1_n3_cnot1_j_o);
  n2237_o <= gen1_n3_cnot1_j_n2234 (1);
  n2238_o <= gen1_n3_cnot1_j_n2234 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2239_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2240_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2241_o <= n2239_o & n2240_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2242 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2241_o,
    o => gen1_n4_cnot1_j_o);
  n2245_o <= gen1_n4_cnot1_j_n2242 (1);
  n2246_o <= gen1_n4_cnot1_j_n2242 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2247_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2248_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2249_o <= n2247_o & n2248_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2250 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2249_o,
    o => gen1_n5_cnot1_j_o);
  n2253_o <= gen1_n5_cnot1_j_n2250 (1);
  n2254_o <= gen1_n5_cnot1_j_n2250 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2255_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2256_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2257_o <= n2255_o & n2256_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2258 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2257_o,
    o => gen1_n6_cnot1_j_o);
  n2261_o <= gen1_n6_cnot1_j_n2258 (1);
  n2262_o <= gen1_n6_cnot1_j_n2258 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2263_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2264_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2265_o <= n2263_o & n2264_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2266 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2265_o,
    o => gen1_n7_cnot1_j_o);
  n2269_o <= gen1_n7_cnot1_j_n2266 (1);
  n2270_o <= gen1_n7_cnot1_j_n2266 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2271_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2272_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2273_o <= n2271_o & n2272_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2274 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2273_o,
    o => gen1_n8_cnot1_j_o);
  n2277_o <= gen1_n8_cnot1_j_n2274 (1);
  n2278_o <= gen1_n8_cnot1_j_n2274 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2279_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2280_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2281_o <= n2279_o & n2280_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2282 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2281_o,
    o => gen1_n9_cnot1_j_o);
  n2285_o <= gen1_n9_cnot1_j_n2282 (1);
  n2286_o <= gen1_n9_cnot1_j_n2282 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2287_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2288_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2289_o <= n2287_o & n2288_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2290 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2289_o,
    o => gen1_n10_cnot1_j_o);
  n2293_o <= gen1_n10_cnot1_j_n2290 (1);
  n2294_o <= gen1_n10_cnot1_j_n2290 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2295_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2296_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2297_o <= n2295_o & n2296_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2298 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2297_o,
    o => gen1_n11_cnot1_j_o);
  n2301_o <= gen1_n11_cnot1_j_n2298 (1);
  n2302_o <= gen1_n11_cnot1_j_n2298 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2303_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2304_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2305_o <= n2303_o & n2304_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2306 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2305_o,
    o => gen1_n12_cnot1_j_o);
  n2309_o <= gen1_n12_cnot1_j_n2306 (1);
  n2310_o <= gen1_n12_cnot1_j_n2306 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2311_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2312_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2313_o <= n2311_o & n2312_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2314 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2313_o,
    o => gen1_n13_cnot1_j_o);
  n2317_o <= gen1_n13_cnot1_j_n2314 (1);
  n2318_o <= gen1_n13_cnot1_j_n2314 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2319_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2320_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2321_o <= n2319_o & n2320_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2322 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2321_o,
    o => gen1_n14_cnot1_j_o);
  n2325_o <= gen1_n14_cnot1_j_n2322 (1);
  n2326_o <= gen1_n14_cnot1_j_n2322 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2327_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2328_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2329_o <= n2327_o & n2328_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2330 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2329_o,
    o => gen1_n15_cnot1_j_o);
  n2333_o <= gen1_n15_cnot1_j_n2330 (1);
  n2334_o <= gen1_n15_cnot1_j_n2330 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2335_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2336_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2337_o <= n2335_o & n2336_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2338 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2337_o,
    o => gen1_n16_cnot1_j_o);
  n2341_o <= gen1_n16_cnot1_j_n2338 (1);
  n2342_o <= gen1_n16_cnot1_j_n2338 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2343_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2344_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2345_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2346_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2347_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2348_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2349_o <= n2347_o & n2348_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2350 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2349_o,
    o => gen2_n16_cnot2_j_o);
  n2353_o <= gen2_n16_cnot2_j_n2350 (1);
  n2354_o <= gen2_n16_cnot2_j_n2350 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2355_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2356_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2357_o <= n2355_o & n2356_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2358 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2357_o,
    o => gen2_n15_cnot2_j_o);
  n2361_o <= gen2_n15_cnot2_j_n2358 (1);
  n2362_o <= gen2_n15_cnot2_j_n2358 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2363_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2364_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2365_o <= n2363_o & n2364_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2366 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2365_o,
    o => gen2_n14_cnot2_j_o);
  n2369_o <= gen2_n14_cnot2_j_n2366 (1);
  n2370_o <= gen2_n14_cnot2_j_n2366 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2371_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2372_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2373_o <= n2371_o & n2372_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2374 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2373_o,
    o => gen2_n13_cnot2_j_o);
  n2377_o <= gen2_n13_cnot2_j_n2374 (1);
  n2378_o <= gen2_n13_cnot2_j_n2374 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2379_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2380_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2381_o <= n2379_o & n2380_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2382 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2381_o,
    o => gen2_n12_cnot2_j_o);
  n2385_o <= gen2_n12_cnot2_j_n2382 (1);
  n2386_o <= gen2_n12_cnot2_j_n2382 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2387_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2388_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2389_o <= n2387_o & n2388_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2390 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2389_o,
    o => gen2_n11_cnot2_j_o);
  n2393_o <= gen2_n11_cnot2_j_n2390 (1);
  n2394_o <= gen2_n11_cnot2_j_n2390 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2395_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2396_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2397_o <= n2395_o & n2396_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2398 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2397_o,
    o => gen2_n10_cnot2_j_o);
  n2401_o <= gen2_n10_cnot2_j_n2398 (1);
  n2402_o <= gen2_n10_cnot2_j_n2398 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2403_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2404_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2405_o <= n2403_o & n2404_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2406 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2405_o,
    o => gen2_n9_cnot2_j_o);
  n2409_o <= gen2_n9_cnot2_j_n2406 (1);
  n2410_o <= gen2_n9_cnot2_j_n2406 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2411_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2412_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2413_o <= n2411_o & n2412_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2414 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2413_o,
    o => gen2_n8_cnot2_j_o);
  n2417_o <= gen2_n8_cnot2_j_n2414 (1);
  n2418_o <= gen2_n8_cnot2_j_n2414 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2419_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2420_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2421_o <= n2419_o & n2420_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2422 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2421_o,
    o => gen2_n7_cnot2_j_o);
  n2425_o <= gen2_n7_cnot2_j_n2422 (1);
  n2426_o <= gen2_n7_cnot2_j_n2422 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2427_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2428_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2429_o <= n2427_o & n2428_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2430 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2429_o,
    o => gen2_n6_cnot2_j_o);
  n2433_o <= gen2_n6_cnot2_j_n2430 (1);
  n2434_o <= gen2_n6_cnot2_j_n2430 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2435_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2436_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2437_o <= n2435_o & n2436_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2438 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2437_o,
    o => gen2_n5_cnot2_j_o);
  n2441_o <= gen2_n5_cnot2_j_n2438 (1);
  n2442_o <= gen2_n5_cnot2_j_n2438 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2443_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2444_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2445_o <= n2443_o & n2444_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2446 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2445_o,
    o => gen2_n4_cnot2_j_o);
  n2449_o <= gen2_n4_cnot2_j_n2446 (1);
  n2450_o <= gen2_n4_cnot2_j_n2446 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2451_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2452_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2453_o <= n2451_o & n2452_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2454 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2453_o,
    o => gen2_n3_cnot2_j_o);
  n2457_o <= gen2_n3_cnot2_j_n2454 (1);
  n2458_o <= gen2_n3_cnot2_j_n2454 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2459_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2460_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2461_o <= n2459_o & n2460_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2462 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2461_o,
    o => gen2_n2_cnot2_j_o);
  n2465_o <= gen2_n2_cnot2_j_n2462 (1);
  n2466_o <= gen2_n2_cnot2_j_n2462 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2467_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2468_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2469_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2470_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2471_o <= n2469_o & n2470_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2472_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2473_o <= n2471_o & n2472_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2474 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2473_o,
    o => gen3_n1_ccnot3_j_o);
  n2477_o <= gen3_n1_ccnot3_j_n2474 (2);
  n2478_o <= gen3_n1_ccnot3_j_n2474 (1);
  n2479_o <= gen3_n1_ccnot3_j_n2474 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2480_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2481_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2482_o <= n2480_o & n2481_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2483_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2484_o <= n2482_o & n2483_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2485 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2484_o,
    o => gen3_n2_ccnot3_j_o);
  n2488_o <= gen3_n2_ccnot3_j_n2485 (2);
  n2489_o <= gen3_n2_ccnot3_j_n2485 (1);
  n2490_o <= gen3_n2_ccnot3_j_n2485 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2491_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2492_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2493_o <= n2491_o & n2492_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2494_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2495_o <= n2493_o & n2494_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2496 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2495_o,
    o => gen3_n3_ccnot3_j_o);
  n2499_o <= gen3_n3_ccnot3_j_n2496 (2);
  n2500_o <= gen3_n3_ccnot3_j_n2496 (1);
  n2501_o <= gen3_n3_ccnot3_j_n2496 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2502_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2503_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2504_o <= n2502_o & n2503_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2505_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2506_o <= n2504_o & n2505_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2507 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2506_o,
    o => gen3_n4_ccnot3_j_o);
  n2510_o <= gen3_n4_ccnot3_j_n2507 (2);
  n2511_o <= gen3_n4_ccnot3_j_n2507 (1);
  n2512_o <= gen3_n4_ccnot3_j_n2507 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2513_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2514_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2515_o <= n2513_o & n2514_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2516_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2517_o <= n2515_o & n2516_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2518 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2517_o,
    o => gen3_n5_ccnot3_j_o);
  n2521_o <= gen3_n5_ccnot3_j_n2518 (2);
  n2522_o <= gen3_n5_ccnot3_j_n2518 (1);
  n2523_o <= gen3_n5_ccnot3_j_n2518 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2524_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2525_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2526_o <= n2524_o & n2525_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2527_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2528_o <= n2526_o & n2527_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2529 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2528_o,
    o => gen3_n6_ccnot3_j_o);
  n2532_o <= gen3_n6_ccnot3_j_n2529 (2);
  n2533_o <= gen3_n6_ccnot3_j_n2529 (1);
  n2534_o <= gen3_n6_ccnot3_j_n2529 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2535_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2536_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2537_o <= n2535_o & n2536_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2538_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2539_o <= n2537_o & n2538_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2540 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2539_o,
    o => gen3_n7_ccnot3_j_o);
  n2543_o <= gen3_n7_ccnot3_j_n2540 (2);
  n2544_o <= gen3_n7_ccnot3_j_n2540 (1);
  n2545_o <= gen3_n7_ccnot3_j_n2540 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2546_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2547_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2548_o <= n2546_o & n2547_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2549_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2550_o <= n2548_o & n2549_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2551 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2550_o,
    o => gen3_n8_ccnot3_j_o);
  n2554_o <= gen3_n8_ccnot3_j_n2551 (2);
  n2555_o <= gen3_n8_ccnot3_j_n2551 (1);
  n2556_o <= gen3_n8_ccnot3_j_n2551 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2557_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2558_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2559_o <= n2557_o & n2558_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2560_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2561_o <= n2559_o & n2560_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2562 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2561_o,
    o => gen3_n9_ccnot3_j_o);
  n2565_o <= gen3_n9_ccnot3_j_n2562 (2);
  n2566_o <= gen3_n9_ccnot3_j_n2562 (1);
  n2567_o <= gen3_n9_ccnot3_j_n2562 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2568_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2569_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2570_o <= n2568_o & n2569_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2571_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2572_o <= n2570_o & n2571_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2573 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2572_o,
    o => gen3_n10_ccnot3_j_o);
  n2576_o <= gen3_n10_ccnot3_j_n2573 (2);
  n2577_o <= gen3_n10_ccnot3_j_n2573 (1);
  n2578_o <= gen3_n10_ccnot3_j_n2573 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2579_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2580_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2581_o <= n2579_o & n2580_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2582_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2583_o <= n2581_o & n2582_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2584 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2583_o,
    o => gen3_n11_ccnot3_j_o);
  n2587_o <= gen3_n11_ccnot3_j_n2584 (2);
  n2588_o <= gen3_n11_ccnot3_j_n2584 (1);
  n2589_o <= gen3_n11_ccnot3_j_n2584 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2590_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2591_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2592_o <= n2590_o & n2591_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2593_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2594_o <= n2592_o & n2593_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2595 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2594_o,
    o => gen3_n12_ccnot3_j_o);
  n2598_o <= gen3_n12_ccnot3_j_n2595 (2);
  n2599_o <= gen3_n12_ccnot3_j_n2595 (1);
  n2600_o <= gen3_n12_ccnot3_j_n2595 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2601_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2602_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2603_o <= n2601_o & n2602_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2604_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2605_o <= n2603_o & n2604_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2606 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2605_o,
    o => gen3_n13_ccnot3_j_o);
  n2609_o <= gen3_n13_ccnot3_j_n2606 (2);
  n2610_o <= gen3_n13_ccnot3_j_n2606 (1);
  n2611_o <= gen3_n13_ccnot3_j_n2606 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2612_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2613_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2614_o <= n2612_o & n2613_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2615_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2616_o <= n2614_o & n2615_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2617 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2616_o,
    o => gen3_n14_ccnot3_j_o);
  n2620_o <= gen3_n14_ccnot3_j_n2617 (2);
  n2621_o <= gen3_n14_ccnot3_j_n2617 (1);
  n2622_o <= gen3_n14_ccnot3_j_n2617 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2623_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2624_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2625_o <= n2623_o & n2624_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2626_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2627_o <= n2625_o & n2626_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2628 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2627_o,
    o => gen3_n15_ccnot3_j_o);
  n2631_o <= gen3_n15_ccnot3_j_n2628 (2);
  n2632_o <= gen3_n15_ccnot3_j_n2628 (1);
  n2633_o <= gen3_n15_ccnot3_j_n2628 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2634_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2635_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2636_o <= n2634_o & n2635_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2637_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2638_o <= n2636_o & n2637_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2639 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2638_o,
    o => gen3_n16_ccnot3_j_o);
  n2642_o <= gen3_n16_ccnot3_j_n2639 (2);
  n2643_o <= gen3_n16_ccnot3_j_n2639 (1);
  n2644_o <= gen3_n16_ccnot3_j_n2639 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2645_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2646_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2647_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2648_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2649_o <= n2647_o & n2648_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2650 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2649_o,
    o => cnot_4_o);
  n2653_o <= cnot_4_n2650 (1);
  n2654_o <= cnot_4_n2650 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2655_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2656_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2657_o <= n2655_o & n2656_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2658_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2659_o <= n2657_o & n2658_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2660 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2659_o,
    o => gen4_n15_peres4_j_o);
  n2663_o <= gen4_n15_peres4_j_n2660 (2);
  n2664_o <= gen4_n15_peres4_j_n2660 (1);
  n2665_o <= gen4_n15_peres4_j_n2660 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2666_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2667_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2668_o <= n2666_o & n2667_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2669_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2670_o <= n2668_o & n2669_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2671 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2670_o,
    o => gen4_n14_peres4_j_o);
  n2674_o <= gen4_n14_peres4_j_n2671 (2);
  n2675_o <= gen4_n14_peres4_j_n2671 (1);
  n2676_o <= gen4_n14_peres4_j_n2671 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2677_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2678_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2679_o <= n2677_o & n2678_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2680_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2681_o <= n2679_o & n2680_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2682 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2681_o,
    o => gen4_n13_peres4_j_o);
  n2685_o <= gen4_n13_peres4_j_n2682 (2);
  n2686_o <= gen4_n13_peres4_j_n2682 (1);
  n2687_o <= gen4_n13_peres4_j_n2682 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2688_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2689_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2690_o <= n2688_o & n2689_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2691_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2692_o <= n2690_o & n2691_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2693 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2692_o,
    o => gen4_n12_peres4_j_o);
  n2696_o <= gen4_n12_peres4_j_n2693 (2);
  n2697_o <= gen4_n12_peres4_j_n2693 (1);
  n2698_o <= gen4_n12_peres4_j_n2693 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2699_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2700_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2701_o <= n2699_o & n2700_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2702_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2703_o <= n2701_o & n2702_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2704 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2703_o,
    o => gen4_n11_peres4_j_o);
  n2707_o <= gen4_n11_peres4_j_n2704 (2);
  n2708_o <= gen4_n11_peres4_j_n2704 (1);
  n2709_o <= gen4_n11_peres4_j_n2704 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2710_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2711_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2712_o <= n2710_o & n2711_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2713_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2714_o <= n2712_o & n2713_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2715 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2714_o,
    o => gen4_n10_peres4_j_o);
  n2718_o <= gen4_n10_peres4_j_n2715 (2);
  n2719_o <= gen4_n10_peres4_j_n2715 (1);
  n2720_o <= gen4_n10_peres4_j_n2715 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2721_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2722_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2723_o <= n2721_o & n2722_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2724_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2725_o <= n2723_o & n2724_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2726 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2725_o,
    o => gen4_n9_peres4_j_o);
  n2729_o <= gen4_n9_peres4_j_n2726 (2);
  n2730_o <= gen4_n9_peres4_j_n2726 (1);
  n2731_o <= gen4_n9_peres4_j_n2726 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2732_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2733_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2734_o <= n2732_o & n2733_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2735_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2736_o <= n2734_o & n2735_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2737 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2736_o,
    o => gen4_n8_peres4_j_o);
  n2740_o <= gen4_n8_peres4_j_n2737 (2);
  n2741_o <= gen4_n8_peres4_j_n2737 (1);
  n2742_o <= gen4_n8_peres4_j_n2737 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2743_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2744_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2745_o <= n2743_o & n2744_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2746_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2747_o <= n2745_o & n2746_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2748 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2747_o,
    o => gen4_n7_peres4_j_o);
  n2751_o <= gen4_n7_peres4_j_n2748 (2);
  n2752_o <= gen4_n7_peres4_j_n2748 (1);
  n2753_o <= gen4_n7_peres4_j_n2748 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2754_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2755_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2756_o <= n2754_o & n2755_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2757_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2758_o <= n2756_o & n2757_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2759 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2758_o,
    o => gen4_n6_peres4_j_o);
  n2762_o <= gen4_n6_peres4_j_n2759 (2);
  n2763_o <= gen4_n6_peres4_j_n2759 (1);
  n2764_o <= gen4_n6_peres4_j_n2759 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2765_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2766_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2767_o <= n2765_o & n2766_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2768_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2769_o <= n2767_o & n2768_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2770 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2769_o,
    o => gen4_n5_peres4_j_o);
  n2773_o <= gen4_n5_peres4_j_n2770 (2);
  n2774_o <= gen4_n5_peres4_j_n2770 (1);
  n2775_o <= gen4_n5_peres4_j_n2770 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2776_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2777_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2778_o <= n2776_o & n2777_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2779_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2780_o <= n2778_o & n2779_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2781 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2780_o,
    o => gen4_n4_peres4_j_o);
  n2784_o <= gen4_n4_peres4_j_n2781 (2);
  n2785_o <= gen4_n4_peres4_j_n2781 (1);
  n2786_o <= gen4_n4_peres4_j_n2781 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2787_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2788_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2789_o <= n2787_o & n2788_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2790_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2791_o <= n2789_o & n2790_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2792 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2791_o,
    o => gen4_n3_peres4_j_o);
  n2795_o <= gen4_n3_peres4_j_n2792 (2);
  n2796_o <= gen4_n3_peres4_j_n2792 (1);
  n2797_o <= gen4_n3_peres4_j_n2792 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2798_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2799_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2800_o <= n2798_o & n2799_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2801_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2802_o <= n2800_o & n2801_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2803 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2802_o,
    o => gen4_n2_peres4_j_o);
  n2806_o <= gen4_n2_peres4_j_n2803 (2);
  n2807_o <= gen4_n2_peres4_j_n2803 (1);
  n2808_o <= gen4_n2_peres4_j_n2803 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2809_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2810_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2811_o <= n2809_o & n2810_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2812_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2813_o <= n2811_o & n2812_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2814 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2813_o,
    o => gen4_n1_peres4_j_o);
  n2817_o <= gen4_n1_peres4_j_n2814 (2);
  n2818_o <= gen4_n1_peres4_j_n2814 (1);
  n2819_o <= gen4_n1_peres4_j_n2814 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2820_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2821_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2822_o <= n2820_o & n2821_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2823_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2824_o <= n2822_o & n2823_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2825 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2824_o,
    o => gen4_n0_peres4_j_o);
  n2828_o <= gen4_n0_peres4_j_n2825 (2);
  n2829_o <= gen4_n0_peres4_j_n2825 (1);
  n2830_o <= gen4_n0_peres4_j_n2825 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2831_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2832_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2833_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2834_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2835_o <= n2833_o & n2834_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2836 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2835_o,
    o => gen5_n1_cnot5_j_o);
  n2839_o <= gen5_n1_cnot5_j_n2836 (1);
  n2840_o <= gen5_n1_cnot5_j_n2836 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2841_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2842_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2843_o <= n2841_o & n2842_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2844 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2843_o,
    o => gen5_n2_cnot5_j_o);
  n2847_o <= gen5_n2_cnot5_j_n2844 (1);
  n2848_o <= gen5_n2_cnot5_j_n2844 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2849_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2850_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2851_o <= n2849_o & n2850_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2852 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2851_o,
    o => gen5_n3_cnot5_j_o);
  n2855_o <= gen5_n3_cnot5_j_n2852 (1);
  n2856_o <= gen5_n3_cnot5_j_n2852 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2857_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2858_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2859_o <= n2857_o & n2858_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2860 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2859_o,
    o => gen5_n4_cnot5_j_o);
  n2863_o <= gen5_n4_cnot5_j_n2860 (1);
  n2864_o <= gen5_n4_cnot5_j_n2860 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2865_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2866_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2867_o <= n2865_o & n2866_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2868 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2867_o,
    o => gen5_n5_cnot5_j_o);
  n2871_o <= gen5_n5_cnot5_j_n2868 (1);
  n2872_o <= gen5_n5_cnot5_j_n2868 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2873_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2874_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2875_o <= n2873_o & n2874_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2876 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2875_o,
    o => gen5_n6_cnot5_j_o);
  n2879_o <= gen5_n6_cnot5_j_n2876 (1);
  n2880_o <= gen5_n6_cnot5_j_n2876 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2881_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2882_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2883_o <= n2881_o & n2882_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2884 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2883_o,
    o => gen5_n7_cnot5_j_o);
  n2887_o <= gen5_n7_cnot5_j_n2884 (1);
  n2888_o <= gen5_n7_cnot5_j_n2884 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2889_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2890_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2891_o <= n2889_o & n2890_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2892 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2891_o,
    o => gen5_n8_cnot5_j_o);
  n2895_o <= gen5_n8_cnot5_j_n2892 (1);
  n2896_o <= gen5_n8_cnot5_j_n2892 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2897_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2898_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2899_o <= n2897_o & n2898_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2900 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2899_o,
    o => gen5_n9_cnot5_j_o);
  n2903_o <= gen5_n9_cnot5_j_n2900 (1);
  n2904_o <= gen5_n9_cnot5_j_n2900 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2905_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2906_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2907_o <= n2905_o & n2906_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2908 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2907_o,
    o => gen5_n10_cnot5_j_o);
  n2911_o <= gen5_n10_cnot5_j_n2908 (1);
  n2912_o <= gen5_n10_cnot5_j_n2908 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2913_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2914_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2915_o <= n2913_o & n2914_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2916 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2915_o,
    o => gen5_n11_cnot5_j_o);
  n2919_o <= gen5_n11_cnot5_j_n2916 (1);
  n2920_o <= gen5_n11_cnot5_j_n2916 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2921_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2922_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2923_o <= n2921_o & n2922_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2924 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2923_o,
    o => gen5_n12_cnot5_j_o);
  n2927_o <= gen5_n12_cnot5_j_n2924 (1);
  n2928_o <= gen5_n12_cnot5_j_n2924 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2929_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2930_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2931_o <= n2929_o & n2930_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2932 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2931_o,
    o => gen5_n13_cnot5_j_o);
  n2935_o <= gen5_n13_cnot5_j_n2932 (1);
  n2936_o <= gen5_n13_cnot5_j_n2932 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2937_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2938_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2939_o <= n2937_o & n2938_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2940 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2939_o,
    o => gen5_n14_cnot5_j_o);
  n2943_o <= gen5_n14_cnot5_j_n2940 (1);
  n2944_o <= gen5_n14_cnot5_j_n2940 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2945_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2946_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2947_o <= n2945_o & n2946_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2948 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2947_o,
    o => gen5_n15_cnot5_j_o);
  n2951_o <= gen5_n15_cnot5_j_n2948 (1);
  n2952_o <= gen5_n15_cnot5_j_n2948 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2953_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2954_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2955_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2956_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2957_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2958_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2959_o <= n2957_o & n2958_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2960 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2959_o,
    o => gen6_n1_cnot1_j_o);
  n2963_o <= gen6_n1_cnot1_j_n2960 (1);
  n2964_o <= gen6_n1_cnot1_j_n2960 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2965_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2966_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2967_o <= n2965_o & n2966_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2968 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2967_o,
    o => gen6_n2_cnot1_j_o);
  n2971_o <= gen6_n2_cnot1_j_n2968 (1);
  n2972_o <= gen6_n2_cnot1_j_n2968 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2973_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2974_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2975_o <= n2973_o & n2974_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2976 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2975_o,
    o => gen6_n3_cnot1_j_o);
  n2979_o <= gen6_n3_cnot1_j_n2976 (1);
  n2980_o <= gen6_n3_cnot1_j_n2976 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2981_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2982_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2983_o <= n2981_o & n2982_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2984 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2983_o,
    o => gen6_n4_cnot1_j_o);
  n2987_o <= gen6_n4_cnot1_j_n2984 (1);
  n2988_o <= gen6_n4_cnot1_j_n2984 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2989_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2990_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2991_o <= n2989_o & n2990_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2992 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2991_o,
    o => gen6_n5_cnot1_j_o);
  n2995_o <= gen6_n5_cnot1_j_n2992 (1);
  n2996_o <= gen6_n5_cnot1_j_n2992 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2997_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2998_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2999_o <= n2997_o & n2998_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3000 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2999_o,
    o => gen6_n6_cnot1_j_o);
  n3003_o <= gen6_n6_cnot1_j_n3000 (1);
  n3004_o <= gen6_n6_cnot1_j_n3000 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3005_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3006_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3007_o <= n3005_o & n3006_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3008 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3007_o,
    o => gen6_n7_cnot1_j_o);
  n3011_o <= gen6_n7_cnot1_j_n3008 (1);
  n3012_o <= gen6_n7_cnot1_j_n3008 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3013_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3014_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3015_o <= n3013_o & n3014_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3016 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3015_o,
    o => gen6_n8_cnot1_j_o);
  n3019_o <= gen6_n8_cnot1_j_n3016 (1);
  n3020_o <= gen6_n8_cnot1_j_n3016 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3021_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3022_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3023_o <= n3021_o & n3022_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3024 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3023_o,
    o => gen6_n9_cnot1_j_o);
  n3027_o <= gen6_n9_cnot1_j_n3024 (1);
  n3028_o <= gen6_n9_cnot1_j_n3024 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3029_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3030_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3031_o <= n3029_o & n3030_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3032 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3031_o,
    o => gen6_n10_cnot1_j_o);
  n3035_o <= gen6_n10_cnot1_j_n3032 (1);
  n3036_o <= gen6_n10_cnot1_j_n3032 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3037_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3038_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3039_o <= n3037_o & n3038_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3040 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3039_o,
    o => gen6_n11_cnot1_j_o);
  n3043_o <= gen6_n11_cnot1_j_n3040 (1);
  n3044_o <= gen6_n11_cnot1_j_n3040 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3045_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3046_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3047_o <= n3045_o & n3046_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3048 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3047_o,
    o => gen6_n12_cnot1_j_o);
  n3051_o <= gen6_n12_cnot1_j_n3048 (1);
  n3052_o <= gen6_n12_cnot1_j_n3048 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3053_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3054_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3055_o <= n3053_o & n3054_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3056 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3055_o,
    o => gen6_n13_cnot1_j_o);
  n3059_o <= gen6_n13_cnot1_j_n3056 (1);
  n3060_o <= gen6_n13_cnot1_j_n3056 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3061_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3062_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3063_o <= n3061_o & n3062_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3064 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3063_o,
    o => gen6_n14_cnot1_j_o);
  n3067_o <= gen6_n14_cnot1_j_n3064 (1);
  n3068_o <= gen6_n14_cnot1_j_n3064 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3069_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3070_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3071_o <= n3069_o & n3070_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3072 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3071_o,
    o => gen6_n15_cnot1_j_o);
  n3075_o <= gen6_n15_cnot1_j_n3072 (1);
  n3076_o <= gen6_n15_cnot1_j_n3072 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3077_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3078_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3079_o <= n3077_o & n3078_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3080 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3079_o,
    o => gen6_n16_cnot1_j_o);
  n3083_o <= gen6_n16_cnot1_j_n3080 (1);
  n3084_o <= gen6_n16_cnot1_j_n3080 (0);
  n3085_o <= n2341_o & n2333_o & n2325_o & n2317_o & n2309_o & n2301_o & n2293_o & n2285_o & n2277_o & n2269_o & n2261_o & n2253_o & n2245_o & n2237_o & n2229_o & n2221_o & n2343_o;
  n3086_o <= n2342_o & n2334_o & n2326_o & n2318_o & n2310_o & n2302_o & n2294_o & n2286_o & n2278_o & n2270_o & n2262_o & n2254_o & n2246_o & n2238_o & n2230_o & n2222_o & n2344_o;
  n3087_o <= n2346_o & n2353_o & n2361_o & n2369_o & n2377_o & n2385_o & n2393_o & n2401_o & n2409_o & n2417_o & n2425_o & n2433_o & n2441_o & n2449_o & n2457_o & n2465_o & n2345_o;
  n3088_o <= n2354_o & n2362_o & n2370_o & n2378_o & n2386_o & n2394_o & n2402_o & n2410_o & n2418_o & n2426_o & n2434_o & n2442_o & n2450_o & n2458_o & n2466_o & n2467_o;
  n3089_o <= n2644_o & n2633_o & n2622_o & n2611_o & n2600_o & n2589_o & n2578_o & n2567_o & n2556_o & n2545_o & n2534_o & n2523_o & n2512_o & n2501_o & n2490_o & n2479_o & n2468_o;
  n3090_o <= n2645_o & n2643_o & n2632_o & n2621_o & n2610_o & n2599_o & n2588_o & n2577_o & n2566_o & n2555_o & n2544_o & n2533_o & n2522_o & n2511_o & n2500_o & n2489_o & n2478_o;
  n3091_o <= n2646_o & n2642_o & n2631_o & n2620_o & n2609_o & n2598_o & n2587_o & n2576_o & n2565_o & n2554_o & n2543_o & n2532_o & n2521_o & n2510_o & n2499_o & n2488_o & n2477_o;
  n3092_o <= n2653_o & n2663_o & n2674_o & n2685_o & n2696_o & n2707_o & n2718_o & n2729_o & n2740_o & n2751_o & n2762_o & n2773_o & n2784_o & n2795_o & n2806_o & n2817_o & n2828_o;
  n3093_o <= n2665_o & n2676_o & n2687_o & n2698_o & n2709_o & n2720_o & n2731_o & n2742_o & n2753_o & n2764_o & n2775_o & n2786_o & n2797_o & n2808_o & n2819_o & n2830_o & n2831_o;
  n3094_o <= n2654_o & n2664_o & n2675_o & n2686_o & n2697_o & n2708_o & n2719_o & n2730_o & n2741_o & n2752_o & n2763_o & n2774_o & n2785_o & n2796_o & n2807_o & n2818_o & n2829_o;
  n3095_o <= n2952_o & n2944_o & n2936_o & n2928_o & n2920_o & n2912_o & n2904_o & n2896_o & n2888_o & n2880_o & n2872_o & n2864_o & n2856_o & n2848_o & n2840_o & n2832_o;
  n3096_o <= n2954_o & n2951_o & n2943_o & n2935_o & n2927_o & n2919_o & n2911_o & n2903_o & n2895_o & n2887_o & n2879_o & n2871_o & n2863_o & n2855_o & n2847_o & n2839_o & n2953_o;
  n3097_o <= n3083_o & n3075_o & n3067_o & n3059_o & n3051_o & n3043_o & n3035_o & n3027_o & n3019_o & n3011_o & n3003_o & n2995_o & n2987_o & n2979_o & n2971_o & n2963_o & n2955_o;
  n3098_o <= n3084_o & n3076_o & n3068_o & n3060_o & n3052_o & n3044_o & n3036_o & n3028_o & n3020_o & n3012_o & n3004_o & n2996_o & n2988_o & n2980_o & n2972_o & n2964_o & n2956_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2204_o : std_logic;
  signal n2205_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2206 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic;
  signal n2212_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2211_o;
  o <= n2210_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2212_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2204_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2205_o <= n2204_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2206 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2205_o,
    o => gen1_n0_cnot0_o);
  n2209_o <= gen1_n0_cnot0_n2206 (1);
  n2210_o <= gen1_n0_cnot0_n2206 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2211_o <= ctrl_prop (1);
  n2212_o <= n2209_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2058 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2066 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2074 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2082 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2090 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2098 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2106 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2114 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic;
  signal n2121_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2122 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2130 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2138 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2146 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2154 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2162 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2170 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2178 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2186 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n2194 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic_vector (17 downto 0);
  signal n2201_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n2199_o;
  o <= n2200_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2201_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2055_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2056_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2057_o <= n2055_o & n2056_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2058 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2057_o,
    o => gen1_n0_cnot0_o);
  n2061_o <= gen1_n0_cnot0_n2058 (1);
  n2062_o <= gen1_n0_cnot0_n2058 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2063_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2064_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2065_o <= n2063_o & n2064_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2066 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2065_o,
    o => gen1_n1_cnot0_o);
  n2069_o <= gen1_n1_cnot0_n2066 (1);
  n2070_o <= gen1_n1_cnot0_n2066 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2071_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2072_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2073_o <= n2071_o & n2072_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2074 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2073_o,
    o => gen1_n2_cnot0_o);
  n2077_o <= gen1_n2_cnot0_n2074 (1);
  n2078_o <= gen1_n2_cnot0_n2074 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2079_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2080_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2081_o <= n2079_o & n2080_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2082 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2081_o,
    o => gen1_n3_cnot0_o);
  n2085_o <= gen1_n3_cnot0_n2082 (1);
  n2086_o <= gen1_n3_cnot0_n2082 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2087_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2088_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2089_o <= n2087_o & n2088_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2090 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2089_o,
    o => gen1_n4_cnot0_o);
  n2093_o <= gen1_n4_cnot0_n2090 (1);
  n2094_o <= gen1_n4_cnot0_n2090 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2095_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2096_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2097_o <= n2095_o & n2096_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2098 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2097_o,
    o => gen1_n5_cnot0_o);
  n2101_o <= gen1_n5_cnot0_n2098 (1);
  n2102_o <= gen1_n5_cnot0_n2098 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2103_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2104_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2105_o <= n2103_o & n2104_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2106 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2105_o,
    o => gen1_n6_cnot0_o);
  n2109_o <= gen1_n6_cnot0_n2106 (1);
  n2110_o <= gen1_n6_cnot0_n2106 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2111_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2112_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2113_o <= n2111_o & n2112_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2114 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2113_o,
    o => gen1_n7_cnot0_o);
  n2117_o <= gen1_n7_cnot0_n2114 (1);
  n2118_o <= gen1_n7_cnot0_n2114 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2119_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2120_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2121_o <= n2119_o & n2120_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2122 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2121_o,
    o => gen1_n8_cnot0_o);
  n2125_o <= gen1_n8_cnot0_n2122 (1);
  n2126_o <= gen1_n8_cnot0_n2122 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2127_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2128_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2129_o <= n2127_o & n2128_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2130 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2129_o,
    o => gen1_n9_cnot0_o);
  n2133_o <= gen1_n9_cnot0_n2130 (1);
  n2134_o <= gen1_n9_cnot0_n2130 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2135_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2136_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2137_o <= n2135_o & n2136_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2138 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2137_o,
    o => gen1_n10_cnot0_o);
  n2141_o <= gen1_n10_cnot0_n2138 (1);
  n2142_o <= gen1_n10_cnot0_n2138 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2143_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2144_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2145_o <= n2143_o & n2144_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2146 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2145_o,
    o => gen1_n11_cnot0_o);
  n2149_o <= gen1_n11_cnot0_n2146 (1);
  n2150_o <= gen1_n11_cnot0_n2146 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2151_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2152_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2153_o <= n2151_o & n2152_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2154 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2153_o,
    o => gen1_n12_cnot0_o);
  n2157_o <= gen1_n12_cnot0_n2154 (1);
  n2158_o <= gen1_n12_cnot0_n2154 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2159_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2160_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2161_o <= n2159_o & n2160_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2162 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2161_o,
    o => gen1_n13_cnot0_o);
  n2165_o <= gen1_n13_cnot0_n2162 (1);
  n2166_o <= gen1_n13_cnot0_n2162 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2167_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2168_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2169_o <= n2167_o & n2168_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2170 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2169_o,
    o => gen1_n14_cnot0_o);
  n2173_o <= gen1_n14_cnot0_n2170 (1);
  n2174_o <= gen1_n14_cnot0_n2170 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2175_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2176_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2177_o <= n2175_o & n2176_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2178 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2177_o,
    o => gen1_n15_cnot0_o);
  n2181_o <= gen1_n15_cnot0_n2178 (1);
  n2182_o <= gen1_n15_cnot0_n2178 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2183_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2184_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2185_o <= n2183_o & n2184_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2186 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2185_o,
    o => gen1_n16_cnot0_o);
  n2189_o <= gen1_n16_cnot0_n2186 (1);
  n2190_o <= gen1_n16_cnot0_n2186 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2191_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2192_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2193_o <= n2191_o & n2192_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n2194 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n2193_o,
    o => gen1_n17_cnot0_o);
  n2197_o <= gen1_n17_cnot0_n2194 (1);
  n2198_o <= gen1_n17_cnot0_n2194 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2199_o <= ctrl_prop (18);
  n2200_o <= n2198_o & n2190_o & n2182_o & n2174_o & n2166_o & n2158_o & n2150_o & n2142_o & n2134_o & n2126_o & n2118_o & n2110_o & n2102_o & n2094_o & n2086_o & n2078_o & n2070_o & n2062_o;
  n2201_o <= n2197_o & n2189_o & n2181_o & n2173_o & n2165_o & n2157_o & n2149_o & n2141_o & n2133_o & n2125_o & n2117_o & n2109_o & n2101_o & n2093_o & n2085_o & n2077_o & n2069_o & n2061_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n2041 : std_logic;
  signal cnotr_n2042 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n2047 : std_logic_vector (17 downto 0);
  signal add_n2048 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n2041;
  a_out <= add_n2047;
  s <= add_n2048;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2042; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2041 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2042 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2047 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2048 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic_vector (1 downto 0);
  signal cnota_n1243 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1246_o : std_logic;
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal n1249_o : std_logic_vector (1 downto 0);
  signal cnotb_n1250 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic_vector (1 downto 0);
  signal n1256_o : std_logic;
  signal n1257_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1258 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic_vector (1 downto 0);
  signal n1267_o : std_logic;
  signal n1268_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1269 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1279 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1282_o : std_logic;
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic_vector (1 downto 0);
  signal n1289_o : std_logic;
  signal n1290_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1291 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1301 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic_vector (1 downto 0);
  signal n1311_o : std_logic;
  signal n1312_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1313 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1323 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic_vector (1 downto 0);
  signal n1333_o : std_logic;
  signal n1334_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1335 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1345 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1348_o : std_logic;
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic_vector (1 downto 0);
  signal n1355_o : std_logic;
  signal n1356_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1357 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic;
  signal n1366_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1367 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic;
  signal n1376_o : std_logic_vector (1 downto 0);
  signal n1377_o : std_logic;
  signal n1378_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1379 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic;
  signal n1388_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1389 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic_vector (1 downto 0);
  signal n1399_o : std_logic;
  signal n1400_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1401 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1411 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic;
  signal n1420_o : std_logic_vector (1 downto 0);
  signal n1421_o : std_logic;
  signal n1422_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1423 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1426_o : std_logic;
  signal n1427_o : std_logic;
  signal n1428_o : std_logic;
  signal n1429_o : std_logic;
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1433 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic_vector (1 downto 0);
  signal n1443_o : std_logic;
  signal n1444_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1445 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1455 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic_vector (1 downto 0);
  signal n1465_o : std_logic;
  signal n1466_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1467 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1477 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1480_o : std_logic;
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic_vector (1 downto 0);
  signal n1487_o : std_logic;
  signal n1488_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1489 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1499 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic_vector (1 downto 0);
  signal n1509_o : std_logic;
  signal n1510_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1511 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1521 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic_vector (1 downto 0);
  signal n1531_o : std_logic;
  signal n1532_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1533 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic;
  signal n1542_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1543 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic_vector (1 downto 0);
  signal n1553_o : std_logic;
  signal n1554_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1555 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1565 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic_vector (1 downto 0);
  signal n1575_o : std_logic;
  signal n1576_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1577 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1587 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic_vector (1 downto 0);
  signal n1597_o : std_logic;
  signal n1598_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1599 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1609 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic_vector (1 downto 0);
  signal n1619_o : std_logic;
  signal n1620_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1621 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1631 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1634_o : std_logic;
  signal n1635_o : std_logic;
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic_vector (1 downto 0);
  signal n1641_o : std_logic;
  signal n1642_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1643 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1653 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic_vector (1 downto 0);
  signal n1663_o : std_logic;
  signal n1664_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1665 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1675 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1678_o : std_logic;
  signal n1679_o : std_logic;
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic_vector (1 downto 0);
  signal n1685_o : std_logic;
  signal n1686_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1687 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1697 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic_vector (1 downto 0);
  signal n1707_o : std_logic;
  signal n1708_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1709 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1719 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic_vector (1 downto 0);
  signal n1729_o : std_logic;
  signal n1730_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1731 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1741 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic_vector (1 downto 0);
  signal n1751_o : std_logic;
  signal n1752_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1753 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1763 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic_vector (1 downto 0);
  signal n1773_o : std_logic;
  signal n1774_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1775 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1785 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic_vector (1 downto 0);
  signal n1795_o : std_logic;
  signal n1796_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1797 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1807 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic_vector (1 downto 0);
  signal n1817_o : std_logic;
  signal n1818_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1819 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1829 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic_vector (1 downto 0);
  signal n1839_o : std_logic;
  signal n1840_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1841 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1851 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic_vector (1 downto 0);
  signal n1861_o : std_logic;
  signal n1862_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1863 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1873 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic_vector (1 downto 0);
  signal n1883_o : std_logic;
  signal n1884_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1885 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1895 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic_vector (1 downto 0);
  signal n1905_o : std_logic;
  signal n1906_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1907 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1917 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic_vector (1 downto 0);
  signal n1927_o : std_logic;
  signal n1928_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n1929 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n1939 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic_vector (1 downto 0);
  signal n1949_o : std_logic;
  signal n1950_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n1951 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n1961 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1971 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic;
  signal n1977_o : std_logic_vector (1 downto 0);
  signal cnotea_n1978 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic_vector (17 downto 0);
  signal n1984_o : std_logic_vector (17 downto 0);
  signal n1985_o : std_logic_vector (17 downto 0);
  signal n1986_o : std_logic_vector (16 downto 0);
  signal n1987_o : std_logic_vector (16 downto 0);
  signal n1988_o : std_logic_vector (16 downto 0);
  signal n1989_o : std_logic_vector (16 downto 0);
  signal n1990_o : std_logic_vector (3 downto 0);
  signal n1991_o : std_logic_vector (3 downto 0);
  signal n1992_o : std_logic_vector (3 downto 0);
  signal n1993_o : std_logic_vector (3 downto 0);
  signal n1994_o : std_logic_vector (3 downto 0);
  signal n1995_o : std_logic_vector (3 downto 0);
  signal n1996_o : std_logic_vector (3 downto 0);
  signal n1997_o : std_logic_vector (3 downto 0);
  signal n1998_o : std_logic_vector (3 downto 0);
  signal n1999_o : std_logic_vector (3 downto 0);
  signal n2000_o : std_logic_vector (3 downto 0);
  signal n2001_o : std_logic_vector (3 downto 0);
  signal n2002_o : std_logic_vector (3 downto 0);
  signal n2003_o : std_logic_vector (3 downto 0);
  signal n2004_o : std_logic_vector (3 downto 0);
  signal n2005_o : std_logic_vector (3 downto 0);
  signal n2006_o : std_logic_vector (3 downto 0);
  signal n2007_o : std_logic_vector (3 downto 0);
  signal n2008_o : std_logic_vector (3 downto 0);
  signal n2009_o : std_logic_vector (3 downto 0);
  signal n2010_o : std_logic_vector (3 downto 0);
  signal n2011_o : std_logic_vector (3 downto 0);
  signal n2012_o : std_logic_vector (3 downto 0);
  signal n2013_o : std_logic_vector (3 downto 0);
  signal n2014_o : std_logic_vector (3 downto 0);
  signal n2015_o : std_logic_vector (3 downto 0);
  signal n2016_o : std_logic_vector (3 downto 0);
  signal n2017_o : std_logic_vector (3 downto 0);
  signal n2018_o : std_logic_vector (3 downto 0);
  signal n2019_o : std_logic_vector (3 downto 0);
  signal n2020_o : std_logic_vector (3 downto 0);
  signal n2021_o : std_logic_vector (3 downto 0);
  signal n2022_o : std_logic_vector (3 downto 0);
  signal n2023_o : std_logic_vector (3 downto 0);
  signal n2024_o : std_logic_vector (3 downto 0);
  signal n2025_o : std_logic_vector (3 downto 0);
  signal n2026_o : std_logic_vector (3 downto 0);
  signal n2027_o : std_logic_vector (3 downto 0);
  signal n2028_o : std_logic_vector (3 downto 0);
  signal n2029_o : std_logic_vector (3 downto 0);
  signal n2030_o : std_logic_vector (3 downto 0);
  signal n2031_o : std_logic_vector (3 downto 0);
  signal n2032_o : std_logic_vector (3 downto 0);
  signal n2033_o : std_logic_vector (3 downto 0);
  signal n2034_o : std_logic_vector (3 downto 0);
  signal n2035_o : std_logic_vector (3 downto 0);
  signal n2036_o : std_logic_vector (3 downto 0);
  signal n2037_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1983_o;
  b_out <= n1984_o;
  s <= n1985_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1986_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1987_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1988_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1989_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1246_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1253_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1247_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1975_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1240_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1241_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1242_o <= n1240_o & n1241_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1243 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1242_o,
    o => cnota_o);
  n1246_o <= cnota_n1243 (1);
  n1247_o <= cnota_n1243 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1248_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1249_o <= n1248_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1250 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1249_o,
    o => cnotb_o);
  n1253_o <= cnotb_n1250 (1);
  n1254_o <= cnotb_n1250 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1255_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1256_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1257_o <= n1255_o & n1256_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1258 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1257_o,
    o => ccnotc_o);
  n1261_o <= ccnotc_n1258 (2);
  n1262_o <= ccnotc_n1258 (1);
  n1263_o <= ccnotc_n1258 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1990_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1991_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1992_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1264_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1265_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1266_o <= n1264_o & n1265_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1267_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1268_o <= n1266_o & n1267_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1269 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1268_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n1272_o <= gen1_n1_ccnot1_n1269 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n1273_o <= gen1_n1_ccnot1_n1269 (1);
  n1274_o <= gen1_n1_ccnot1_n1269 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1275_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1276_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1277_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1278_o <= n1276_o & n1277_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1279 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1278_o,
    o => gen1_n1_cnot1_o);
  n1282_o <= gen1_n1_cnot1_n1279 (1);
  n1283_o <= gen1_n1_cnot1_n1279 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1284_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1285_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1286_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1287_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1288_o <= n1286_o & n1287_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1289_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1290_o <= n1288_o & n1289_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1291 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1290_o,
    o => gen1_n1_ccnot2_o);
  n1294_o <= gen1_n1_ccnot2_n1291 (2);
  n1295_o <= gen1_n1_ccnot2_n1291 (1);
  n1296_o <= gen1_n1_ccnot2_n1291 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1297_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1298_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1299_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1300_o <= n1298_o & n1299_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1301 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1300_o,
    o => gen1_n1_cnot2_o);
  n1304_o <= gen1_n1_cnot2_n1301 (1);
  n1305_o <= gen1_n1_cnot2_n1301 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1306_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1307_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1993_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1994_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1995_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1308_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1309_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1310_o <= n1308_o & n1309_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1311_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1312_o <= n1310_o & n1311_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1313 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1312_o,
    o => gen1_n2_ccnot1_o);
  n1316_o <= gen1_n2_ccnot1_n1313 (2);
  n1317_o <= gen1_n2_ccnot1_n1313 (1);
  n1318_o <= gen1_n2_ccnot1_n1313 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1319_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1320_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1321_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1322_o <= n1320_o & n1321_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1323 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1322_o,
    o => gen1_n2_cnot1_o);
  n1326_o <= gen1_n2_cnot1_n1323 (1);
  n1327_o <= gen1_n2_cnot1_n1323 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1328_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1329_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1330_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1331_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1332_o <= n1330_o & n1331_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1333_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1334_o <= n1332_o & n1333_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1335 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1334_o,
    o => gen1_n2_ccnot2_o);
  n1338_o <= gen1_n2_ccnot2_n1335 (2);
  n1339_o <= gen1_n2_ccnot2_n1335 (1);
  n1340_o <= gen1_n2_ccnot2_n1335 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1341_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1342_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1343_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1344_o <= n1342_o & n1343_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1345 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1344_o,
    o => gen1_n2_cnot2_o);
  n1348_o <= gen1_n2_cnot2_n1345 (1);
  n1349_o <= gen1_n2_cnot2_n1345 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1350_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1351_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1996_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1997_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1998_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1352_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1353_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1354_o <= n1352_o & n1353_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1355_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1356_o <= n1354_o & n1355_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1357 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1356_o,
    o => gen1_n3_ccnot1_o);
  n1360_o <= gen1_n3_ccnot1_n1357 (2);
  n1361_o <= gen1_n3_ccnot1_n1357 (1);
  n1362_o <= gen1_n3_ccnot1_n1357 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1363_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1364_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1365_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1366_o <= n1364_o & n1365_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1367 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1366_o,
    o => gen1_n3_cnot1_o);
  n1370_o <= gen1_n3_cnot1_n1367 (1);
  n1371_o <= gen1_n3_cnot1_n1367 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1372_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1373_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1374_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1375_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1376_o <= n1374_o & n1375_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1377_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1378_o <= n1376_o & n1377_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1379 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1378_o,
    o => gen1_n3_ccnot2_o);
  n1382_o <= gen1_n3_ccnot2_n1379 (2);
  n1383_o <= gen1_n3_ccnot2_n1379 (1);
  n1384_o <= gen1_n3_ccnot2_n1379 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1385_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1386_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1387_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1388_o <= n1386_o & n1387_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1389 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1388_o,
    o => gen1_n3_cnot2_o);
  n1392_o <= gen1_n3_cnot2_n1389 (1);
  n1393_o <= gen1_n3_cnot2_n1389 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1394_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1395_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1999_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2000_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2001_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1396_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1397_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1398_o <= n1396_o & n1397_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1399_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1400_o <= n1398_o & n1399_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1401 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1400_o,
    o => gen1_n4_ccnot1_o);
  n1404_o <= gen1_n4_ccnot1_n1401 (2);
  n1405_o <= gen1_n4_ccnot1_n1401 (1);
  n1406_o <= gen1_n4_ccnot1_n1401 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1407_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1408_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1409_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1410_o <= n1408_o & n1409_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1411 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1410_o,
    o => gen1_n4_cnot1_o);
  n1414_o <= gen1_n4_cnot1_n1411 (1);
  n1415_o <= gen1_n4_cnot1_n1411 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1416_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1417_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1418_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1419_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1420_o <= n1418_o & n1419_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1421_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1422_o <= n1420_o & n1421_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1423 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1422_o,
    o => gen1_n4_ccnot2_o);
  n1426_o <= gen1_n4_ccnot2_n1423 (2);
  n1427_o <= gen1_n4_ccnot2_n1423 (1);
  n1428_o <= gen1_n4_ccnot2_n1423 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1429_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1430_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1431_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1432_o <= n1430_o & n1431_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1433 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1432_o,
    o => gen1_n4_cnot2_o);
  n1436_o <= gen1_n4_cnot2_n1433 (1);
  n1437_o <= gen1_n4_cnot2_n1433 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1438_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1439_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2002_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2003_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2004_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1440_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1441_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1442_o <= n1440_o & n1441_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1443_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1444_o <= n1442_o & n1443_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1445 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1444_o,
    o => gen1_n5_ccnot1_o);
  n1448_o <= gen1_n5_ccnot1_n1445 (2);
  n1449_o <= gen1_n5_ccnot1_n1445 (1);
  n1450_o <= gen1_n5_ccnot1_n1445 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1451_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1452_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1453_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1454_o <= n1452_o & n1453_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1455 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1454_o,
    o => gen1_n5_cnot1_o);
  n1458_o <= gen1_n5_cnot1_n1455 (1);
  n1459_o <= gen1_n5_cnot1_n1455 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1460_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1461_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1462_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1463_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1464_o <= n1462_o & n1463_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1465_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1466_o <= n1464_o & n1465_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1467 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1466_o,
    o => gen1_n5_ccnot2_o);
  n1470_o <= gen1_n5_ccnot2_n1467 (2);
  n1471_o <= gen1_n5_ccnot2_n1467 (1);
  n1472_o <= gen1_n5_ccnot2_n1467 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1473_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1474_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1475_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1476_o <= n1474_o & n1475_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1477 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1476_o,
    o => gen1_n5_cnot2_o);
  n1480_o <= gen1_n5_cnot2_n1477 (1);
  n1481_o <= gen1_n5_cnot2_n1477 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1482_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1483_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2005_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2006_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2007_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1484_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1485_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1486_o <= n1484_o & n1485_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1487_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1488_o <= n1486_o & n1487_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1489 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1488_o,
    o => gen1_n6_ccnot1_o);
  n1492_o <= gen1_n6_ccnot1_n1489 (2);
  n1493_o <= gen1_n6_ccnot1_n1489 (1);
  n1494_o <= gen1_n6_ccnot1_n1489 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1495_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1496_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1497_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1498_o <= n1496_o & n1497_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1499 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1498_o,
    o => gen1_n6_cnot1_o);
  n1502_o <= gen1_n6_cnot1_n1499 (1);
  n1503_o <= gen1_n6_cnot1_n1499 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1504_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1505_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1506_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1507_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1508_o <= n1506_o & n1507_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1509_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1510_o <= n1508_o & n1509_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1511 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1510_o,
    o => gen1_n6_ccnot2_o);
  n1514_o <= gen1_n6_ccnot2_n1511 (2);
  n1515_o <= gen1_n6_ccnot2_n1511 (1);
  n1516_o <= gen1_n6_ccnot2_n1511 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1517_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1518_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1519_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1520_o <= n1518_o & n1519_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1521 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1520_o,
    o => gen1_n6_cnot2_o);
  n1524_o <= gen1_n6_cnot2_n1521 (1);
  n1525_o <= gen1_n6_cnot2_n1521 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1526_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1527_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2008_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2009_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2010_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1528_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1529_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1530_o <= n1528_o & n1529_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1531_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1532_o <= n1530_o & n1531_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1533 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1532_o,
    o => gen1_n7_ccnot1_o);
  n1536_o <= gen1_n7_ccnot1_n1533 (2);
  n1537_o <= gen1_n7_ccnot1_n1533 (1);
  n1538_o <= gen1_n7_ccnot1_n1533 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1539_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1540_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1541_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1542_o <= n1540_o & n1541_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1543 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1542_o,
    o => gen1_n7_cnot1_o);
  n1546_o <= gen1_n7_cnot1_n1543 (1);
  n1547_o <= gen1_n7_cnot1_n1543 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1548_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1549_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1550_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1551_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1552_o <= n1550_o & n1551_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1553_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1554_o <= n1552_o & n1553_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1555 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1554_o,
    o => gen1_n7_ccnot2_o);
  n1558_o <= gen1_n7_ccnot2_n1555 (2);
  n1559_o <= gen1_n7_ccnot2_n1555 (1);
  n1560_o <= gen1_n7_ccnot2_n1555 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1561_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1562_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1563_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1564_o <= n1562_o & n1563_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1565 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1564_o,
    o => gen1_n7_cnot2_o);
  n1568_o <= gen1_n7_cnot2_n1565 (1);
  n1569_o <= gen1_n7_cnot2_n1565 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1570_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1571_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2011_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2012_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2013_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1572_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1573_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1574_o <= n1572_o & n1573_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1575_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1576_o <= n1574_o & n1575_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1577 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1576_o,
    o => gen1_n8_ccnot1_o);
  n1580_o <= gen1_n8_ccnot1_n1577 (2);
  n1581_o <= gen1_n8_ccnot1_n1577 (1);
  n1582_o <= gen1_n8_ccnot1_n1577 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1583_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1584_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1585_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1586_o <= n1584_o & n1585_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1587 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1586_o,
    o => gen1_n8_cnot1_o);
  n1590_o <= gen1_n8_cnot1_n1587 (1);
  n1591_o <= gen1_n8_cnot1_n1587 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1592_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1593_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1594_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1595_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1596_o <= n1594_o & n1595_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1597_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1598_o <= n1596_o & n1597_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1599 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1598_o,
    o => gen1_n8_ccnot2_o);
  n1602_o <= gen1_n8_ccnot2_n1599 (2);
  n1603_o <= gen1_n8_ccnot2_n1599 (1);
  n1604_o <= gen1_n8_ccnot2_n1599 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1605_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1606_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1607_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1608_o <= n1606_o & n1607_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1609 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1608_o,
    o => gen1_n8_cnot2_o);
  n1612_o <= gen1_n8_cnot2_n1609 (1);
  n1613_o <= gen1_n8_cnot2_n1609 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1614_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1615_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2014_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2015_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2016_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1616_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1617_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1618_o <= n1616_o & n1617_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1619_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1620_o <= n1618_o & n1619_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1621 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1620_o,
    o => gen1_n9_ccnot1_o);
  n1624_o <= gen1_n9_ccnot1_n1621 (2);
  n1625_o <= gen1_n9_ccnot1_n1621 (1);
  n1626_o <= gen1_n9_ccnot1_n1621 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1627_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1628_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1629_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1630_o <= n1628_o & n1629_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1631 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1630_o,
    o => gen1_n9_cnot1_o);
  n1634_o <= gen1_n9_cnot1_n1631 (1);
  n1635_o <= gen1_n9_cnot1_n1631 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1636_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1637_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1638_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1639_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1640_o <= n1638_o & n1639_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1641_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1642_o <= n1640_o & n1641_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1643 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1642_o,
    o => gen1_n9_ccnot2_o);
  n1646_o <= gen1_n9_ccnot2_n1643 (2);
  n1647_o <= gen1_n9_ccnot2_n1643 (1);
  n1648_o <= gen1_n9_ccnot2_n1643 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1649_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1650_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1651_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1652_o <= n1650_o & n1651_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1653 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1652_o,
    o => gen1_n9_cnot2_o);
  n1656_o <= gen1_n9_cnot2_n1653 (1);
  n1657_o <= gen1_n9_cnot2_n1653 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1658_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1659_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2017_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2018_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2019_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1660_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1661_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1662_o <= n1660_o & n1661_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1663_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1664_o <= n1662_o & n1663_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1665 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1664_o,
    o => gen1_n10_ccnot1_o);
  n1668_o <= gen1_n10_ccnot1_n1665 (2);
  n1669_o <= gen1_n10_ccnot1_n1665 (1);
  n1670_o <= gen1_n10_ccnot1_n1665 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1671_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1672_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1673_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1674_o <= n1672_o & n1673_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1675 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1674_o,
    o => gen1_n10_cnot1_o);
  n1678_o <= gen1_n10_cnot1_n1675 (1);
  n1679_o <= gen1_n10_cnot1_n1675 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1680_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1681_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1682_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1683_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1684_o <= n1682_o & n1683_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1685_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1686_o <= n1684_o & n1685_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1687 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1686_o,
    o => gen1_n10_ccnot2_o);
  n1690_o <= gen1_n10_ccnot2_n1687 (2);
  n1691_o <= gen1_n10_ccnot2_n1687 (1);
  n1692_o <= gen1_n10_ccnot2_n1687 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1693_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1694_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1695_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1696_o <= n1694_o & n1695_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1697 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1696_o,
    o => gen1_n10_cnot2_o);
  n1700_o <= gen1_n10_cnot2_n1697 (1);
  n1701_o <= gen1_n10_cnot2_n1697 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1702_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1703_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2020_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2021_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2022_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1704_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1705_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1706_o <= n1704_o & n1705_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1707_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1708_o <= n1706_o & n1707_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1709 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1708_o,
    o => gen1_n11_ccnot1_o);
  n1712_o <= gen1_n11_ccnot1_n1709 (2);
  n1713_o <= gen1_n11_ccnot1_n1709 (1);
  n1714_o <= gen1_n11_ccnot1_n1709 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1715_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1716_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1717_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1718_o <= n1716_o & n1717_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1719 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1718_o,
    o => gen1_n11_cnot1_o);
  n1722_o <= gen1_n11_cnot1_n1719 (1);
  n1723_o <= gen1_n11_cnot1_n1719 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1724_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1725_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1726_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1727_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1728_o <= n1726_o & n1727_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1729_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1730_o <= n1728_o & n1729_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1731 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1730_o,
    o => gen1_n11_ccnot2_o);
  n1734_o <= gen1_n11_ccnot2_n1731 (2);
  n1735_o <= gen1_n11_ccnot2_n1731 (1);
  n1736_o <= gen1_n11_ccnot2_n1731 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1737_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1738_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1739_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1740_o <= n1738_o & n1739_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1741 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1740_o,
    o => gen1_n11_cnot2_o);
  n1744_o <= gen1_n11_cnot2_n1741 (1);
  n1745_o <= gen1_n11_cnot2_n1741 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1746_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1747_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2023_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2024_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2025_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1748_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1749_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1750_o <= n1748_o & n1749_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1751_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1752_o <= n1750_o & n1751_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1753 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1752_o,
    o => gen1_n12_ccnot1_o);
  n1756_o <= gen1_n12_ccnot1_n1753 (2);
  n1757_o <= gen1_n12_ccnot1_n1753 (1);
  n1758_o <= gen1_n12_ccnot1_n1753 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1759_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1760_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1761_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1762_o <= n1760_o & n1761_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1763 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1762_o,
    o => gen1_n12_cnot1_o);
  n1766_o <= gen1_n12_cnot1_n1763 (1);
  n1767_o <= gen1_n12_cnot1_n1763 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1768_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1769_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1770_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1771_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1772_o <= n1770_o & n1771_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1773_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1774_o <= n1772_o & n1773_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1775 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1774_o,
    o => gen1_n12_ccnot2_o);
  n1778_o <= gen1_n12_ccnot2_n1775 (2);
  n1779_o <= gen1_n12_ccnot2_n1775 (1);
  n1780_o <= gen1_n12_ccnot2_n1775 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1781_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1782_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1783_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1784_o <= n1782_o & n1783_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1785 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1784_o,
    o => gen1_n12_cnot2_o);
  n1788_o <= gen1_n12_cnot2_n1785 (1);
  n1789_o <= gen1_n12_cnot2_n1785 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1790_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1791_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2026_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2027_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2028_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1792_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1793_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1794_o <= n1792_o & n1793_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1795_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1796_o <= n1794_o & n1795_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1797 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1796_o,
    o => gen1_n13_ccnot1_o);
  n1800_o <= gen1_n13_ccnot1_n1797 (2);
  n1801_o <= gen1_n13_ccnot1_n1797 (1);
  n1802_o <= gen1_n13_ccnot1_n1797 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1803_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1804_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1805_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1806_o <= n1804_o & n1805_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1807 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1806_o,
    o => gen1_n13_cnot1_o);
  n1810_o <= gen1_n13_cnot1_n1807 (1);
  n1811_o <= gen1_n13_cnot1_n1807 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1812_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1813_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1814_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1815_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1816_o <= n1814_o & n1815_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1817_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1818_o <= n1816_o & n1817_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1819 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1818_o,
    o => gen1_n13_ccnot2_o);
  n1822_o <= gen1_n13_ccnot2_n1819 (2);
  n1823_o <= gen1_n13_ccnot2_n1819 (1);
  n1824_o <= gen1_n13_ccnot2_n1819 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1825_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1826_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1827_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1828_o <= n1826_o & n1827_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1829 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1828_o,
    o => gen1_n13_cnot2_o);
  n1832_o <= gen1_n13_cnot2_n1829 (1);
  n1833_o <= gen1_n13_cnot2_n1829 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1834_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1835_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2029_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2030_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2031_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1836_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1837_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1838_o <= n1836_o & n1837_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1839_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1840_o <= n1838_o & n1839_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1841 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1840_o,
    o => gen1_n14_ccnot1_o);
  n1844_o <= gen1_n14_ccnot1_n1841 (2);
  n1845_o <= gen1_n14_ccnot1_n1841 (1);
  n1846_o <= gen1_n14_ccnot1_n1841 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1847_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1848_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1849_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1850_o <= n1848_o & n1849_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1851 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1850_o,
    o => gen1_n14_cnot1_o);
  n1854_o <= gen1_n14_cnot1_n1851 (1);
  n1855_o <= gen1_n14_cnot1_n1851 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1856_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1857_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1858_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1859_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1860_o <= n1858_o & n1859_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1861_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1862_o <= n1860_o & n1861_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1863 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1862_o,
    o => gen1_n14_ccnot2_o);
  n1866_o <= gen1_n14_ccnot2_n1863 (2);
  n1867_o <= gen1_n14_ccnot2_n1863 (1);
  n1868_o <= gen1_n14_ccnot2_n1863 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1869_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1870_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1871_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1872_o <= n1870_o & n1871_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1873 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1872_o,
    o => gen1_n14_cnot2_o);
  n1876_o <= gen1_n14_cnot2_n1873 (1);
  n1877_o <= gen1_n14_cnot2_n1873 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1878_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1879_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2032_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2033_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2034_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1880_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1881_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1882_o <= n1880_o & n1881_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1883_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1884_o <= n1882_o & n1883_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1885 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1884_o,
    o => gen1_n15_ccnot1_o);
  n1888_o <= gen1_n15_ccnot1_n1885 (2);
  n1889_o <= gen1_n15_ccnot1_n1885 (1);
  n1890_o <= gen1_n15_ccnot1_n1885 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1891_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1892_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1893_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1894_o <= n1892_o & n1893_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1895 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1894_o,
    o => gen1_n15_cnot1_o);
  n1898_o <= gen1_n15_cnot1_n1895 (1);
  n1899_o <= gen1_n15_cnot1_n1895 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1900_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1901_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1902_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1903_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1904_o <= n1902_o & n1903_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1905_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1906_o <= n1904_o & n1905_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1907 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1906_o,
    o => gen1_n15_ccnot2_o);
  n1910_o <= gen1_n15_ccnot2_n1907 (2);
  n1911_o <= gen1_n15_ccnot2_n1907 (1);
  n1912_o <= gen1_n15_ccnot2_n1907 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1913_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1914_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1915_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1916_o <= n1914_o & n1915_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1917 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1916_o,
    o => gen1_n15_cnot2_o);
  n1920_o <= gen1_n15_cnot2_n1917 (1);
  n1921_o <= gen1_n15_cnot2_n1917 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1922_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1923_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n2035_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n2036_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n2037_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1924_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1925_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1926_o <= n1924_o & n1925_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1927_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1928_o <= n1926_o & n1927_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n1929 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n1928_o,
    o => gen1_n16_ccnot1_o);
  n1932_o <= gen1_n16_ccnot1_n1929 (2);
  n1933_o <= gen1_n16_ccnot1_n1929 (1);
  n1934_o <= gen1_n16_ccnot1_n1929 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1935_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1936_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1937_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1938_o <= n1936_o & n1937_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n1939 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n1938_o,
    o => gen1_n16_cnot1_o);
  n1942_o <= gen1_n16_cnot1_n1939 (1);
  n1943_o <= gen1_n16_cnot1_n1939 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1944_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1945_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1946_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1947_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1948_o <= n1946_o & n1947_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1949_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1950_o <= n1948_o & n1949_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n1951 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n1950_o,
    o => gen1_n16_ccnot2_o);
  n1954_o <= gen1_n16_ccnot2_n1951 (2);
  n1955_o <= gen1_n16_ccnot2_n1951 (1);
  n1956_o <= gen1_n16_ccnot2_n1951 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1957_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1958_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1959_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1960_o <= n1958_o & n1959_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n1961 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n1960_o,
    o => gen1_n16_cnot2_o);
  n1964_o <= gen1_n16_cnot2_n1961 (1);
  n1965_o <= gen1_n16_cnot2_n1961 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1966_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1967_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1968_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1969_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1970_o <= n1968_o & n1969_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1971 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1970_o,
    o => cnoteb_o);
  n1974_o <= cnoteb_n1971 (1);
  n1975_o <= cnoteb_n1971 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1976_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1977_o <= n1976_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1978 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1977_o,
    o => cnotea_o);
  n1981_o <= cnotea_n1978 (1);
  n1982_o <= cnotea_n1978 (0);
  n1983_o <= n1981_o & a_s;
  n1984_o <= n1974_o & b_s;
  n1985_o <= n1982_o & s_s;
  n1986_o <= n1964_o & n1920_o & n1876_o & n1832_o & n1788_o & n1744_o & n1700_o & n1656_o & n1612_o & n1568_o & n1524_o & n1480_o & n1436_o & n1392_o & n1348_o & n1304_o & n1261_o;
  n1987_o <= n1966_o & n1922_o & n1878_o & n1834_o & n1790_o & n1746_o & n1702_o & n1658_o & n1614_o & n1570_o & n1526_o & n1482_o & n1438_o & n1394_o & n1350_o & n1306_o & n1262_o;
  n1988_o <= n1965_o & n1921_o & n1877_o & n1833_o & n1789_o & n1745_o & n1701_o & n1657_o & n1613_o & n1569_o & n1525_o & n1481_o & n1437_o & n1393_o & n1349_o & n1305_o & n1254_o;
  n1989_o <= n1967_o & n1923_o & n1879_o & n1835_o & n1791_o & n1747_o & n1703_o & n1659_o & n1615_o & n1571_o & n1527_o & n1483_o & n1439_o & n1395_o & n1351_o & n1307_o & n1263_o;
  n1990_o <= n1274_o & n1273_o & n1272_o & n1275_o;
  n1991_o <= n1285_o & n1283_o & n1282_o & n1284_o;
  n1992_o <= n1296_o & n1295_o & n1297_o & n1294_o;
  n1993_o <= n1318_o & n1317_o & n1316_o & n1319_o;
  n1994_o <= n1329_o & n1327_o & n1326_o & n1328_o;
  n1995_o <= n1340_o & n1339_o & n1341_o & n1338_o;
  n1996_o <= n1362_o & n1361_o & n1360_o & n1363_o;
  n1997_o <= n1373_o & n1371_o & n1370_o & n1372_o;
  n1998_o <= n1384_o & n1383_o & n1385_o & n1382_o;
  n1999_o <= n1406_o & n1405_o & n1404_o & n1407_o;
  n2000_o <= n1417_o & n1415_o & n1414_o & n1416_o;
  n2001_o <= n1428_o & n1427_o & n1429_o & n1426_o;
  n2002_o <= n1450_o & n1449_o & n1448_o & n1451_o;
  n2003_o <= n1461_o & n1459_o & n1458_o & n1460_o;
  n2004_o <= n1472_o & n1471_o & n1473_o & n1470_o;
  n2005_o <= n1494_o & n1493_o & n1492_o & n1495_o;
  n2006_o <= n1505_o & n1503_o & n1502_o & n1504_o;
  n2007_o <= n1516_o & n1515_o & n1517_o & n1514_o;
  n2008_o <= n1538_o & n1537_o & n1536_o & n1539_o;
  n2009_o <= n1549_o & n1547_o & n1546_o & n1548_o;
  n2010_o <= n1560_o & n1559_o & n1561_o & n1558_o;
  n2011_o <= n1582_o & n1581_o & n1580_o & n1583_o;
  n2012_o <= n1593_o & n1591_o & n1590_o & n1592_o;
  n2013_o <= n1604_o & n1603_o & n1605_o & n1602_o;
  n2014_o <= n1626_o & n1625_o & n1624_o & n1627_o;
  n2015_o <= n1637_o & n1635_o & n1634_o & n1636_o;
  n2016_o <= n1648_o & n1647_o & n1649_o & n1646_o;
  n2017_o <= n1670_o & n1669_o & n1668_o & n1671_o;
  n2018_o <= n1681_o & n1679_o & n1678_o & n1680_o;
  n2019_o <= n1692_o & n1691_o & n1693_o & n1690_o;
  n2020_o <= n1714_o & n1713_o & n1712_o & n1715_o;
  n2021_o <= n1725_o & n1723_o & n1722_o & n1724_o;
  n2022_o <= n1736_o & n1735_o & n1737_o & n1734_o;
  n2023_o <= n1758_o & n1757_o & n1756_o & n1759_o;
  n2024_o <= n1769_o & n1767_o & n1766_o & n1768_o;
  n2025_o <= n1780_o & n1779_o & n1781_o & n1778_o;
  n2026_o <= n1802_o & n1801_o & n1800_o & n1803_o;
  n2027_o <= n1813_o & n1811_o & n1810_o & n1812_o;
  n2028_o <= n1824_o & n1823_o & n1825_o & n1822_o;
  n2029_o <= n1846_o & n1845_o & n1844_o & n1847_o;
  n2030_o <= n1857_o & n1855_o & n1854_o & n1856_o;
  n2031_o <= n1868_o & n1867_o & n1869_o & n1866_o;
  n2032_o <= n1890_o & n1889_o & n1888_o & n1891_o;
  n2033_o <= n1901_o & n1899_o & n1898_o & n1900_o;
  n2034_o <= n1912_o & n1911_o & n1913_o & n1910_o;
  n2035_o <= n1934_o & n1933_o & n1932_o & n1935_o;
  n2036_o <= n1945_o & n1943_o & n1942_o & n1944_o;
  n2037_o <= n1956_o & n1955_o & n1957_o & n1954_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_9 is
  port (
    w : in std_logic_vector (27 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (27 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_9;

architecture rtl of cordich_stage_16_9 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1132_o : std_logic_vector (17 downto 0);
  signal add1_n1133 : std_logic_vector (17 downto 0);
  signal add1_n1134 : std_logic_vector (17 downto 0);
  signal add1_n1135 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1142_o : std_logic;
  signal addsub_n1143 : std_logic;
  signal addsub_n1144 : std_logic_vector (17 downto 0);
  signal addsub_n1145 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1152_o : std_logic;
  signal cnotr1_n1153 : std_logic;
  signal cnotr1_n1154 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1159_o : std_logic;
  signal cnotr2_n1160 : std_logic;
  signal cnotr2_n1161 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1166_o : std_logic;
  signal n1167_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1168 : std_logic;
  signal gen0_cnotr3_n1169 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1174_o : std_logic_vector (7 downto 0);
  signal n1175_o : std_logic;
  signal n1176_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1177 : std_logic;
  signal gen0_cnotr4_n1178 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1183_o : std_logic_vector (7 downto 0);
  signal n1184_o : std_logic_vector (8 downto 0);
  signal n1185_o : std_logic_vector (16 downto 0);
  signal n1186_o : std_logic;
  signal gen0_cnotr5_n1187 : std_logic;
  signal gen0_cnotr5_n1188 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1193_o : std_logic_vector (7 downto 0);
  signal n1194_o : std_logic_vector (8 downto 0);
  signal n1195_o : std_logic;
  signal n1196_o : std_logic_vector (15 downto 0);
  signal n1197_o : std_logic_vector (16 downto 0);
  signal add2_n1198 : std_logic_vector (16 downto 0);
  signal add2_n1199 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic;
  signal cnotr6_n1209 : std_logic;
  signal cnotr6_n1210 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1215_o : std_logic;
  signal n1216_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1217 : std_logic;
  signal cnotr7_n1218 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1223_o : std_logic;
  signal alut1_n1224 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1227 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1230_o : std_logic_vector (27 downto 0);
  signal n1231_o : std_logic_vector (16 downto 0);
  signal n1232_o : std_logic_vector (17 downto 0);
  signal n1233_o : std_logic_vector (17 downto 0);
  signal n1234_o : std_logic_vector (17 downto 0);
  signal n1235_o : std_logic_vector (5 downto 0);
begin
  g <= n1230_o;
  a_out <= add2_n1199;
  c_out <= n1231_o;
  x_out <= add1_n1135;
  y_out <= addsub_n1145;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1133; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1232_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1233_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1154; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1134; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1161; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1234_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1235_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1224; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1210; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1198; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1227; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1178; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1197_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1132_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1133 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1134 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1135 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1132_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1142_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1143 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1144 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1145 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1142_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1152_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1153 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1154 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1152_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1159_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1160 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1161 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1159_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n1166_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n1167_o <= w (27 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n1168 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n1169 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1166_o,
    i => n1167_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n1174_o <= y (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n1175_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n1176_o <= y_4 (17 downto 9);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n1177 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n1178 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1175_o,
    i => n1176_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n1183_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n1184_o <= y (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n1185_o <= n1183_o & n1184_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n1186_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n1187 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n1188 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1186_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n1193_o <= x_1 (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n1194_o <= x_1 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n1195_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n1196_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n1197_o <= n1195_o & n1196_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n1198 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n1199 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n1204_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1205_o <= not n1204_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n1206_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n1207_o <= not n1206_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n1208_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n1209 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n1210 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1208_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n1215_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n1216_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n1217 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n1218 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1215_o,
    i => n1216_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n1223_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n1224 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n1227 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_9 port map (
    i => c_3,
    o => alut2_o);
  n1230_o <= n1194_o & addsub_n1144 & cnotr7_n1217;
  n1231_o <= cnotr7_n1218 & n1223_o;
  n1232_o <= gen0_cnotr5_n1188 & gen0_cnotr5_n1187 & n1193_o;
  n1233_o <= gen0_cnotr3_n1169 & gen0_cnotr3_n1168 & n1174_o;
  n1234_o <= gen0_cnotr4_n1177 & n1185_o;
  n1235_o <= n1207_o & addsub_n1143 & cnotr6_n1209 & cnotr2_n1160 & cnotr1_n1153 & n1205_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_8 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_8;

architecture rtl of cordich_stage_16_8 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1022_o : std_logic_vector (17 downto 0);
  signal add1_n1023 : std_logic_vector (17 downto 0);
  signal add1_n1024 : std_logic_vector (17 downto 0);
  signal add1_n1025 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1032_o : std_logic;
  signal addsub_n1033 : std_logic;
  signal addsub_n1034 : std_logic_vector (17 downto 0);
  signal addsub_n1035 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1042_o : std_logic;
  signal cnotr1_n1043 : std_logic;
  signal cnotr1_n1044 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1049_o : std_logic;
  signal cnotr2_n1050 : std_logic;
  signal cnotr2_n1051 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1056_o : std_logic;
  signal n1057_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1058 : std_logic;
  signal gen0_cnotr3_n1059 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1064_o : std_logic_vector (8 downto 0);
  signal n1065_o : std_logic;
  signal n1066_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1067 : std_logic;
  signal gen0_cnotr4_n1068 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1073_o : std_logic_vector (8 downto 0);
  signal n1074_o : std_logic_vector (7 downto 0);
  signal n1075_o : std_logic_vector (16 downto 0);
  signal n1076_o : std_logic;
  signal gen0_cnotr5_n1077 : std_logic;
  signal gen0_cnotr5_n1078 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1083_o : std_logic_vector (8 downto 0);
  signal n1084_o : std_logic_vector (7 downto 0);
  signal n1085_o : std_logic;
  signal n1086_o : std_logic_vector (15 downto 0);
  signal n1087_o : std_logic_vector (16 downto 0);
  signal add2_n1088 : std_logic_vector (16 downto 0);
  signal add2_n1089 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal n1096_o : std_logic;
  signal n1097_o : std_logic;
  signal n1098_o : std_logic;
  signal cnotr6_n1099 : std_logic;
  signal cnotr6_n1100 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1105_o : std_logic;
  signal n1106_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1107 : std_logic;
  signal cnotr7_n1108 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1113_o : std_logic;
  signal alut1_n1114 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1117 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1120_o : std_logic_vector (26 downto 0);
  signal n1121_o : std_logic_vector (16 downto 0);
  signal n1122_o : std_logic_vector (17 downto 0);
  signal n1123_o : std_logic_vector (17 downto 0);
  signal n1124_o : std_logic_vector (17 downto 0);
  signal n1125_o : std_logic_vector (5 downto 0);
begin
  g <= n1120_o;
  a_out <= add2_n1089;
  c_out <= n1121_o;
  x_out <= add1_n1025;
  y_out <= addsub_n1035;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1023; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1122_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1123_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1044; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1024; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1051; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1124_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1125_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1114; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1100; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1088; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1117; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1068; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1087_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1022_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1023 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1024 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1025 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1022_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1032_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1033 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1034 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1035 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1032_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n1042_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1043 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1044 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1042_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1049_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1050 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1051 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1049_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n1056_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n1057_o <= w (26 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n1058 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n1059 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1056_o,
    i => n1057_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n1064_o <= y (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n1065_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n1066_o <= y_4 (17 downto 10);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n1067 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n1068 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1065_o,
    i => n1066_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n1073_o <= y_4 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n1074_o <= y (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n1075_o <= n1073_o & n1074_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n1076_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n1077 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n1078 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1076_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n1083_o <= x_1 (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n1084_o <= x_1 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n1085_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n1086_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n1087_o <= n1085_o & n1086_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n1088 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n1089 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n1094_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1095_o <= not n1094_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n1096_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n1097_o <= not n1096_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n1098_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n1099 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n1100 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1098_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n1105_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n1106_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n1107 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n1108 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1105_o,
    i => n1106_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n1113_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n1114 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n1117 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_8 port map (
    i => c_3,
    o => alut2_o);
  n1120_o <= n1084_o & addsub_n1034 & cnotr7_n1107;
  n1121_o <= cnotr7_n1108 & n1113_o;
  n1122_o <= gen0_cnotr5_n1078 & gen0_cnotr5_n1077 & n1083_o;
  n1123_o <= gen0_cnotr3_n1059 & gen0_cnotr3_n1058 & n1064_o;
  n1124_o <= gen0_cnotr4_n1067 & n1075_o;
  n1125_o <= n1097_o & addsub_n1033 & cnotr6_n1099 & cnotr2_n1050 & cnotr1_n1043 & n1095_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_7 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_7;

architecture rtl of cordich_stage_16_7 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n912_o : std_logic_vector (17 downto 0);
  signal add1_n913 : std_logic_vector (17 downto 0);
  signal add1_n914 : std_logic_vector (17 downto 0);
  signal add1_n915 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n922_o : std_logic;
  signal addsub_n923 : std_logic;
  signal addsub_n924 : std_logic_vector (17 downto 0);
  signal addsub_n925 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n932_o : std_logic;
  signal cnotr1_n933 : std_logic;
  signal cnotr1_n934 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n939_o : std_logic;
  signal cnotr2_n940 : std_logic;
  signal cnotr2_n941 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n946_o : std_logic;
  signal n947_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n948 : std_logic;
  signal gen0_cnotr3_n949 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n954_o : std_logic_vector (9 downto 0);
  signal n955_o : std_logic;
  signal n956_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n957 : std_logic;
  signal gen0_cnotr4_n958 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n963_o : std_logic_vector (9 downto 0);
  signal n964_o : std_logic_vector (6 downto 0);
  signal n965_o : std_logic_vector (16 downto 0);
  signal n966_o : std_logic;
  signal gen0_cnotr5_n967 : std_logic;
  signal gen0_cnotr5_n968 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n973_o : std_logic_vector (9 downto 0);
  signal n974_o : std_logic_vector (6 downto 0);
  signal n975_o : std_logic;
  signal n976_o : std_logic_vector (15 downto 0);
  signal n977_o : std_logic_vector (16 downto 0);
  signal add2_n978 : std_logic_vector (16 downto 0);
  signal add2_n979 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n984_o : std_logic;
  signal n985_o : std_logic;
  signal n986_o : std_logic;
  signal n987_o : std_logic;
  signal n988_o : std_logic;
  signal cnotr6_n989 : std_logic;
  signal cnotr6_n990 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n995_o : std_logic;
  signal n996_o : std_logic_vector (15 downto 0);
  signal cnotr7_n997 : std_logic;
  signal cnotr7_n998 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1003_o : std_logic;
  signal alut1_n1004 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1007 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1010_o : std_logic_vector (25 downto 0);
  signal n1011_o : std_logic_vector (16 downto 0);
  signal n1012_o : std_logic_vector (17 downto 0);
  signal n1013_o : std_logic_vector (17 downto 0);
  signal n1014_o : std_logic_vector (17 downto 0);
  signal n1015_o : std_logic_vector (5 downto 0);
begin
  g <= n1010_o;
  a_out <= add2_n979;
  c_out <= n1011_o;
  x_out <= add1_n915;
  y_out <= addsub_n925;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n913; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1012_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1013_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n934; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n914; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n941; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1014_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1015_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1004; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n990; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n978; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1007; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n958; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n977_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n912_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n913 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n914 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n915 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n912_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n922_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n923 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n924 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n925 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n922_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n932_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n933 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n934 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n932_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n939_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n940 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n941 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n939_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n946_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n947_o <= w (25 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n948 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n949 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n946_o,
    i => n947_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n954_o <= y (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n955_o <= y_4 (10);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n956_o <= y_4 (17 downto 11);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n957 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n958 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n955_o,
    i => n956_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n963_o <= y_4 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n964_o <= y (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n965_o <= n963_o & n964_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n966_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n967 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n968 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n966_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n973_o <= x_1 (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n974_o <= x_1 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n975_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n976_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n977_o <= n975_o & n976_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n978 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n979 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n984_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n985_o <= not n984_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n986_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n987_o <= not n986_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n988_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n989 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n990 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n988_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n995_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n996_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n997 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n998 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n995_o,
    i => n996_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n1003_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n1004 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n1007 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_7 port map (
    i => c_3,
    o => alut2_o);
  n1010_o <= n974_o & addsub_n924 & cnotr7_n997;
  n1011_o <= cnotr7_n998 & n1003_o;
  n1012_o <= gen0_cnotr5_n968 & gen0_cnotr5_n967 & n973_o;
  n1013_o <= gen0_cnotr3_n949 & gen0_cnotr3_n948 & n954_o;
  n1014_o <= gen0_cnotr4_n957 & n965_o;
  n1015_o <= n987_o & addsub_n923 & cnotr6_n989 & cnotr2_n940 & cnotr1_n933 & n985_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_6 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_6;

architecture rtl of cordich_stage_16_6 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n802_o : std_logic_vector (17 downto 0);
  signal add1_n803 : std_logic_vector (17 downto 0);
  signal add1_n804 : std_logic_vector (17 downto 0);
  signal add1_n805 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n812_o : std_logic;
  signal addsub_n813 : std_logic;
  signal addsub_n814 : std_logic_vector (17 downto 0);
  signal addsub_n815 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n822_o : std_logic;
  signal cnotr1_n823 : std_logic;
  signal cnotr1_n824 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n829_o : std_logic;
  signal cnotr2_n830 : std_logic;
  signal cnotr2_n831 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n836_o : std_logic;
  signal n837_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n838 : std_logic;
  signal gen0_cnotr3_n839 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n844_o : std_logic_vector (10 downto 0);
  signal n845_o : std_logic;
  signal n846_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n847 : std_logic;
  signal gen0_cnotr4_n848 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n853_o : std_logic_vector (10 downto 0);
  signal n854_o : std_logic_vector (5 downto 0);
  signal n855_o : std_logic_vector (16 downto 0);
  signal n856_o : std_logic;
  signal gen0_cnotr5_n857 : std_logic;
  signal gen0_cnotr5_n858 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n863_o : std_logic_vector (10 downto 0);
  signal n864_o : std_logic_vector (5 downto 0);
  signal n865_o : std_logic;
  signal n866_o : std_logic_vector (15 downto 0);
  signal n867_o : std_logic_vector (16 downto 0);
  signal add2_n868 : std_logic_vector (16 downto 0);
  signal add2_n869 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal cnotr6_n879 : std_logic;
  signal cnotr6_n880 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n885_o : std_logic;
  signal n886_o : std_logic_vector (15 downto 0);
  signal cnotr7_n887 : std_logic;
  signal cnotr7_n888 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n893_o : std_logic;
  signal alut1_n894 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n897 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n900_o : std_logic_vector (24 downto 0);
  signal n901_o : std_logic_vector (16 downto 0);
  signal n902_o : std_logic_vector (17 downto 0);
  signal n903_o : std_logic_vector (17 downto 0);
  signal n904_o : std_logic_vector (17 downto 0);
  signal n905_o : std_logic_vector (5 downto 0);
begin
  g <= n900_o;
  a_out <= add2_n869;
  c_out <= n901_o;
  x_out <= add1_n805;
  y_out <= addsub_n815;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n803; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n902_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n903_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n824; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n804; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n831; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n904_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n905_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n894; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n880; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n868; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n897; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n848; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n867_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n802_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n803 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n804 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n805 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n802_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n812_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n813 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n814 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n815 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n812_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n822_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n823 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n824 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n822_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n829_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n830 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n831 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n829_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n836_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n837_o <= w (24 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n838 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n839 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n836_o,
    i => n837_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n844_o <= y (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n845_o <= y_4 (11);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n846_o <= y_4 (17 downto 12);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n847 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n848 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n845_o,
    i => n846_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n853_o <= y_4 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n854_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n855_o <= n853_o & n854_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n856_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n857 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n858 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n856_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n863_o <= x_1 (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n864_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n865_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n866_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n867_o <= n865_o & n866_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n868 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n869 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n874_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n875_o <= not n874_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n876_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n877_o <= not n876_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n878_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n879 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n880 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n878_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n885_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n886_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n887 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n888 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n885_o,
    i => n886_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n893_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n894 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n897 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_6 port map (
    i => c_3,
    o => alut2_o);
  n900_o <= n864_o & addsub_n814 & cnotr7_n887;
  n901_o <= cnotr7_n888 & n893_o;
  n902_o <= gen0_cnotr5_n858 & gen0_cnotr5_n857 & n863_o;
  n903_o <= gen0_cnotr3_n839 & gen0_cnotr3_n838 & n844_o;
  n904_o <= gen0_cnotr4_n847 & n855_o;
  n905_o <= n877_o & addsub_n813 & cnotr6_n879 & cnotr2_n830 & cnotr1_n823 & n875_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n692_o : std_logic_vector (17 downto 0);
  signal add1_n693 : std_logic_vector (17 downto 0);
  signal add1_n694 : std_logic_vector (17 downto 0);
  signal add1_n695 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n702_o : std_logic;
  signal addsub_n703 : std_logic;
  signal addsub_n704 : std_logic_vector (17 downto 0);
  signal addsub_n705 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n712_o : std_logic;
  signal cnotr1_n713 : std_logic;
  signal cnotr1_n714 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n719_o : std_logic;
  signal cnotr2_n720 : std_logic;
  signal cnotr2_n721 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n726_o : std_logic;
  signal n727_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n728 : std_logic;
  signal gen0_cnotr3_n729 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n734_o : std_logic_vector (11 downto 0);
  signal n735_o : std_logic;
  signal n736_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n737 : std_logic;
  signal gen0_cnotr4_n738 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n743_o : std_logic_vector (11 downto 0);
  signal n744_o : std_logic_vector (4 downto 0);
  signal n745_o : std_logic_vector (16 downto 0);
  signal n746_o : std_logic;
  signal gen0_cnotr5_n747 : std_logic;
  signal gen0_cnotr5_n748 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n753_o : std_logic_vector (11 downto 0);
  signal n754_o : std_logic_vector (4 downto 0);
  signal n755_o : std_logic;
  signal n756_o : std_logic_vector (15 downto 0);
  signal n757_o : std_logic_vector (16 downto 0);
  signal add2_n758 : std_logic_vector (16 downto 0);
  signal add2_n759 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n764_o : std_logic;
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal cnotr6_n769 : std_logic;
  signal cnotr6_n770 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n775_o : std_logic;
  signal n776_o : std_logic_vector (15 downto 0);
  signal cnotr7_n777 : std_logic;
  signal cnotr7_n778 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n783_o : std_logic;
  signal alut1_n784 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n787 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n790_o : std_logic_vector (23 downto 0);
  signal n791_o : std_logic_vector (16 downto 0);
  signal n792_o : std_logic_vector (17 downto 0);
  signal n793_o : std_logic_vector (17 downto 0);
  signal n794_o : std_logic_vector (17 downto 0);
  signal n795_o : std_logic_vector (5 downto 0);
begin
  g <= n790_o;
  a_out <= add2_n759;
  c_out <= n791_o;
  x_out <= add1_n695;
  y_out <= addsub_n705;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n693; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n792_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n793_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n714; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n694; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n721; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n794_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n795_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n784; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n770; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n758; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n787; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n738; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n757_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n692_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n693 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n694 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n695 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n692_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n702_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n703 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n704 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n705 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n702_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n712_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n713 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n714 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n712_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n719_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n720 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n721 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n719_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n726_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n727_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n728 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n729 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n726_o,
    i => n727_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n734_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n735_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n736_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n737 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n738 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n735_o,
    i => n736_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n743_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n744_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n745_o <= n743_o & n744_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n746_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n747 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n748 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n746_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n753_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n754_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n755_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n756_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n757_o <= n755_o & n756_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n758 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n759 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n764_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n765_o <= not n764_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n766_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n767_o <= not n766_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n768_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n769 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n770 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n768_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n775_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n776_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n777 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n778 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n775_o,
    i => n776_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n783_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n784 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n787 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n790_o <= n754_o & addsub_n704 & cnotr7_n777;
  n791_o <= cnotr7_n778 & n783_o;
  n792_o <= gen0_cnotr5_n748 & gen0_cnotr5_n747 & n753_o;
  n793_o <= gen0_cnotr3_n729 & gen0_cnotr3_n728 & n734_o;
  n794_o <= gen0_cnotr4_n737 & n745_o;
  n795_o <= n767_o & addsub_n703 & cnotr6_n769 & cnotr2_n720 & cnotr1_n713 & n765_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n582_o : std_logic_vector (17 downto 0);
  signal add1_n583 : std_logic_vector (17 downto 0);
  signal add1_n584 : std_logic_vector (17 downto 0);
  signal add1_n585 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n592_o : std_logic;
  signal addsub_n593 : std_logic;
  signal addsub_n594 : std_logic_vector (17 downto 0);
  signal addsub_n595 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n602_o : std_logic;
  signal cnotr1_n603 : std_logic;
  signal cnotr1_n604 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n609_o : std_logic;
  signal cnotr2_n610 : std_logic;
  signal cnotr2_n611 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n616_o : std_logic;
  signal n617_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n618 : std_logic;
  signal gen0_cnotr3_n619 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n624_o : std_logic_vector (12 downto 0);
  signal n625_o : std_logic;
  signal n626_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n627 : std_logic;
  signal gen0_cnotr4_n628 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n633_o : std_logic_vector (12 downto 0);
  signal n634_o : std_logic_vector (3 downto 0);
  signal n635_o : std_logic_vector (16 downto 0);
  signal n636_o : std_logic;
  signal gen0_cnotr5_n637 : std_logic;
  signal gen0_cnotr5_n638 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n643_o : std_logic_vector (12 downto 0);
  signal n644_o : std_logic_vector (3 downto 0);
  signal n645_o : std_logic;
  signal n646_o : std_logic_vector (15 downto 0);
  signal n647_o : std_logic_vector (16 downto 0);
  signal add2_n648 : std_logic_vector (16 downto 0);
  signal add2_n649 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n654_o : std_logic;
  signal n655_o : std_logic;
  signal n656_o : std_logic;
  signal n657_o : std_logic;
  signal n658_o : std_logic;
  signal cnotr6_n659 : std_logic;
  signal cnotr6_n660 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n665_o : std_logic;
  signal n666_o : std_logic_vector (15 downto 0);
  signal cnotr7_n667 : std_logic;
  signal cnotr7_n668 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n673_o : std_logic;
  signal alut1_n674 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n677 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n680_o : std_logic_vector (22 downto 0);
  signal n681_o : std_logic_vector (16 downto 0);
  signal n682_o : std_logic_vector (17 downto 0);
  signal n683_o : std_logic_vector (17 downto 0);
  signal n684_o : std_logic_vector (17 downto 0);
  signal n685_o : std_logic_vector (5 downto 0);
begin
  g <= n680_o;
  a_out <= add2_n649;
  c_out <= n681_o;
  x_out <= add1_n585;
  y_out <= addsub_n595;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n583; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n682_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n683_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n604; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n584; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n611; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n684_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n685_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n674; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n660; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n648; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n677; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n628; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n647_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n582_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n583 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n584 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n585 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n582_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n592_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n593 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n594 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n595 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n592_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n602_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n603 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n604 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n602_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n609_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n610 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n611 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n609_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n616_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n617_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n618 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n619 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n616_o,
    i => n617_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n624_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n625_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n626_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n627 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n628 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n625_o,
    i => n626_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n633_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n634_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n635_o <= n633_o & n634_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n636_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n637 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n638 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n636_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n643_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n644_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n645_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n646_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n647_o <= n645_o & n646_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n648 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n649 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n654_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n655_o <= not n654_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n656_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n657_o <= not n656_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n658_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n659 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n660 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n658_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n665_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n666_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n667 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n668 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n665_o,
    i => n666_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n673_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n674 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n677 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n680_o <= n644_o & addsub_n594 & cnotr7_n667;
  n681_o <= cnotr7_n668 & n673_o;
  n682_o <= gen0_cnotr5_n638 & gen0_cnotr5_n637 & n643_o;
  n683_o <= gen0_cnotr3_n619 & gen0_cnotr3_n618 & n624_o;
  n684_o <= gen0_cnotr4_n627 & n635_o;
  n685_o <= n657_o & addsub_n593 & cnotr6_n659 & cnotr2_n610 & cnotr1_n603 & n655_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n472_o : std_logic_vector (17 downto 0);
  signal add1_n473 : std_logic_vector (17 downto 0);
  signal add1_n474 : std_logic_vector (17 downto 0);
  signal add1_n475 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n482_o : std_logic;
  signal addsub_n483 : std_logic;
  signal addsub_n484 : std_logic_vector (17 downto 0);
  signal addsub_n485 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n492_o : std_logic;
  signal cnotr1_n493 : std_logic;
  signal cnotr1_n494 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n499_o : std_logic;
  signal cnotr2_n500 : std_logic;
  signal cnotr2_n501 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n506_o : std_logic;
  signal n507_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n508 : std_logic;
  signal gen0_cnotr3_n509 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n514_o : std_logic_vector (13 downto 0);
  signal n515_o : std_logic;
  signal n516_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n517 : std_logic;
  signal gen0_cnotr4_n518 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n523_o : std_logic_vector (13 downto 0);
  signal n524_o : std_logic_vector (2 downto 0);
  signal n525_o : std_logic_vector (16 downto 0);
  signal n526_o : std_logic;
  signal gen0_cnotr5_n527 : std_logic;
  signal gen0_cnotr5_n528 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n533_o : std_logic_vector (13 downto 0);
  signal n534_o : std_logic_vector (2 downto 0);
  signal n535_o : std_logic;
  signal n536_o : std_logic_vector (15 downto 0);
  signal n537_o : std_logic_vector (16 downto 0);
  signal add2_n538 : std_logic_vector (16 downto 0);
  signal add2_n539 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n544_o : std_logic;
  signal n545_o : std_logic;
  signal n546_o : std_logic;
  signal n547_o : std_logic;
  signal n548_o : std_logic;
  signal cnotr6_n549 : std_logic;
  signal cnotr6_n550 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n555_o : std_logic;
  signal n556_o : std_logic_vector (15 downto 0);
  signal cnotr7_n557 : std_logic;
  signal cnotr7_n558 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n563_o : std_logic;
  signal alut1_n564 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n567 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n570_o : std_logic_vector (21 downto 0);
  signal n571_o : std_logic_vector (16 downto 0);
  signal n572_o : std_logic_vector (17 downto 0);
  signal n573_o : std_logic_vector (17 downto 0);
  signal n574_o : std_logic_vector (17 downto 0);
  signal n575_o : std_logic_vector (5 downto 0);
begin
  g <= n570_o;
  a_out <= add2_n539;
  c_out <= n571_o;
  x_out <= add1_n475;
  y_out <= addsub_n485;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n473; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n572_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n573_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n494; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n474; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n501; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n574_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n575_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n564; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n550; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n538; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n567; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n518; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n537_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n472_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n473 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n474 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n475 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n472_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n482_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n483 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n484 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n485 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n482_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n492_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n493 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n494 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n492_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n499_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n500 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n501 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n499_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n506_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n507_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n508 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n509 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n506_o,
    i => n507_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n514_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n515_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n516_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n517 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n518 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n515_o,
    i => n516_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n523_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n524_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n525_o <= n523_o & n524_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n526_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n527 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n528 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n526_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n533_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n534_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n535_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n536_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n537_o <= n535_o & n536_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n538 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n539 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n544_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n545_o <= not n544_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n546_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n547_o <= not n546_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n548_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n549 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n550 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n548_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n555_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n556_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n557 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n558 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n555_o,
    i => n556_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n563_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n564 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n567 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n570_o <= n534_o & addsub_n484 & cnotr7_n557;
  n571_o <= cnotr7_n558 & n563_o;
  n572_o <= gen0_cnotr5_n528 & gen0_cnotr5_n527 & n533_o;
  n573_o <= gen0_cnotr3_n509 & gen0_cnotr3_n508 & n514_o;
  n574_o <= gen0_cnotr4_n517 & n525_o;
  n575_o <= n547_o & addsub_n483 & cnotr6_n549 & cnotr2_n500 & cnotr1_n493 & n545_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n362_o : std_logic_vector (17 downto 0);
  signal add1_n363 : std_logic_vector (17 downto 0);
  signal add1_n364 : std_logic_vector (17 downto 0);
  signal add1_n365 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n372_o : std_logic;
  signal addsub_n373 : std_logic;
  signal addsub_n374 : std_logic_vector (17 downto 0);
  signal addsub_n375 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n382_o : std_logic;
  signal cnotr1_n383 : std_logic;
  signal cnotr1_n384 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n389_o : std_logic;
  signal cnotr2_n390 : std_logic;
  signal cnotr2_n391 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n396_o : std_logic;
  signal n397_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n398 : std_logic;
  signal gen0_cnotr3_n399 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n404_o : std_logic_vector (14 downto 0);
  signal n405_o : std_logic;
  signal n406_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n407 : std_logic;
  signal gen0_cnotr4_n408 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n413_o : std_logic_vector (14 downto 0);
  signal n414_o : std_logic_vector (1 downto 0);
  signal n415_o : std_logic_vector (16 downto 0);
  signal n416_o : std_logic;
  signal gen0_cnotr5_n417 : std_logic;
  signal gen0_cnotr5_n418 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n423_o : std_logic_vector (14 downto 0);
  signal n424_o : std_logic_vector (1 downto 0);
  signal n425_o : std_logic;
  signal n426_o : std_logic_vector (15 downto 0);
  signal n427_o : std_logic_vector (16 downto 0);
  signal add2_n428 : std_logic_vector (16 downto 0);
  signal add2_n429 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n434_o : std_logic;
  signal n435_o : std_logic;
  signal n436_o : std_logic;
  signal n437_o : std_logic;
  signal n438_o : std_logic;
  signal cnotr6_n439 : std_logic;
  signal cnotr6_n440 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n445_o : std_logic;
  signal n446_o : std_logic_vector (15 downto 0);
  signal cnotr7_n447 : std_logic;
  signal cnotr7_n448 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n453_o : std_logic;
  signal alut1_n454 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n457 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n460_o : std_logic_vector (20 downto 0);
  signal n461_o : std_logic_vector (16 downto 0);
  signal n462_o : std_logic_vector (17 downto 0);
  signal n463_o : std_logic_vector (17 downto 0);
  signal n464_o : std_logic_vector (17 downto 0);
  signal n465_o : std_logic_vector (5 downto 0);
begin
  g <= n460_o;
  a_out <= add2_n429;
  c_out <= n461_o;
  x_out <= add1_n365;
  y_out <= addsub_n375;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n363; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n462_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n463_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n384; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n364; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n391; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n464_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n465_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n454; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n440; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n428; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n457; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n408; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n427_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n362_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n363 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n364 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n365 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n362_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n372_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n373 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n374 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n375 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n372_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n382_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n383 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n384 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n382_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n389_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n390 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n391 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n389_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n396_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n397_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n398 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n399 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n396_o,
    i => n397_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n404_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n405_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n406_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n407 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n408 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n405_o,
    i => n406_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n413_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n414_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n415_o <= n413_o & n414_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n416_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n417 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n418 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n416_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n423_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n424_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n425_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n426_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n427_o <= n425_o & n426_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n428 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n429 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n434_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n435_o <= not n434_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n436_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n437_o <= not n436_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n438_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n439 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n440 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n438_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n445_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n446_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n447 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n448 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n445_o,
    i => n446_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n453_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n454 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n457 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n460_o <= n424_o & addsub_n374 & cnotr7_n447;
  n461_o <= cnotr7_n448 & n453_o;
  n462_o <= gen0_cnotr5_n418 & gen0_cnotr5_n417 & n423_o;
  n463_o <= gen0_cnotr3_n399 & gen0_cnotr3_n398 & n404_o;
  n464_o <= gen0_cnotr4_n407 & n415_o;
  n465_o <= n437_o & addsub_n373 & cnotr6_n439 & cnotr2_n390 & cnotr1_n383 & n435_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n252_o : std_logic_vector (17 downto 0);
  signal add1_n253 : std_logic_vector (17 downto 0);
  signal add1_n254 : std_logic_vector (17 downto 0);
  signal add1_n255 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n262_o : std_logic;
  signal addsub_n263 : std_logic;
  signal addsub_n264 : std_logic_vector (17 downto 0);
  signal addsub_n265 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n272_o : std_logic;
  signal cnotr1_n273 : std_logic;
  signal cnotr1_n274 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n279_o : std_logic;
  signal cnotr2_n280 : std_logic;
  signal cnotr2_n281 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n286_o : std_logic;
  signal n287_o : std_logic;
  signal gen0_cnotr3_n288 : std_logic;
  signal gen0_cnotr3_n289 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n294_o : std_logic_vector (15 downto 0);
  signal n295_o : std_logic;
  signal n296_o : std_logic;
  signal gen0_cnotr4_n297 : std_logic;
  signal gen0_cnotr4_n298 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n303_o : std_logic_vector (15 downto 0);
  signal n304_o : std_logic;
  signal n305_o : std_logic_vector (16 downto 0);
  signal n306_o : std_logic;
  signal gen0_cnotr5_n307 : std_logic;
  signal gen0_cnotr5_n308 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n313_o : std_logic_vector (15 downto 0);
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic_vector (15 downto 0);
  signal n317_o : std_logic_vector (16 downto 0);
  signal add2_n318 : std_logic_vector (16 downto 0);
  signal add2_n319 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n324_o : std_logic;
  signal n325_o : std_logic;
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal cnotr6_n329 : std_logic;
  signal cnotr6_n330 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n335_o : std_logic;
  signal n336_o : std_logic_vector (15 downto 0);
  signal cnotr7_n337 : std_logic;
  signal cnotr7_n338 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n343_o : std_logic;
  signal alut1_n344 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n347 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n350_o : std_logic_vector (19 downto 0);
  signal n351_o : std_logic_vector (16 downto 0);
  signal n352_o : std_logic_vector (17 downto 0);
  signal n353_o : std_logic_vector (17 downto 0);
  signal n354_o : std_logic_vector (17 downto 0);
  signal n355_o : std_logic_vector (5 downto 0);
begin
  g <= n350_o;
  a_out <= add2_n319;
  c_out <= n351_o;
  x_out <= add1_n255;
  y_out <= addsub_n265;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n253; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n352_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n353_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n274; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n254; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n281; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n354_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n355_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n344; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n330; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n318; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n347; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n298; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n317_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n252_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n253 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n254 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n255 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n252_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n262_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n263 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n264 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n265 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n262_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n272_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n273 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n274 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n272_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n279_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n280 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n281 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n279_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n286_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n287_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n288 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n289 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n286_o,
    i => n287_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n294_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n295_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n296_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n297 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n298 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n295_o,
    i => n296_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n303_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n304_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n305_o <= n303_o & n304_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n306_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n307 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n308 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n306_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n313_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n314_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n315_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n316_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n317_o <= n315_o & n316_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n318 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n319 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n324_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n325_o <= not n324_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n326_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n327_o <= not n326_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n328_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n329 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n330 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n328_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n335_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n336_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n337 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n338 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n335_o,
    i => n336_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n343_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n344 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n347 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n350_o <= n314_o & addsub_n264 & cnotr7_n337;
  n351_o <= cnotr7_n338 & n343_o;
  n352_o <= gen0_cnotr5_n308 & gen0_cnotr5_n307 & n313_o;
  n353_o <= gen0_cnotr3_n289 & gen0_cnotr3_n288 & n294_o;
  n354_o <= gen0_cnotr4_n297 & n305_o;
  n355_o <= n327_o & addsub_n263 & cnotr6_n329 & cnotr2_n280 & cnotr1_n273 & n325_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_10 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_10;

architecture rtl of inith_lookup_17_10 is
  signal n222_o : std_logic;
  signal n223_o : std_logic;
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic;
  signal n229_o : std_logic;
  signal n230_o : std_logic;
  signal n231_o : std_logic;
  signal n232_o : std_logic;
  signal n233_o : std_logic;
  signal n234_o : std_logic;
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal n237_o : std_logic;
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal n242_o : std_logic;
  signal n243_o : std_logic;
  signal n244_o : std_logic;
  signal n245_o : std_logic;
  signal n246_o : std_logic_vector (16 downto 0);
begin
  o <= n246_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n222_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n223_o <= not n222_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n224_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n225_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n226_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n227_o <= not n226_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n228_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n229_o <= not n228_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n230_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n231_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n232_o <= not n231_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n233_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n234_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n235_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n236_o <= not n235_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n237_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n238_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n239_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n240_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n241_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n242_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n243_o <= not n242_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n244_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n245_o <= not n244_o;
  n246_o <= n223_o & n224_o & n225_o & n227_o & n229_o & n230_o & n232_o & n233_o & n234_o & n236_o & n237_o & n238_o & n239_o & n240_o & n241_o & n243_o & n245_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (264 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (264 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (186 downto 0);
  signal as : std_logic_vector (186 downto 0);
  signal xs : std_logic_vector (197 downto 0);
  signal ys : std_logic_vector (197 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n55_o : std_logic_vector (21 downto 0);
  signal n56_o : std_logic_vector (16 downto 0);
  signal n57_o : std_logic_vector (16 downto 0);
  signal n58_o : std_logic_vector (17 downto 0);
  signal n59_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n75_o : std_logic_vector (22 downto 0);
  signal n76_o : std_logic_vector (16 downto 0);
  signal n77_o : std_logic_vector (16 downto 0);
  signal n78_o : std_logic_vector (17 downto 0);
  signal n79_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n95_o : std_logic_vector (22 downto 0);
  signal n96_o : std_logic_vector (16 downto 0);
  signal n97_o : std_logic_vector (16 downto 0);
  signal n98_o : std_logic_vector (17 downto 0);
  signal n99_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n115_o : std_logic_vector (23 downto 0);
  signal n116_o : std_logic_vector (16 downto 0);
  signal n117_o : std_logic_vector (16 downto 0);
  signal n118_o : std_logic_vector (17 downto 0);
  signal n119_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n135_o : std_logic_vector (24 downto 0);
  signal n136_o : std_logic_vector (16 downto 0);
  signal n137_o : std_logic_vector (16 downto 0);
  signal n138_o : std_logic_vector (17 downto 0);
  signal n139_o : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n140 : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_n141 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n142 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n143 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n144 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (17 downto 0);
  signal n155_o : std_logic_vector (25 downto 0);
  signal n156_o : std_logic_vector (16 downto 0);
  signal n157_o : std_logic_vector (16 downto 0);
  signal n158_o : std_logic_vector (17 downto 0);
  signal n159_o : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n160 : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_n161 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n162 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n163 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n164 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (17 downto 0);
  signal n175_o : std_logic_vector (26 downto 0);
  signal n176_o : std_logic_vector (16 downto 0);
  signal n177_o : std_logic_vector (16 downto 0);
  signal n178_o : std_logic_vector (17 downto 0);
  signal n179_o : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n180 : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_n181 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n182 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n183 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n184 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (17 downto 0);
  signal n195_o : std_logic_vector (27 downto 0);
  signal n196_o : std_logic_vector (16 downto 0);
  signal n197_o : std_logic_vector (16 downto 0);
  signal n198_o : std_logic_vector (17 downto 0);
  signal n199_o : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n200 : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_n201 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n202 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n203 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n204 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (17 downto 0);
  signal n216_o : std_logic_vector (264 downto 0);
  signal n217_o : std_logic_vector (186 downto 0);
  signal n218_o : std_logic_vector (186 downto 0);
  signal n219_o : std_logic_vector (197 downto 0);
  signal n220_o : std_logic_vector (197 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n216_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n217_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n218_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n219_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n220_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_10 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (186 downto 170);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (186 downto 170);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (197 downto 180);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (197 downto 180);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n135_o <= wrap_W (157 downto 133);
  -- vhdl_source/cordich.vhdl:118:71
  n136_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:118:83
  n137_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:119:71
  n138_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:119:83
  n139_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n6_stagex_n140 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n141 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n142 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n6_stagex_n143 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n6_stagex_n144 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n6_stagex : entity work.cordich_stage_16_6 port map (
    w => n135_o,
    a => n136_o,
    c => n137_o,
    x => n138_o,
    y => n139_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n155_o <= wrap_W (183 downto 158);
  -- vhdl_source/cordich.vhdl:118:71
  n156_o <= as (135 downto 119);
  -- vhdl_source/cordich.vhdl:118:83
  n157_o <= cs (135 downto 119);
  -- vhdl_source/cordich.vhdl:119:71
  n158_o <= xs (143 downto 126);
  -- vhdl_source/cordich.vhdl:119:83
  n159_o <= ys (143 downto 126);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n7_stagex_n160 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n7_stagex_n161 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n7_stagex_n162 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n7_stagex_n163 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n7_stagex_n164 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n7_stagex : entity work.cordich_stage_16_7 port map (
    w => n155_o,
    a => n156_o,
    c => n157_o,
    x => n158_o,
    y => n159_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n175_o <= wrap_W (210 downto 184);
  -- vhdl_source/cordich.vhdl:118:71
  n176_o <= as (152 downto 136);
  -- vhdl_source/cordich.vhdl:118:83
  n177_o <= cs (152 downto 136);
  -- vhdl_source/cordich.vhdl:119:71
  n178_o <= xs (161 downto 144);
  -- vhdl_source/cordich.vhdl:119:83
  n179_o <= ys (161 downto 144);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n8_stagex_n180 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n8_stagex_n181 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n8_stagex_n182 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n8_stagex_n183 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n8_stagex_n184 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n8_stagex : entity work.cordich_stage_16_8 port map (
    w => n175_o,
    a => n176_o,
    c => n177_o,
    x => n178_o,
    y => n179_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n195_o <= wrap_W (238 downto 211);
  -- vhdl_source/cordich.vhdl:118:71
  n196_o <= as (169 downto 153);
  -- vhdl_source/cordich.vhdl:118:83
  n197_o <= cs (169 downto 153);
  -- vhdl_source/cordich.vhdl:119:71
  n198_o <= xs (179 downto 162);
  -- vhdl_source/cordich.vhdl:119:83
  n199_o <= ys (179 downto 162);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n9_stagex_n200 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n9_stagex_n201 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n9_stagex_n202 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n9_stagex_n203 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n9_stagex_n204 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n9_stagex : entity work.cordich_stage_16_9 port map (
    w => n195_o,
    a => n196_o,
    c => n197_o,
    x => n198_o,
    y => n199_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  n216_o <= (25 downto 0 => 'Z') & gen1_n9_stagex_n200 & gen1_n8_stagex_n180 & gen1_n7_stagex_n160 & gen1_n6_stagex_n140 & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n217_o <= gen1_n9_stagex_n202 & gen1_n8_stagex_n182 & gen1_n7_stagex_n162 & gen1_n6_stagex_n142 & gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n218_o <= gen1_n9_stagex_n201 & gen1_n8_stagex_n181 & gen1_n7_stagex_n161 & gen1_n6_stagex_n141 & gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n219_o <= gen1_n9_stagex_n203 & gen1_n8_stagex_n183 & gen1_n7_stagex_n163 & gen1_n6_stagex_n143 & gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n220_o <= gen1_n9_stagex_n204 & gen1_n8_stagex_n184 & gen1_n7_stagex_n164 & gen1_n6_stagex_n144 & gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
