--TESTBENCH PARA UM CARRY LOOK AHEAD (CORRIGIR)
--FEITO POR ANDRESSA THETONIO
--SISTEMAS DIGITAIS, 09/04/2019

library ieee;
use ieee.std_logic_1164.all;

entity testbench is 
end testbench;

architecture test of testbench is

component lookahead is
generic(n: integer := 4);
port(cin: in std_logic;
	  inA,inB: in std_logic_vector(n-1 downto 0);
	  s: out std_logic_vector(n-1 downto 0);
     cout,p,g: out std_logic);
end component;

signal n: integer := 4;
signal cin: std_logic;
signal cout: std_logic;
signal p: std_logic;
signal g: std_logic;
signal s: std_logic_vector(n-1 downto 0);
signal inA: std_logic_vector(n-1 downto 0);
signal inB: std_logic_vector(n-1 downto 0);

begin

adder: lookahead port map(cin, inA, inB, s, cout, p, g);

cin <= "0",
					"1" after 20 ns,
					"0" after 40 ns,
					"1" after 60 ns,
					"0" after 80 ns;

inA <= "0000",
					"0101" after 20 ns,
					"1111" after 40 ns,
					"0001" after 60 ns,
					"0100" after 80 ns;

inB <= "0011",
					"0001" after 20 ns,
					"0000" after 40 ns,
					"1111" after 60 ns,
					"0110" after 80 ns;
					
end test;
