

================================================================
== Vivado HLS Report for 'CCLabel_preProcess'
================================================================
* Date:           Fri Mar 03 22:38:03 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.67|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  145|  145|  145|  145|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  144|  144|        18|          -|          -|     8|    no    |
        | + Loop 1.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     65|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        -|      -|      29|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      29|     74|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_87_p2        |     +    |      0|  0|   4|           4|           1|
    |j_1_fu_115_p2       |     +    |      0|  0|   4|           4|           1|
    |tmp_2_fu_121_p2     |     +    |      0|  0|   6|           6|           6|
    |lbImage_d0          |  Select  |      0|  0|   1|           1|           1|
    |exitcond1_fu_81_p2  |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_fu_109_p2  |   icmp   |      0|  0|   5|           4|           5|
    |tmp_4_fu_131_p2     |   icmp   |      0|  0|  40|          32|           7|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  65|          55|          26|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          5|    1|          5|
    |i_reg_58   |   4|          2|    4|          8|
    |j_reg_69   |   4|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          9|    9|         21|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  4|   0|    4|          0|
    |i_1_reg_149    |  4|   0|    4|          0|
    |i_reg_58       |  4|   0|    4|          0|
    |j_1_reg_162    |  4|   0|    4|          0|
    |j_reg_69       |  4|   0|    4|          0|
    |tmp_3_reg_167  |  6|   0|   64|         58|
    |tmp_reg_154    |  3|   0|    6|          3|
    +---------------+---+----+-----+-----------+
    |Total          | 29|   0|   90|         61|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | CCLabel_preProcess | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | CCLabel_preProcess | return value |
|ap_start          |  in |    1| ap_ctrl_hs | CCLabel_preProcess | return value |
|ap_done           | out |    1| ap_ctrl_hs | CCLabel_preProcess | return value |
|ap_idle           | out |    1| ap_ctrl_hs | CCLabel_preProcess | return value |
|ap_ready          | out |    1| ap_ctrl_hs | CCLabel_preProcess | return value |
|Image_r_Addr_A    | out |   32|    bram    |       Image_r      |     array    |
|Image_r_EN_A      | out |    1|    bram    |       Image_r      |     array    |
|Image_r_WEN_A     | out |    4|    bram    |       Image_r      |     array    |
|Image_r_Din_A     | out |   32|    bram    |       Image_r      |     array    |
|Image_r_Dout_A    |  in |   32|    bram    |       Image_r      |     array    |
|lbImage_address0  | out |    6|  ap_memory |       lbImage      |     array    |
|lbImage_ce0       | out |    1|  ap_memory |       lbImage      |     array    |
|lbImage_we0       | out |    1|  ap_memory |       lbImage      |     array    |
|lbImage_d0        | out |   32|  ap_memory |       lbImage      |     array    |
+------------------+-----+-----+------------+--------------------+--------------+

