// Seed: 1843821883
module module_0 (
    output wor  id_0,
    input  tri0 id_1
);
  assign module_1.id_13 = 0;
  always @(posedge id_1);
endmodule
module module_1 #(
    parameter id_4 = 32'd97,
    parameter id_9 = 32'd13
) (
    input tri1 id_0,
    output tri id_1,
    input uwire id_2,
    input tri0 id_3,
    output wor _id_4,
    output wor id_5,
    input supply0 id_6,
    output wand id_7,
    input supply1 id_8
    , id_11,
    input wor _id_9
);
  logic [1 : ~  id_4] id_12;
  logic [id_9 : 1] id_13;
  ;
  localparam id_14 = 1;
  wire id_15;
  always @(posedge -1) begin : LABEL_0
    if (id_14) id_13 <= 1;
  end
  wire id_16;
  module_0 modCall_1 (
      id_7,
      id_2
  );
endmodule
