library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use WORK.Bus_System.ALL;
use ieee.numeric_std.all;

entity LUT_16_7_2 is
    Port ( I : in STD_LOGIC_VECTOR(3 downto 0);
           O : out STD_LOGIC_VECTOR(13 downto 0)
           );
end LUT_16_7_2;

architecture Behavioral of LUT_16_7_2 is

type rom_type is array (0 to 31) of std_logic_vector(13 downto 0);
 
 signal sevenSegment_ROM : rom_type := (
    "10000001000000", ---0
    "10000001111001", ---1
    "10000000100100", ---2
    "10000000110000", ---3
    "10000000011001", ---4
    "10000000010010", ---5
    "10000000000010", ---6
    "10000001111000", ---7
    "10000000000000", ---8 
    "10000000010000", ---9
    "10000000001000", ---a
    "10000000000011", ---b
    "10000001000110", ---c
    "10000000100001", ---d
    "10000000000110", ---e
    "10000000001110", ---f
    "11110011000000", ---10
    "11110011111001", ---11
    "11110010100100", ---12
    "11110010110000", ---13
    "11110010011001", ---14
    "11110010010010", ---15
    "11110010000010", ---16
    "11110011111000", ---17
    "11110010000000", ---18
    "11110010010000", ---19
    "11110010001000", ---1a
    "11110010000011", ---1b
    "11110011000110", ---1c
    "11110010100001", ---1d
    "11110010000110", ---1e
    "11110010001110" ---1f
     
 );

begin

O <= sevenSegment_ROM(to_integer(unsigned(I)));


end Behavioral;