

================================================================
== Vivado HLS Report for 'Loop_loop_height_pro'
================================================================
* Date:           Thu Apr 25 22:46:35 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_video_processor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.60|     5.775|        0.82|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1891|  1891|  1891|  1891|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- loop_height  |  1890|  1890|        63|          -|          -|    30|    no    |
        | + loop_width  |    60|    60|         2|          1|          1|    60|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     62|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    132|
|Register         |        -|      -|      25|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      25|    194|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c_V_fu_151_p2                     |     +    |      0|  0|  15|           6|           1|
    |r_V_fu_139_p2                     |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond113_i1_fu_133_p2          |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_i1_fu_145_p2             |   icmp   |      0|  0|  11|           6|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  62|          28|          15|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  27|          5|    1|          5|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |img_adjusted_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |img_adjusted_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |img_adjusted_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |img_out_data_stream_0_V_blk_n       |   9|          2|    1|          2|
    |img_out_data_stream_1_V_blk_n       |   9|          2|    1|          2|
    |img_out_data_stream_2_V_blk_n       |   9|          2|    1|          2|
    |real_start                          |   9|          2|    1|          2|
    |t_V_2_reg_122                       |   9|          2|    6|         12|
    |t_V_reg_111                         |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 132|         28|   21|         46|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  4|   0|    4|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |exitcond_i1_reg_199      |  1|   0|    1|          0|
    |r_V_reg_194              |  5|   0|    5|          0|
    |start_once_reg           |  1|   0|    1|          0|
    |t_V_2_reg_122            |  6|   0|    6|          0|
    |t_V_reg_111              |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 25|   0|   25|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                |  in |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|ap_rst                                |  in |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|ap_start                              |  in |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|start_full_n                          |  in |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|ap_done                               | out |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|ap_continue                           |  in |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|ap_idle                               | out |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|ap_ready                              | out |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|start_out                             | out |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|start_write                           | out |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|img_adjusted_data_stream_0_V_dout     |  in |   32|   ap_fifo  | img_adjusted_data_stream_0_V |    pointer   |
|img_adjusted_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | img_adjusted_data_stream_0_V |    pointer   |
|img_adjusted_data_stream_0_V_read     | out |    1|   ap_fifo  | img_adjusted_data_stream_0_V |    pointer   |
|img_adjusted_data_stream_1_V_dout     |  in |   32|   ap_fifo  | img_adjusted_data_stream_1_V |    pointer   |
|img_adjusted_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | img_adjusted_data_stream_1_V |    pointer   |
|img_adjusted_data_stream_1_V_read     | out |    1|   ap_fifo  | img_adjusted_data_stream_1_V |    pointer   |
|img_adjusted_data_stream_2_V_dout     |  in |   32|   ap_fifo  | img_adjusted_data_stream_2_V |    pointer   |
|img_adjusted_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | img_adjusted_data_stream_2_V |    pointer   |
|img_adjusted_data_stream_2_V_read     | out |    1|   ap_fifo  | img_adjusted_data_stream_2_V |    pointer   |
|img_out_data_stream_0_V_din           | out |    8|   ap_fifo  |    img_out_data_stream_0_V   |    pointer   |
|img_out_data_stream_0_V_full_n        |  in |    1|   ap_fifo  |    img_out_data_stream_0_V   |    pointer   |
|img_out_data_stream_0_V_write         | out |    1|   ap_fifo  |    img_out_data_stream_0_V   |    pointer   |
|img_out_data_stream_1_V_din           | out |    8|   ap_fifo  |    img_out_data_stream_1_V   |    pointer   |
|img_out_data_stream_1_V_full_n        |  in |    1|   ap_fifo  |    img_out_data_stream_1_V   |    pointer   |
|img_out_data_stream_1_V_write         | out |    1|   ap_fifo  |    img_out_data_stream_1_V   |    pointer   |
|img_out_data_stream_2_V_din           | out |    8|   ap_fifo  |    img_out_data_stream_2_V   |    pointer   |
|img_out_data_stream_2_V_full_n        |  in |    1|   ap_fifo  |    img_out_data_stream_2_V   |    pointer   |
|img_out_data_stream_2_V_write         | out |    1|   ap_fifo  |    img_out_data_stream_2_V   |    pointer   |
+--------------------------------------+-----+-----+------------+------------------------------+--------------+

