# ä½ å¥½ ğŸ‘‹, æˆ‘æ˜¯å¶æ™Ÿå¹´!
æˆ‘ç°åœ¨åœ¨Polytechè¯»å·¥ç¨‹å¸ˆã€‚å¯¹äºæˆ‘æ¥è¯´ï¼Œæˆ‘å¸Œæœ›ä»¥ååœ¨FPGAå’Œå›¾åƒå¤„ç†é¢†åŸŸè¿›è¡Œç ”ç©¶(å…·ä½“çš„ä¼šåå‘äºå›¾åƒå¢å¼ºæ–¹å‘)ã€‚åœ¨æˆ‘çš„Githubä¸»é¡µï¼Œæˆ‘ä¼šä»ç®€å•åˆ°å¤æ‚ä¸æ–­åœ°è®°å½•ä¸€äº›ä¸FPGAæˆ–è€…å›¾åƒå¤„ç†ç›¸å…³çš„é¡¹ç›®ï¼Œä»¥åŠè‡ªå·±å¯¹ä»–ä»¬çš„æ€»ç»“ã€‚ä¸»è¦æ˜¯å¸Œæœ›ç»™å¤§å®¶å±•ç¤ºå‡ºä¸€ä¸ªå¾ªåºæ¸è¿›çš„è¿‡ç¨‹ã€‚

## å…³äºæˆ‘
- ğŸ“ æˆ‘åœ¨ **å…‹è±è’™å¥¥å¼—æ¶…å¤§å­¦** å­¦ä¹  **ç”µåŠ›ç”µå­**ä¸“ä¸š
- ğŸ‘¨â€ğŸ’» æˆ‘å¯¹ **FPGAå’Œå›¾åƒå¤„ç†** é¢†åŸŸæ¯”è¾ƒæ„Ÿå…´è¶£
- ğŸ“« ä½ å¯ä»¥é€šè¿‡ **<yeshengnian666@gmail.com>** è”ç³»æˆ‘
- ğŸ’¼ **ç¼–ç¨‹è¯­è¨€**: [Verilog,VHDL,Python,C,C++]
  
***
***

# Hello ğŸ‘‹, I am Ye Shengnian!
I am currently studying engineering at Polytech. For me, I hope to conduct research in the field of FPGA and image processing in the future (specifically, I will be biased towards image enhancement). On my Github homepage, I will continue to record some projects related to FPGA or image processing from simple to complex, as well as my own summary of them. Mainly I hope to show you a step-by-step process.

## about me
- ğŸ“ I am studying **Power Electronics** at **University of Clermont Auvergne**
- ğŸ‘¨â€ğŸ’» I am more interested in the field of **FPGA and image processing**
- ğŸ“« You can contact me at **<yeshengnian666@gmail.com>**
- ğŸ’¼ **Programming Language**: [Verilog,VHDL,Python,C,C++]
