
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099666                       # Number of seconds simulated
sim_ticks                                 99666222993                       # Number of ticks simulated
final_tick                               625998730749                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166882                       # Simulator instruction rate (inst/s)
host_op_rate                                   210440                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5057011                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908692                       # Number of bytes of host memory used
host_seconds                                 19708.52                       # Real time elapsed on the host
sim_insts                                  3289005694                       # Number of instructions simulated
sim_ops                                    4147458696                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       524416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1087872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2243584                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3861248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1485696                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1485696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4097                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8499                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17528                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30166                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11607                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11607                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        20549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5261722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10915152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     22510976                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38741791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        20549                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              53940                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14906715                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14906715                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14906715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        20549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5261722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10915152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     22510976                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53648506                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               239007730                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21373312                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17539962                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1989513                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8802140                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8396983                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2128623                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93466                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191367534                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117334751                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21373312                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10525606                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25283487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5536924                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5884023                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11571659                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1980763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    226065168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.636463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.998359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200781681     88.82%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1880239      0.83%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3418029      1.51%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2013836      0.89%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1652254      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1460029      0.65%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          811652      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2034449      0.90%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12012999      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    226065168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490925                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       189786239                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7477443                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25209528                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62034                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3529916                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3511741                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143820388                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3529916                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190067770                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         658878                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5954805                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24973442                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       880351                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143776044                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         96242                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509177                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    202563411                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667286005                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667286005                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990395                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30572974                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34223                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17136                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2544796                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13313673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7202671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70268                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642434                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         142687267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136011242                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62399                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16966798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35123949                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    226065168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.601646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.288914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169443123     74.95%     74.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22519722      9.96%     84.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11784846      5.21%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8324448      3.68%     93.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8318010      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2973948      1.32%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2267938      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       265988      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       167145      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    226065168                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          49963     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        161880     44.54%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151596     41.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114754940     84.37%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1868379      1.37%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12186213      8.96%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7184623      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136011242                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.569066                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             363439                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002672                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    498513486                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159688521                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133706591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136374681                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       279145                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2137828                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        95683                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3529916                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         460071                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53923                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    142721491                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        15770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13313673                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7202671                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17136                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         44719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1145125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2186340                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134474083                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12095052                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1537155                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19279668                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19047186                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7184616                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.562635                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133706646                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133706591                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78231263                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213061068                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.559424                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367178                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264200                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19457500                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2006441                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    222535252                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.553909                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.405530                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    172215975     77.39%     77.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24540880     11.03%     88.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9414437      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4964404      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4207175      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2001437      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       941318      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1479567      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2770059      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    222535252                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264200                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175843                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884258                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969614                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549474                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2770059                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362486893                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          288973346                       # The number of ROB writes
system.switch_cpus0.timesIdled                2816326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               12942562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.390077                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.390077                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.418397                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.418397                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       604678968                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186756470                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133228880                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               239007723                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19563273                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15991956                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1906856                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8029052                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7670304                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2006557                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86559                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    188559252                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109939263                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19563273                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9676861                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22885134                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5287928                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4633470                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11549762                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1908011                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    219427111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196541977     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1087728      0.50%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1664294      0.76%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2291263      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2352349      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1968505      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1119411      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1658354      0.76%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10743230      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    219427111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081852                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.459982                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       186404180                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6806514                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22823762                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43639                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3349015                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3231076                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     134700733                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1346                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3349015                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       186923810                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1298146                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4178266                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22356641                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1321227                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134622430                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          998                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        300267                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       527161                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          794                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    187083461                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    626513849                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    626513849                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161730348                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25353113                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37055                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21267                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3841217                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12771008                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7012439                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       124163                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1524598                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         134459513                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37045                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        127562045                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25375                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15246650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36185051                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5469                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    219427111                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581341                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270650                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165494965     75.42%     75.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21987520     10.02%     85.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11360699      5.18%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8571659      3.91%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6668127      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2675940      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1699846      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       859974      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       108381      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219427111                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22979     10.20%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         82530     36.65%     46.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119693     53.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    106879349     83.79%     83.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1978264      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15788      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11730013      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6958631      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     127562045                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533715                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             225202                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001765                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    474801778                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    149743532                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125654108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     127787247                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       297510                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2097949                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          324                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       171099                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           78                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3349015                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1034920                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121931                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    134496558                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12771008                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7012439                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21257                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         90105                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          324                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1111555                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1084873                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2196428                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    125828927                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11060863                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1733118                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18017941                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17784946                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6957078                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526464                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125654317                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125654108                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         72310210                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        193694374                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525732                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373321                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94718659                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116413098                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18090995                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1938074                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216078096                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538755                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388488                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    168482603     77.97%     77.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23467783     10.86%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8919562      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4305981      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3559195      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2129328      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1803159      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       798006      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2612479      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216078096                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94718659                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116413098                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17514399                       # Number of memory references committed
system.switch_cpus1.commit.loads             10673059                       # Number of loads committed
system.switch_cpus1.commit.membars              15788                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16695937                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104931025                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2375309                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2612479                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           347969710                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          272357447                       # The number of ROB writes
system.switch_cpus1.timesIdled                2936440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19580612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94718659                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116413098                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94718659                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.523344                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.523344                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.396300                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.396300                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       567102767                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      174343258                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      125371169                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31576                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               239007730                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21662314                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17545346                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1981983                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8556375                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8161487                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2431055                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89576                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    183009670                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             120445140                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21662314                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10592542                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26377891                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6084284                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4380621                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11450377                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1981239                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    217825999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.679391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.052081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       191448108     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2458562      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1928504      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4541849      2.09%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          977287      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1521031      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1168623      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          734477      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13047558      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    217825999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090634                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.503938                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       180980719                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6469633                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26271527                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        87779                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4016339                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3738553                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42050                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     147694733                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        77913                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4016339                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       181480622                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1639243                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3431648                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25829684                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1428454                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     147558102                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        22893                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        273641                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       530040                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       188631                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    207576451                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    688568519                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    688568519                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168515265                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39061186                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36984                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20651                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4667804                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14330033                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7132990                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       132825                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1586775                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146502757                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36961                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137593640                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       141124                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24489656                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51029932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4317                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    217825999                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.631668                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.302843                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    158523259     72.78%     72.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25407808     11.66%     84.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12320122      5.66%     90.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8240152      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7625460      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2561622      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2645174      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       375078      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       127324      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    217825999                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         395234     59.12%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        136174     20.37%     79.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       137075     20.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115563783     83.99%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2084982      1.52%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16323      0.01%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12853516      9.34%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7075036      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137593640                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.575687                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             668483                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004858                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    493822886                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171029849                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134066112                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138262123                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       345825                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3239514                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          983                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          475                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       196941                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4016339                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1043481                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        95199                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146539718                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         9878                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14330033                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7132990                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20639                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         80415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          475                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1076536                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1124700                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2201236                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135089603                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12411461                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2504037                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19485212                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19151183                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7073751                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.565210                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134066825                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134066112                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79382830                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        219177136                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.560928                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362186                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98722751                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121240892                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25300067                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1984667                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    213809660                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.567051                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.371764                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    162904296     76.19%     76.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23954982     11.20%     87.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10459911      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5942698      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4304659      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1690243      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1306185      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       942455      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2304231      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    213809660                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98722751                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121240892                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18026568                       # Number of memory references committed
system.switch_cpus2.commit.loads             11090519                       # Number of loads committed
system.switch_cpus2.commit.membars              16322                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17420156                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109242233                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2468260                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2304231                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           358046388                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          297098369                       # The number of ROB writes
system.switch_cpus2.timesIdled                2955795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21181731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98722751                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121240892                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98722751                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.420999                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.420999                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.413053                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.413053                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       608469094                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186693811                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      136414868                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32644                       # number of misc regfile writes
system.l20.replacements                          4113                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          313729                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14353                       # Sample count of references to valid blocks.
system.l20.avg_refs                         21.858078                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          484.112867                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.562330                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1914.180871                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.121950                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7825.021982                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.047277                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001520                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.186932                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000110                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.764162                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        28760                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  28760                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9333                       # number of Writeback hits
system.l20.Writeback_hits::total                 9333                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        28760                       # number of demand (read+write) hits
system.l20.demand_hits::total                   28760                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        28760                       # number of overall hits
system.l20.overall_hits::total                  28760                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4097                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4113                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4097                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4113                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4097                       # number of overall misses
system.l20.overall_misses::total                 4113                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3393137                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    963506794                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      966899931                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3393137                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    963506794                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       966899931                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3393137                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    963506794                       # number of overall miss cycles
system.l20.overall_miss_latency::total      966899931                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32857                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32873                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9333                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9333                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32857                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32873                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32857                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32873                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.124692                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.125118                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.124692                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.125118                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.124692                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.125118                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 212071.062500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 235173.735416                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 235083.863603                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 212071.062500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 235173.735416                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 235083.863603                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 212071.062500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 235173.735416                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 235083.863603                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2623                       # number of writebacks
system.l20.writebacks::total                     2623                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4097                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4113                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4097                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4113                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4097                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4113                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2403885                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    709871077                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    712274962                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2403885                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    709871077                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    712274962                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2403885                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    709871077                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    712274962                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.124692                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.125118                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.124692                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.125118                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.124692                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.125118                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 150242.812500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173266.067122                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 173176.504255                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 150242.812500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 173266.067122                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 173176.504255                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 150242.812500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 173266.067122                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 173176.504255                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8512                       # number of replacements
system.l21.tagsinuse                     10239.977717                       # Cycle average of tags in use
system.l21.total_refs                          546825                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18752                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.160890                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          572.910308                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.718544                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3696.126789                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5964.222076                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055948                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000656                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.360950                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.582444                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        41406                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41406                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24143                       # number of Writeback hits
system.l21.Writeback_hits::total                24143                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        41406                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41406                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        41406                       # number of overall hits
system.l21.overall_hits::total                  41406                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8495                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8508                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8499                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8512                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8499                       # number of overall misses
system.l21.overall_misses::total                 8512                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3058273                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1925304760                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1928363033                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       853859                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       853859                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3058273                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1926158619                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1929216892                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3058273                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1926158619                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1929216892                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49901                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49914                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24143                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24143                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49905                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49918                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49905                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49918                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.170237                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.170453                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.170304                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.170520                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.170304                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.170520                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 235251.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 226639.759859                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 226652.918782                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 213464.750000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 213464.750000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 235251.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 226633.559125                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 226646.721335                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 235251.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 226633.559125                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 226646.721335                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5621                       # number of writebacks
system.l21.writebacks::total                     5621                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8495                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8508                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8499                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8512                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8499                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8512                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2254240                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1399371712                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1401625952                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       605303                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       605303                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2254240                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1399977015                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1402231255                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2254240                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1399977015                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1402231255                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.170237                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.170453                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.170304                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.170520                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.170304                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.170520                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 173403.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164728.865450                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 164742.119417                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 151325.750000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 151325.750000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 173403.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 164722.557360                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 164735.814732                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 173403.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 164722.557360                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 164735.814732                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17541                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          766667                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29829                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.702068                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          420.076398                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.824481                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3803.426008                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.287867                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8054.385245                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.034186                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000800                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.309524                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000023                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.655468                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        54873                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  54873                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20430                       # number of Writeback hits
system.l22.Writeback_hits::total                20430                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        54873                       # number of demand (read+write) hits
system.l22.demand_hits::total                   54873                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        54873                       # number of overall hits
system.l22.overall_hits::total                  54873                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17528                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17541                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17528                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17541                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17528                       # number of overall misses
system.l22.overall_misses::total                17541                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2799438                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4102084258                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4104883696                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2799438                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4102084258                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4104883696                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2799438                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4102084258                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4104883696                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        72401                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              72414                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20430                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20430                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        72401                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               72414                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        72401                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              72414                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.242096                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.242232                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.242096                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242232                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.242096                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242232                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 215341.384615                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 234030.366157                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 234016.515364                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 215341.384615                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 234030.366157                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 234016.515364                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 215341.384615                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 234030.366157                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 234016.515364                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3363                       # number of writebacks
system.l22.writebacks::total                     3363                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17528                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17541                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17528                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17541                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17528                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17541                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1995775                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3016942157                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3018937932                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1995775                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3016942157                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3018937932                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1995775                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3016942157                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3018937932                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242096                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.242232                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.242096                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242232                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.242096                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242232                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 153521.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 172121.300605                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 172107.515649                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 153521.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 172121.300605                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 172107.515649                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 153521.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 172121.300605                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 172107.515649                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996522                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011579294                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2189565.571429                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996522                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11571640                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11571640                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11571640                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11571640                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11571640                       # number of overall hits
system.cpu0.icache.overall_hits::total       11571640                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4135249                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4135249                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4135249                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4135249                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4135249                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4135249                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11571659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11571659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11571659                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11571659                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11571659                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11571659                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 217644.684211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 217644.684211                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 217644.684211                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 217644.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 217644.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 217644.684211                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3542652                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3542652                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3542652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3542652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3542652                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3542652                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221415.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 221415.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 221415.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 221415.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 221415.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 221415.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162365476                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4903.375593                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.301857                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.698143                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903523                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096477                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9010623                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9010623                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072809                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17116                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17116                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16083432                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16083432                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16083432                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16083432                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84617                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84617                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84617                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84617                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84617                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8074638383                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8074638383                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8074638383                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8074638383                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8074638383                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8074638383                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9095240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9095240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16168049                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16168049                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16168049                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16168049                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009303                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009303                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005234                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005234                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95425.722763                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95425.722763                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95425.722763                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95425.722763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95425.722763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95425.722763                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9333                       # number of writebacks
system.cpu0.dcache.writebacks::total             9333                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51760                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51760                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51760                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51760                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51760                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51760                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2873010277                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2873010277                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2873010277                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2873010277                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2873010277                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2873010277                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87439.823386                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87439.823386                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87439.823386                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87439.823386                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87439.823386                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87439.823386                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997223                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008413144                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2045462.766734                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997223                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11549742                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11549742                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11549742                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11549742                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11549742                       # number of overall hits
system.cpu1.icache.overall_hits::total       11549742                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4416761                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4416761                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4416761                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4416761                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4416761                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4416761                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11549762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11549762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11549762                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11549762                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11549762                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11549762                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 220838.050000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 220838.050000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 220838.050000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 220838.050000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 220838.050000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 220838.050000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3166807                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3166807                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3166807                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3166807                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3166807                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3166807                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 243600.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 243600.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 243600.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 243600.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 243600.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 243600.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49905                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170518099                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50161                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3399.415861                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.309645                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.690355                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911366                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088634                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8116632                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8116632                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6805853                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6805853                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16578                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16578                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15788                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15788                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14922485                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14922485                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14922485                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14922485                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141270                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141270                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2933                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2933                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       144203                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        144203                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       144203                       # number of overall misses
system.cpu1.dcache.overall_misses::total       144203                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16091209309                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16091209309                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    587756882                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    587756882                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16678966191                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16678966191                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16678966191                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16678966191                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8257902                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8257902                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6808786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6808786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15066688                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15066688                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15066688                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15066688                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017107                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017107                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000431                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000431                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009571                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009571                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009571                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009571                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113903.937913                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113903.937913                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 200394.436413                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 200394.436413                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 115663.101260                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 115663.101260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 115663.101260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 115663.101260                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       871168                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 124452.571429                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24143                       # number of writebacks
system.cpu1.dcache.writebacks::total            24143                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91369                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91369                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2929                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2929                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        94298                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94298                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        94298                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94298                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49901                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49901                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49905                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49905                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49905                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49905                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4714204102                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4714204102                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       887059                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       887059                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4715091161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4715091161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4715091161                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4715091161                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006043                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006043                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003312                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003312                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003312                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003312                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94471.134887                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94471.134887                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 221764.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 221764.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94481.337762                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94481.337762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94481.337762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94481.337762                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.996665                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010166486                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2057365.551935                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996665                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11450360                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11450360                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11450360                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11450360                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11450360                       # number of overall hits
system.cpu2.icache.overall_hits::total       11450360                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3943183                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3943183                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3943183                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3943183                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3943183                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3943183                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11450377                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11450377                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11450377                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11450377                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11450377                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11450377                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 231951.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 231951.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 231951.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 231951.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 231951.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 231951.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2907538                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2907538                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2907538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2907538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2907538                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2907538                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 223656.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 223656.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 223656.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 223656.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 223656.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 223656.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72401                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179076482                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72657                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2464.683128                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.823511                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.176489                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901654                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098346                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9298235                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9298235                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6903404                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6903404                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20400                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20400                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16322                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16322                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16201639                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16201639                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16201639                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16201639                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       174342                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       174342                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       174342                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        174342                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       174342                       # number of overall misses
system.cpu2.dcache.overall_misses::total       174342                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21050458076                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21050458076                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  21050458076                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21050458076                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  21050458076                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21050458076                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9472577                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9472577                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6903404                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6903404                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16322                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16322                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16375981                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16375981                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16375981                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16375981                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018405                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018405                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010646                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010646                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010646                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010646                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 120742.322997                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 120742.322997                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120742.322997                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120742.322997                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120742.322997                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120742.322997                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20430                       # number of writebacks
system.cpu2.dcache.writebacks::total            20430                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       101941                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       101941                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       101941                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       101941                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       101941                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       101941                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72401                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72401                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72401                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72401                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7853531572                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7853531572                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7853531572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7853531572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7853531572                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7853531572                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007643                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007643                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004421                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004421                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004421                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004421                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108472.694742                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108472.694742                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 108472.694742                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108472.694742                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 108472.694742                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108472.694742                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
