{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714072599234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 14:16:38 2024 " "Processing started: Thu Apr 25 14:16:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714072599236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072599236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072599236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714072600243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714072600243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/MIPS_types.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/MIPS_types.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/EX_MEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/EX_MEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM-structure " "Found design unit 1: EX_MEM-structure" {  } { { "../../proj/src/TopLevel/EX_MEM.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/EX_MEM.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615622 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../../proj/src/TopLevel/EX_MEM.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/EX_MEM.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/HDU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/HDU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDU-behavior " "Found design unit 1: HDU-behavior" {  } { { "../../proj/src/TopLevel/HDU.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/HDU.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615623 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDU " "Found entity 1: HDU" {  } { { "../../proj/src/TopLevel/HDU.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/HDU.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX-structure " "Found design unit 1: ID_EX-structure" {  } { { "../../proj/src/TopLevel/ID_EX.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615624 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../../proj/src/TopLevel/ID_EX.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/IF_ID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/IF_ID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-structure " "Found design unit 1: IF_ID-structure" {  } { { "../../proj/src/TopLevel/IF_ID.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/IF_ID.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615624 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../../proj/src/TopLevel/IF_ID.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/IF_ID.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MEM_WB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MEM_WB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB-behavior " "Found design unit 1: MEM_WB-behavior" {  } { { "../../proj/src/TopLevel/MEM_WB.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MEM_WB.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615625 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../../proj/src/TopLevel/MEM_WB.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MEM_WB.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615626 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-structure " "Found design unit 1: add_sub-structure" {  } { { "../../proj/src/TopLevel/add_sub.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/add_sub.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615626 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../../proj/src/TopLevel/add_sub.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/add_sub.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-dataflow " "Found design unit 1: adder-dataflow" {  } { { "../../proj/src/TopLevel/adder.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/adder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615627 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../proj/src/TopLevel/adder.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/adder.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/adder_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/adder_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_n-structure " "Found design unit 1: adder_n-structure" {  } { { "../../proj/src/TopLevel/adder_n.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/adder_n.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615627 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_n " "Found entity 1: adder_n" {  } { { "../../proj/src/TopLevel/adder_n.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/adder_n.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structure " "Found design unit 1: alu-structure" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/alu.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615627 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/alu.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-structural " "Found design unit 1: barrel_shifter-structural" {  } { { "../../proj/src/TopLevel/barrel_shifter.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/barrel_shifter.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615628 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../../proj/src/TopLevel/barrel_shifter.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/barrel_shifter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-mixed " "Found design unit 1: control-mixed" {  } { { "../../proj/src/TopLevel/control.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615629 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../proj/src/TopLevel/control.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_divider-behavior " "Found design unit 1: control_divider-behavior" {  } { { "../../proj/src/TopLevel/control_divider.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control_divider.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615629 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_divider " "Found entity 1: control_divider" {  } { { "../../proj/src/TopLevel/control_divider.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control_divider.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-dataflow " "Found design unit 1: decoder-dataflow" {  } { { "../../proj/src/TopLevel/decoder.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/decoder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615630 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../proj/src/TopLevel/decoder.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/decoder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615630 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ex_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ex_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_dffg-mixed " "Found design unit 1: ex_dffg-mixed" {  } { { "../../proj/src/TopLevel/ex_dffg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ex_dffg.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615631 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_dffg " "Found entity 1: ex_dffg" {  } { { "../../proj/src/TopLevel/ex_dffg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ex_dffg.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-behavior " "Found design unit 1: forwarding_unit-behavior" {  } { { "../../proj/src/TopLevel/forwarding_unit.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/forwarding_unit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615631 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../../proj/src/TopLevel/forwarding_unit.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/forwarding_unit.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615631 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615632 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mem_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mem_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_dffg-mixed " "Found design unit 1: mem_dffg-mixed" {  } { { "../../proj/src/TopLevel/mem_dffg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mem_dffg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615632 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_dffg " "Found entity 1: mem_dffg" {  } { { "../../proj/src/TopLevel/mem_dffg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mem_dffg.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-dataflow " "Found design unit 1: mux2t1-dataflow" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615633 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structure " "Found design unit 1: mux2t1_N-structure" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1_N.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615633 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/n_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/n_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_dffg-structure " "Found design unit 1: n_dffg-structure" {  } { { "../../proj/src/TopLevel/n_dffg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/n_dffg.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615634 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_dffg " "Found entity 1: n_dffg" {  } { { "../../proj/src/TopLevel/n_dffg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/n_dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/nm_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/nm_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nm_mux-dataflow " "Found design unit 1: nm_mux-dataflow" {  } { { "../../proj/src/TopLevel/nm_mux.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/nm_mux.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615634 ""} { "Info" "ISGN_ENTITY_NAME" "1 nm_mux " "Found entity 1: nm_mux" {  } { { "../../proj/src/TopLevel/nm_mux.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/nm_mux.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ones_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ones_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_comp-structure " "Found design unit 1: ones_comp-structure" {  } { { "../../proj/src/TopLevel/ones_comp.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ones_comp.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615635 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_comp " "Found entity 1: ones_comp" {  } { { "../../proj/src/TopLevel/ones_comp.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ones_comp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/partial_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/partial_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 partial_mem-behavior " "Found design unit 1: partial_mem-behavior" {  } { { "../../proj/src/TopLevel/partial_mem.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/partial_mem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615636 ""} { "Info" "ISGN_ENTITY_NAME" "1 partial_mem " "Found entity 1: partial_mem" {  } { { "../../proj/src/TopLevel/partial_mem.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/partial_mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/pc_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/pc_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_dffg-structure " "Found design unit 1: pc_dffg-structure" {  } { { "../../proj/src/TopLevel/pc_dffg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/pc_dffg.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615636 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_dffg " "Found entity 1: pc_dffg" {  } { { "../../proj/src/TopLevel/pc_dffg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/pc_dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-mixed " "Found design unit 1: reg-mixed" {  } { { "../../proj/src/TopLevel/reg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/reg.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615637 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../../proj/src/TopLevel/reg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/reg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-structure " "Found design unit 1: reg_file-structure" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615637 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/wb_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/wb_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_dffg-mixed " "Found design unit 1: wb_dffg-mixed" {  } { { "../../proj/src/TopLevel/wb_dffg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/wb_dffg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615638 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_dffg " "Found entity 1: wb_dffg" {  } { { "../../proj/src/TopLevel/wb_dffg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/wb_dffg.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714072615638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072615638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714072616271 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(47) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(47): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714072616272 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(50) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(50): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714072616272 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_DMemWr MIPS_Processor.vhd(53) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(53): object \"s_DMemWr\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714072616272 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_DMemAddr MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_DMemAddr\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714072616272 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_DMemData MIPS_Processor.vhd(55) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object \"s_DMemData\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714072616272 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_DMemOut MIPS_Processor.vhd(56) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(56): object \"s_DMemOut\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714072616272 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Inst MIPS_Processor.vhd(66) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(66): object \"s_Inst\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714072616272 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_dffg pc_dffg:PC " "Elaborating entity \"pc_dffg\" for hierarchy \"pc_dffg:PC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PC" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_n adder_n:i_adder_n " "Elaborating entity \"adder_n\" for hierarchy \"adder_n:i_adder_n\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "i_adder_n" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder_n:i_adder_n\|adder:i0_adder_1 " "Elaborating entity \"adder\" for hierarchy \"adder_n:i_adder_n\|adder:i0_adder_1\"" {  } { { "../../proj/src/TopLevel/adder_n.vhd" "i0_adder_1" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/adder_n.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IIF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IIF_ID\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IIF_ID" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_dffg IF_ID:IIF_ID\|n_dffg:pc_input " "Elaborating entity \"n_dffg\" for hierarchy \"IF_ID:IIF_ID\|n_dffg:pc_input\"" {  } { { "../../proj/src/TopLevel/IF_ID.vhd" "pc_input" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/IF_ID.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:31:dffg_instance " "Elaborating entity \"dffg\" for hierarchy \"IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:31:dffg_instance\"" {  } { { "../../proj/src/TopLevel/n_dffg.vhd" "\\dffg_instances:31:dffg_instance" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/n_dffg.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDU HDU:i_HDU " "Elaborating entity \"HDU\" for hierarchy \"HDU:i_HDU\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "i_HDU" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:iControl " "Elaborating entity \"control\" for hierarchy \"control:iControl\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "iControl" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616366 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ctrl_Q.partial_mem_sel\[0\] control.vhd(106) " "Inferred latch for \"o_ctrl_Q.partial_mem_sel\[0\]\" at control.vhd(106)" {  } { { "../../proj/src/TopLevel/control.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072616368 "|MIPS_Processor|control:iControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ctrl_Q.partial_mem_sel\[1\] control.vhd(106) " "Inferred latch for \"o_ctrl_Q.partial_mem_sel\[1\]\" at control.vhd(106)" {  } { { "../../proj/src/TopLevel/control.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072616368 "|MIPS_Processor|control:iControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ctrl_Q.alu_control.alu_select\[0\] control.vhd(40) " "Inferred latch for \"o_ctrl_Q.alu_control.alu_select\[0\]\" at control.vhd(40)" {  } { { "../../proj/src/TopLevel/control.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072616368 "|MIPS_Processor|control:iControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ctrl_Q.alu_control.alu_select\[1\] control.vhd(40) " "Inferred latch for \"o_ctrl_Q.alu_control.alu_select\[1\]\" at control.vhd(40)" {  } { { "../../proj/src/TopLevel/control.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072616368 "|MIPS_Processor|control:iControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ctrl_Q.alu_control.alu_select\[2\] control.vhd(40) " "Inferred latch for \"o_ctrl_Q.alu_control.alu_select\[2\]\" at control.vhd(40)" {  } { { "../../proj/src/TopLevel/control.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072616368 "|MIPS_Processor|control:iControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ctrl_Q.alu_control.alu_select\[3\] control.vhd(40) " "Inferred latch for \"o_ctrl_Q.alu_control.alu_select\[3\]\" at control.vhd(40)" {  } { { "../../proj/src/TopLevel/control.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072616368 "|MIPS_Processor|control:iControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_divider control_divider:ControlDivider " "Elaborating entity \"control_divider\" for hierarchy \"control_divider:ControlDivider\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ControlDivider" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RegFile " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RegFile\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "RegFile" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder reg_file:RegFile\|decoder:i_decoder " "Elaborating entity \"decoder\" for hierarchy \"reg_file:RegFile\|decoder:i_decoder\"" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "i_decoder" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616417 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_T decoder.vhd(37) " "VHDL Signal Declaration warning at decoder.vhd(37): used explicit default value for signal \"s_T\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/decoder.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/decoder.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714072616417 "|MIPS_Processor|reg_file:RegFile|decoder:i_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg_file:RegFile\|reg:n_dffg0_instance " "Elaborating entity \"reg\" for hierarchy \"reg_file:RegFile\|reg:n_dffg0_instance\"" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "n_dffg0_instance" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nm_mux reg_file:RegFile\|nm_mux:i1_nm_mux " "Elaborating entity \"nm_mux\" for hierarchy \"reg_file:RegFile\|nm_mux:i1_nm_mux\"" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "i1_nm_mux" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:IID_EX " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:IID_EX\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IID_EX" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_dffg ID_EX:IID_EX\|n_dffg:RegWrAddr_dffg " "Elaborating entity \"n_dffg\" for hierarchy \"ID_EX:IID_EX\|n_dffg:RegWrAddr_dffg\"" {  } { { "../../proj/src/TopLevel/ID_EX.vhd" "RegWrAddr_dffg" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_dffg ID_EX:IID_EX\|ex_dffg:EXControl_dffg " "Elaborating entity \"ex_dffg\" for hierarchy \"ID_EX:IID_EX\|ex_dffg:EXControl_dffg\"" {  } { { "../../proj/src/TopLevel/ID_EX.vhd" "EXControl_dffg" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_dffg ID_EX:IID_EX\|mem_dffg:MEMControl_dffg " "Elaborating entity \"mem_dffg\" for hierarchy \"ID_EX:IID_EX\|mem_dffg:MEMControl_dffg\"" {  } { { "../../proj/src/TopLevel/ID_EX.vhd" "MEMControl_dffg" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_dffg ID_EX:IID_EX\|wb_dffg:WBControl_dffg " "Elaborating entity \"wb_dffg\" for hierarchy \"ID_EX:IID_EX\|wb_dffg:WBControl_dffg\"" {  } { { "../../proj/src/TopLevel/ID_EX.vhd" "WBControl_dffg" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALUObject " "Elaborating entity \"alu\" for hierarchy \"alu:ALUObject\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALUObject" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub alu:ALUObject\|add_sub:i_add_sub_n " "Elaborating entity \"add_sub\" for hierarchy \"alu:ALUObject\|add_sub:i_add_sub_n\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "i_add_sub_n" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/alu.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_comp alu:ALUObject\|add_sub:i_add_sub_n\|ones_comp:i_ones_comp " "Elaborating entity \"ones_comp\" for hierarchy \"alu:ALUObject\|add_sub:i_add_sub_n\|ones_comp:i_ones_comp\"" {  } { { "../../proj/src/TopLevel/add_sub.vhd" "i_ones_comp" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/add_sub.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg alu:ALUObject\|add_sub:i_add_sub_n\|ones_comp:i_ones_comp\|invg:\\invg_instances:31:invg_instance " "Elaborating entity \"invg\" for hierarchy \"alu:ALUObject\|add_sub:i_add_sub_n\|ones_comp:i_ones_comp\|invg:\\invg_instances:31:invg_instance\"" {  } { { "../../proj/src/TopLevel/ones_comp.vhd" "\\invg_instances:31:invg_instance" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/ones_comp.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N alu:ALUObject\|add_sub:i_add_sub_n\|mux2t1_N:i_mux2t1_N " "Elaborating entity \"mux2t1_N\" for hierarchy \"alu:ALUObject\|add_sub:i_add_sub_n\|mux2t1_N:i_mux2t1_N\"" {  } { { "../../proj/src/TopLevel/add_sub.vhd" "i_mux2t1_N" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/add_sub.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 alu:ALUObject\|add_sub:i_add_sub_n\|mux2t1_N:i_mux2t1_N\|mux2t1:\\mux2t1_instances:31:mux2t1_instance " "Elaborating entity \"mux2t1\" for hierarchy \"alu:ALUObject\|add_sub:i_add_sub_n\|mux2t1_N:i_mux2t1_N\|mux2t1:\\mux2t1_instances:31:mux2t1_instance\"" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "\\mux2t1_instances:31:mux2t1_instance" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1_N.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter alu:ALUObject\|barrel_shifter:i_barrel_shifter " "Elaborating entity \"barrel_shifter\" for hierarchy \"alu:ALUObject\|barrel_shifter:i_barrel_shifter\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "i_barrel_shifter" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/alu.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forwarding " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forwarding\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "forwarding" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:IEX_MEM " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:IEX_MEM\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IEX_MEM" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partial_mem partial_mem:PartialMem " "Elaborating entity \"partial_mem\" for hierarchy \"partial_mem:PartialMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PartialMem" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:IMEM_WB " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:IMEM_WB\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMEM_WB" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072616683 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714072617245 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714072617245 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714072617245 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1714072617528 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/TopLevel/pc_dffg.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/pc_dffg.vhd" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714072629699 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714072629699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714072644199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714072692150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714072692150 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/joo/cpre381/EverythingProject2/CPRE381/HardwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714072695468 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714072695468 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115342 " "Implemented 115342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714072695469 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714072695469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115243 " "Implemented 115243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714072695469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714072695469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1264 " "Peak virtual memory: 1264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714072695542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 14:18:15 2024 " "Processing ended: Thu Apr 25 14:18:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714072695542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714072695542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714072695542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714072695542 ""}
