read_verilog ../top.v
proc
 sat -set x X  middle
